[Tcwg-commits] [gcc] branch master updated (a095d720acd -> bbe9ff74c86)

24 Nov 2024


      This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master
in repository gcc.
from  a095d720acd Daily bump.
       new  244448f2624 RISC-V: Rearrange the test files for vector SAT_SUB [NFC]
       new  931d7ba9de7 RISC-V: Refactor the testcases for vector SAT_SUB
       new  4abd0af79f8 RISC-V: Rearrange the test files for vector SAT_TRUNC [NFC]
       new  847b4b0ef47 RISC-V: Refactor the testcases for vector SAT_TRUNC
       new  630565843a7 RISC-V: Rearrange the test files for all other vector SAT A [...]
       new  59afd30c48d RISC-V: Refactor the test files for all other vector SAT ALU
       new  bbe9ff74c86 RISC-V: Refine the vector stride load/store testcases
The 7 revisions listed above as "new" are entirely new to this
repository and will be described in separate emails.  The revisions
listed as "adds" were already present in the repository and have only
been added to this reference.
Summary of changes:
 .../rvv/autovec/binop/vec_sat_binary_vvv_run.h     |   33 -
 .../rvv/autovec/binop/vec_sat_binary_vvx_run.h     |   27 -
 .../rvv/autovec/binop/vec_sat_binary_vx_run.h      |   23 -
 .../riscv/rvv/autovec/binop/vec_sat_data.h         | 1105 --------------------
 .../riscv/rvv/autovec/binop/vec_sat_s_sub-1-i16.c  |    9 -
 .../riscv/rvv/autovec/binop/vec_sat_s_sub-1-i32.c  |    9 -
 .../riscv/rvv/autovec/binop/vec_sat_s_sub-1-i64.c  |    9 -
 .../riscv/rvv/autovec/binop/vec_sat_s_sub-1-i8.c   |    9 -
 .../riscv/rvv/autovec/binop/vec_sat_s_sub-2-i16.c  |    9 -
 .../riscv/rvv/autovec/binop/vec_sat_s_sub-2-i32.c  |    9 -
 .../riscv/rvv/autovec/binop/vec_sat_s_sub-2-i64.c  |    9 -
 .../riscv/rvv/autovec/binop/vec_sat_s_sub-2-i8.c   |    9 -
 .../riscv/rvv/autovec/binop/vec_sat_s_sub-3-i16.c  |    9 -
 .../riscv/rvv/autovec/binop/vec_sat_s_sub-3-i32.c  |    9 -
 .../riscv/rvv/autovec/binop/vec_sat_s_sub-3-i64.c  |    9 -
 .../riscv/rvv/autovec/binop/vec_sat_s_sub-3-i8.c   |    9 -
 .../riscv/rvv/autovec/binop/vec_sat_s_sub-4-i16.c  |    9 -
 .../riscv/rvv/autovec/binop/vec_sat_s_sub-4-i32.c  |    9 -
 .../riscv/rvv/autovec/binop/vec_sat_s_sub-4-i64.c  |    9 -
 .../riscv/rvv/autovec/binop/vec_sat_s_sub-4-i8.c   |    9 -
 .../riscv/rvv/autovec/binop/vec_sat_u_sub-4.c      |    9 -
 .../riscv/rvv/autovec/binop/vec_sat_u_sub-8.c      |    9 -
 .../riscv/rvv/autovec/binop/vec_sat_u_sub_zip.c    |   10 -
 .../riscv/rvv/autovec/sat/vec_sat_data.h           |  675 ++++++++++++
 .../riscv/rvv/autovec/sat/vec_sat_s_sub-1-i16.c    |   14 +
 .../riscv/rvv/autovec/sat/vec_sat_s_sub-1-i32.c    |   14 +
 .../riscv/rvv/autovec/sat/vec_sat_s_sub-1-i64.c    |   14 +
 .../riscv/rvv/autovec/sat/vec_sat_s_sub-1-i8.c     |   14 +
 .../riscv/rvv/autovec/sat/vec_sat_s_sub-2-i16.c    |   14 +
 .../riscv/rvv/autovec/sat/vec_sat_s_sub-2-i32.c    |   14 +
 .../riscv/rvv/autovec/sat/vec_sat_s_sub-2-i64.c    |   14 +
 .../riscv/rvv/autovec/sat/vec_sat_s_sub-2-i8.c     |   14 +
 .../riscv/rvv/autovec/sat/vec_sat_s_sub-3-i16.c    |   14 +
 .../riscv/rvv/autovec/sat/vec_sat_s_sub-3-i32.c    |   14 +
 .../riscv/rvv/autovec/sat/vec_sat_s_sub-3-i64.c    |   14 +
 .../riscv/rvv/autovec/sat/vec_sat_s_sub-3-i8.c     |   14 +
 .../riscv/rvv/autovec/sat/vec_sat_s_sub-4-i16.c    |   14 +
 .../riscv/rvv/autovec/sat/vec_sat_s_sub-4-i32.c    |   14 +
 .../riscv/rvv/autovec/sat/vec_sat_s_sub-4-i64.c    |   14 +
 .../riscv/rvv/autovec/sat/vec_sat_s_sub-4-i8.c     |   14 +
 .../{binop => sat}/vec_sat_s_sub-run-1-i16.c       |    2 +-
 .../{binop => sat}/vec_sat_s_sub-run-1-i32.c       |    2 +-
 .../{binop => sat}/vec_sat_s_sub-run-1-i64.c       |    2 +-
 .../{binop => sat}/vec_sat_s_sub-run-1-i8.c        |    2 +-
 .../{binop => sat}/vec_sat_s_sub-run-2-i16.c       |    2 +-
 .../{binop => sat}/vec_sat_s_sub-run-2-i32.c       |    2 +-
 .../{binop => sat}/vec_sat_s_sub-run-2-i64.c       |    2 +-
 .../{binop => sat}/vec_sat_s_sub-run-2-i8.c        |    2 +-
 .../{binop => sat}/vec_sat_s_sub-run-3-i16.c       |    2 +-
 .../{binop => sat}/vec_sat_s_sub-run-3-i32.c       |    2 +-
 .../{binop => sat}/vec_sat_s_sub-run-3-i64.c       |    2 +-
 .../{binop => sat}/vec_sat_s_sub-run-3-i8.c        |    2 +-
 .../{binop => sat}/vec_sat_s_sub-run-4-i16.c       |    2 +-
 .../{binop => sat}/vec_sat_s_sub-run-4-i32.c       |    2 +-
 .../{binop => sat}/vec_sat_s_sub-run-4-i64.c       |    2 +-
 .../{binop => sat}/vec_sat_s_sub-run-4-i8.c        |    2 +-
 .../rvv/autovec/sat/vec_sat_s_trunc-1-i16-to-i8.c  |   14 +
 .../{unop => sat}/vec_sat_s_trunc-1-i32-to-i16.c   |    4 +-
 .../rvv/autovec/sat/vec_sat_s_trunc-1-i32-to-i8.c  |   14 +
 .../{unop => sat}/vec_sat_s_trunc-1-i64-to-i16.c   |    4 +-
 .../{unop => sat}/vec_sat_s_trunc-1-i64-to-i32.c   |    4 +-
 .../rvv/autovec/sat/vec_sat_s_trunc-1-i64-to-i8.c  |   14 +
 .../rvv/autovec/sat/vec_sat_s_trunc-2-i16-to-i8.c  |   14 +
 .../rvv/autovec/sat/vec_sat_s_trunc-2-i32-to-i16.c |   14 +
 .../rvv/autovec/sat/vec_sat_s_trunc-2-i32-to-i8.c  |   14 +
 .../rvv/autovec/sat/vec_sat_s_trunc-2-i64-to-i16.c |   14 +
 .../rvv/autovec/sat/vec_sat_s_trunc-2-i64-to-i32.c |   14 +
 .../rvv/autovec/sat/vec_sat_s_trunc-2-i64-to-i8.c  |   14 +
 .../rvv/autovec/sat/vec_sat_s_trunc-3-i16-to-i8.c  |   14 +
 .../rvv/autovec/sat/vec_sat_s_trunc-3-i32-to-i16.c |   14 +
 .../rvv/autovec/sat/vec_sat_s_trunc-3-i32-to-i8.c  |   14 +
 .../rvv/autovec/sat/vec_sat_s_trunc-3-i64-to-i16.c |   14 +
 .../rvv/autovec/sat/vec_sat_s_trunc-3-i64-to-i32.c |   14 +
 .../rvv/autovec/sat/vec_sat_s_trunc-3-i64-to-i8.c  |   14 +
 .../rvv/autovec/sat/vec_sat_s_trunc-4-i16-to-i8.c  |   14 +
 .../rvv/autovec/sat/vec_sat_s_trunc-4-i32-to-i16.c |   14 +
 .../rvv/autovec/sat/vec_sat_s_trunc-4-i32-to-i8.c  |   14 +
 .../rvv/autovec/sat/vec_sat_s_trunc-4-i64-to-i16.c |   14 +
 .../rvv/autovec/sat/vec_sat_s_trunc-4-i64-to-i32.c |   14 +
 .../rvv/autovec/sat/vec_sat_s_trunc-4-i64-to-i8.c  |   14 +
 .../rvv/autovec/sat/vec_sat_s_trunc-5-i16-to-i8.c  |   14 +
 .../rvv/autovec/sat/vec_sat_s_trunc-5-i32-to-i16.c |   14 +
 .../rvv/autovec/sat/vec_sat_s_trunc-5-i32-to-i8.c  |   14 +
 .../rvv/autovec/sat/vec_sat_s_trunc-5-i64-to-i16.c |   14 +
 .../rvv/autovec/sat/vec_sat_s_trunc-5-i64-to-i32.c |   14 +
 .../rvv/autovec/sat/vec_sat_s_trunc-5-i64-to-i8.c  |   14 +
 .../rvv/autovec/sat/vec_sat_s_trunc-6-i16-to-i8.c  |   14 +
 .../rvv/autovec/sat/vec_sat_s_trunc-6-i32-to-i16.c |   14 +
 .../rvv/autovec/sat/vec_sat_s_trunc-6-i32-to-i8.c  |   14 +
 .../rvv/autovec/sat/vec_sat_s_trunc-6-i64-to-i16.c |   14 +
 .../rvv/autovec/sat/vec_sat_s_trunc-6-i64-to-i32.c |   14 +
 .../rvv/autovec/sat/vec_sat_s_trunc-6-i64-to-i8.c  |   14 +
 .../rvv/autovec/sat/vec_sat_s_trunc-7-i16-to-i8.c  |   14 +
 .../rvv/autovec/sat/vec_sat_s_trunc-7-i32-to-i16.c |   14 +
 .../rvv/autovec/sat/vec_sat_s_trunc-7-i32-to-i8.c  |   14 +
 .../rvv/autovec/sat/vec_sat_s_trunc-7-i64-to-i16.c |   14 +
 .../rvv/autovec/sat/vec_sat_s_trunc-7-i64-to-i32.c |   14 +
 .../rvv/autovec/sat/vec_sat_s_trunc-7-i64-to-i8.c  |   14 +
 .../rvv/autovec/sat/vec_sat_s_trunc-8-i16-to-i8.c  |   14 +
 .../rvv/autovec/sat/vec_sat_s_trunc-8-i32-to-i16.c |   14 +
 .../rvv/autovec/sat/vec_sat_s_trunc-8-i32-to-i8.c  |   14 +
 .../rvv/autovec/sat/vec_sat_s_trunc-8-i64-to-i16.c |   14 +
 .../rvv/autovec/sat/vec_sat_s_trunc-8-i64-to-i32.c |   14 +
 .../rvv/autovec/sat/vec_sat_s_trunc-8-i64-to-i8.c  |   14 +
 .../vec_sat_s_trunc-run-1-i16-to-i8.c              |    2 +-
 .../vec_sat_s_trunc-run-1-i32-to-i16.c             |    2 +-
 .../vec_sat_s_trunc-run-1-i32-to-i8.c              |    2 +-
 .../vec_sat_s_trunc-run-1-i64-to-i16.c             |    2 +-
 .../vec_sat_s_trunc-run-1-i64-to-i32.c             |    2 +-
 .../vec_sat_s_trunc-run-1-i64-to-i8.c              |    2 +-
 .../vec_sat_s_trunc-run-2-i16-to-i8.c              |    2 +-
 .../vec_sat_s_trunc-run-2-i32-to-i16.c             |    2 +-
 .../vec_sat_s_trunc-run-2-i32-to-i8.c              |    2 +-
 .../vec_sat_s_trunc-run-2-i64-to-i16.c             |    2 +-
 .../vec_sat_s_trunc-run-2-i64-to-i32.c             |    2 +-
 .../vec_sat_s_trunc-run-2-i64-to-i8.c              |    2 +-
 .../vec_sat_s_trunc-run-3-i16-to-i8.c              |    2 +-
 .../vec_sat_s_trunc-run-3-i32-to-i16.c             |    2 +-
 .../vec_sat_s_trunc-run-3-i32-to-i8.c              |    2 +-
 .../vec_sat_s_trunc-run-3-i64-to-i16.c             |    2 +-
 .../vec_sat_s_trunc-run-3-i64-to-i32.c             |    2 +-
 .../vec_sat_s_trunc-run-3-i64-to-i8.c              |    2 +-
 .../vec_sat_s_trunc-run-4-i16-to-i8.c              |    2 +-
 .../vec_sat_s_trunc-run-4-i32-to-i16.c             |    2 +-
 .../vec_sat_s_trunc-run-4-i32-to-i8.c              |    2 +-
 .../vec_sat_s_trunc-run-4-i64-to-i16.c             |    2 +-
 .../vec_sat_s_trunc-run-4-i64-to-i32.c             |    2 +-
 .../vec_sat_s_trunc-run-4-i64-to-i8.c              |    2 +-
 .../vec_sat_s_trunc-run-5-i16-to-i8.c              |    2 +-
 .../vec_sat_s_trunc-run-5-i32-to-i16.c             |    2 +-
 .../vec_sat_s_trunc-run-5-i32-to-i8.c              |    2 +-
 .../vec_sat_s_trunc-run-5-i64-to-i16.c             |    2 +-
 .../vec_sat_s_trunc-run-5-i64-to-i32.c             |    2 +-
 .../vec_sat_s_trunc-run-5-i64-to-i8.c              |    2 +-
 .../vec_sat_s_trunc-run-6-i16-to-i8.c              |    2 +-
 .../vec_sat_s_trunc-run-6-i32-to-i16.c             |    2 +-
 .../vec_sat_s_trunc-run-6-i32-to-i8.c              |    2 +-
 .../vec_sat_s_trunc-run-6-i64-to-i16.c             |    2 +-
 .../vec_sat_s_trunc-run-6-i64-to-i32.c             |    2 +-
 .../vec_sat_s_trunc-run-6-i64-to-i8.c              |    2 +-
 .../vec_sat_s_trunc-run-7-i16-to-i8.c              |    2 +-
 .../vec_sat_s_trunc-run-7-i32-to-i16.c             |    2 +-
 .../vec_sat_s_trunc-run-7-i32-to-i8.c              |    2 +-
 .../vec_sat_s_trunc-run-7-i64-to-i16.c             |    2 +-
 .../vec_sat_s_trunc-run-7-i64-to-i32.c             |    2 +-
 .../vec_sat_s_trunc-run-7-i64-to-i8.c              |    2 +-
 .../vec_sat_s_trunc-run-8-i16-to-i8.c              |    2 +-
 .../vec_sat_s_trunc-run-8-i32-to-i16.c             |    2 +-
 .../vec_sat_s_trunc-run-8-i32-to-i8.c              |    2 +-
 .../vec_sat_s_trunc-run-8-i64-to-i16.c             |    2 +-
 .../vec_sat_s_trunc-run-8-i64-to-i32.c             |    2 +-
 .../vec_sat_s_trunc-run-8-i64-to-i8.c              |    2 +-
 .../vec_sat_u_sub-1-u16.c}                         |    4 +-
 .../vec_sat_u_sub-1-u32.c}                         |    4 +-
 .../riscv/rvv/autovec/sat/vec_sat_u_sub-1-u64.c    |   14 +
 .../vec_sat_u_sub-1.c => sat/vec_sat_u_sub-1-u8.c} |    4 +-
 .../vec_sat_u_sub-10-u16.c}                        |    4 +-
 .../vec_sat_u_sub-10-u32.c}                        |    4 +-
 .../vec_sat_u_sub-10-u64.c}                        |    4 +-
 .../vec_sat_u_sub-10-u8.c}                         |    4 +-
 .../vec_sat_u_sub-2-u16.c}                         |    4 +-
 .../vec_sat_u_sub-2-u32.c}                         |    4 +-
 .../riscv/rvv/autovec/sat/vec_sat_u_sub-2-u64.c    |   14 +
 .../vec_sat_u_sub-5.c => sat/vec_sat_u_sub-2-u8.c} |    4 +-
 .../vec_sat_u_sub-3-u16.c}                         |    4 +-
 .../vec_sat_u_sub-3-u32.c}                         |    4 +-
 .../vec_sat_u_sub-3-u64.c}                         |    4 +-
 .../vec_sat_u_sub-9.c => sat/vec_sat_u_sub-3-u8.c} |    4 +-
 .../vec_sat_u_sub-4-u16.c}                         |    4 +-
 .../vec_sat_u_sub-4-u32.c}                         |    4 +-
 .../vec_sat_u_sub-4-u64.c}                         |    4 +-
 .../vec_sat_u_sub-4-u8.c}                          |    4 +-
 .../vec_sat_u_sub-5-u16.c}                         |    4 +-
 .../vec_sat_u_sub-5-u32.c}                         |    4 +-
 .../vec_sat_u_sub-5-u64.c}                         |    4 +-
 .../vec_sat_u_sub-5-u8.c}                          |    4 +-
 .../vec_sat_u_sub-6-u16.c}                         |    4 +-
 .../vec_sat_u_sub-6-u32.c}                         |    4 +-
 .../vec_sat_u_sub-6-u64.c}                         |    4 +-
 .../vec_sat_u_sub-6-u8.c}                          |    4 +-
 .../vec_sat_u_sub-7-u16.c}                         |    4 +-
 .../vec_sat_u_sub-7-u32.c}                         |    4 +-
 .../vec_sat_u_sub-7-u64.c}                         |    4 +-
 .../vec_sat_u_sub-7-u8.c}                          |    4 +-
 .../vec_sat_u_sub-8-u16.c}                         |    4 +-
 .../vec_sat_u_sub-8-u32.c}                         |    4 +-
 .../vec_sat_u_sub-8-u64.c}                         |    4 +-
 .../vec_sat_u_sub-8-u8.c}                          |    4 +-
 .../vec_sat_u_sub-9-u16.c}                         |    4 +-
 .../vec_sat_u_sub-9-u32.c}                         |    4 +-
 .../vec_sat_u_sub-9-u64.c}                         |    4 +-
 .../vec_sat_u_sub-9-u8.c}                          |    4 +-
 .../vec_sat_u_sub-run-1-u16.c}                     |    2 +-
 .../vec_sat_u_sub-run-1-u32.c}                     |    2 +-
 .../vec_sat_u_sub-run-1-u64.c}                     |    2 +-
 .../vec_sat_u_sub-run-1-u8.c}                      |    2 +-
 .../vec_sat_u_sub-run-10-u16.c}                    |    2 +-
 .../vec_sat_u_sub-run-10-u32.c}                    |    2 +-
 .../vec_sat_u_sub-run-10-u64.c}                    |    2 +-
 .../vec_sat_u_sub-run-10-u8.c}                     |    2 +-
 .../vec_sat_u_sub-run-2-u16.c}                     |    2 +-
 .../vec_sat_u_sub-run-2-u32.c}                     |    2 +-
 .../vec_sat_u_sub-run-2-u64.c}                     |    2 +-
 .../vec_sat_u_sub-run-2-u8.c}                      |    2 +-
 .../vec_sat_u_sub-run-3-u16.c}                     |    2 +-
 .../vec_sat_u_sub-run-3-u32.c}                     |    2 +-
 .../vec_sat_u_sub-run-3-u64.c}                     |    2 +-
 .../vec_sat_u_sub-run-3-u8.c}                      |    2 +-
 .../vec_sat_u_sub-run-4-u16.c}                     |    2 +-
 .../vec_sat_u_sub-run-4-u32.c}                     |    2 +-
 .../vec_sat_u_sub-run-4-u64.c}                     |    2 +-
 .../vec_sat_u_sub-run-4-u8.c}                      |    2 +-
 .../vec_sat_u_sub-run-5-u16.c}                     |    2 +-
 .../vec_sat_u_sub-run-5-u32.c}                     |    2 +-
 .../vec_sat_u_sub-run-5-u64.c}                     |    2 +-
 .../vec_sat_u_sub-run-5-u8.c}                      |    2 +-
 .../vec_sat_u_sub-run-6-u16.c}                     |    2 +-
 .../vec_sat_u_sub-run-6-u32.c}                     |    2 +-
 .../vec_sat_u_sub-run-6-u64.c}                     |    2 +-
 .../vec_sat_u_sub-run-6-u8.c}                      |    2 +-
 .../vec_sat_u_sub-run-7-u16.c}                     |    2 +-
 .../vec_sat_u_sub-run-7-u32.c}                     |    2 +-
 .../vec_sat_u_sub-run-7-u64.c}                     |    2 +-
 .../vec_sat_u_sub-run-7-u8.c}                      |    2 +-
 .../vec_sat_u_sub-run-8-u16.c}                     |    2 +-
 .../vec_sat_u_sub-run-8-u32.c}                     |    2 +-
 .../vec_sat_u_sub-run-8-u64.c}                     |    2 +-
 .../vec_sat_u_sub-run-8-u8.c}                      |    2 +-
 .../vec_sat_u_sub-run-9-u16.c}                     |    2 +-
 .../vec_sat_u_sub-run-9-u32.c}                     |    2 +-
 .../vec_sat_u_sub-run-9-u64.c}                     |    2 +-
 .../vec_sat_u_sub-run-9-u8.c}                      |    2 +-
 .../vec_sat_u_sub_imm-1-u16.c}                     |    4 +-
 .../vec_sat_u_sub_imm-1-u32.c}                     |    4 +-
 .../vec_sat_u_sub_imm-1-u64.c}                     |    4 +-
 .../vec_sat_u_sub_imm-1-u8.c}                      |    4 +-
 .../vec_sat_u_sub_imm-run-1-u16.c}                 |    2 +-
 .../vec_sat_u_sub_imm-run-1-u32.c}                 |    2 +-
 .../vec_sat_u_sub_imm-run-1-u64.c}                 |    2 +-
 .../vec_sat_u_sub_imm-run-1-u8.c}                  |    2 +-
 .../vec_sat_u_sub_trunc-1-u16.c}                   |    4 +-
 .../vec_sat_u_sub_trunc-1-u32.c}                   |    4 +-
 .../vec_sat_u_sub_trunc-1-u8.c}                    |    4 +-
 .../vec_sat_u_sub_trunc-run-1-u16.c}               |    2 +-
 .../vec_sat_u_sub_trunc-run-1-u32.c}               |    2 +-
 .../vec_sat_u_sub_trunc-run-1-u8.c}                |    2 +-
 .../autovec/{binop => sat}/vec_sat_u_sub_zip-run.c |    2 +-
 .../riscv/rvv/autovec/sat/vec_sat_u_sub_zip.c      |   20 +
 .../vec_sat_u_trunc-1-u16.c}                       |    4 +-
 .../vec_sat_u_trunc-1-u32.c}                       |    4 +-
 .../vec_sat_u_trunc-1-u64.c}                       |    4 +-
 .../vec_sat_u_trunc-1-u8.c}                        |    4 +-
 .../vec_sat_u_trunc-2-u16.c}                       |    4 +-
 .../vec_sat_u_trunc-2-u32.c}                       |    4 +-
 .../vec_sat_u_trunc-2-u64.c}                       |    4 +-
 .../vec_sat_u_trunc-2-u8.c}                        |    4 +-
 .../vec_sat_u_trunc-3-u16.c}                       |    4 +-
 .../vec_sat_u_trunc-3-u32.c}                       |    4 +-
 .../vec_sat_u_trunc-3-u64.c}                       |    4 +-
 .../vec_sat_u_trunc-3-u8.c}                        |    4 +-
 .../vec_sat_u_trunc-4-u16.c}                       |    4 +-
 .../vec_sat_u_trunc-4-u32.c}                       |    4 +-
 .../vec_sat_u_trunc-4-u64.c}                       |    4 +-
 .../vec_sat_u_trunc-4-u8.c}                        |    4 +-
 .../vec_sat_u_trunc-5-u16.c}                       |    4 +-
 .../vec_sat_u_trunc-5-u32.c}                       |    4 +-
 .../vec_sat_u_trunc-5-u64.c}                       |    4 +-
 .../vec_sat_u_trunc-5-u8.c}                        |    4 +-
 .../vec_sat_u_trunc-6-u16.c}                       |    4 +-
 .../vec_sat_u_trunc-6-u32.c}                       |    4 +-
 .../vec_sat_u_trunc-6-u64.c}                       |    4 +-
 .../vec_sat_u_trunc-6-u8.c}                        |    4 +-
 .../vec_sat_u_trunc-run-1-u16.c}                   |    2 +-
 .../vec_sat_u_trunc-run-1-u32.c}                   |    2 +-
 .../vec_sat_u_trunc-run-1-u64.c}                   |    2 +-
 .../vec_sat_u_trunc-run-1-u8.c}                    |    2 +-
 .../vec_sat_u_trunc-run-2-u16.c}                   |    2 +-
 .../vec_sat_u_trunc-run-2-u32.c}                   |    2 +-
 .../vec_sat_u_trunc-run-2-u64.c}                   |    2 +-
 .../vec_sat_u_trunc-run-2-u8.c}                    |    2 +-
 .../vec_sat_u_trunc-run-3-u16.c}                   |    2 +-
 .../vec_sat_u_trunc-run-3-u32.c}                   |    2 +-
 .../vec_sat_u_trunc-run-3-u64.c}                   |    2 +-
 .../vec_sat_u_trunc-run-3-u8.c}                    |    2 +-
 .../vec_sat_u_trunc-run-4-u16.c}                   |    2 +-
 .../vec_sat_u_trunc-run-4-u32.c}                   |    2 +-
 .../vec_sat_u_trunc-run-4-u64.c}                   |    2 +-
 .../vec_sat_u_trunc-run-4-u8.c}                    |    2 +-
 .../vec_sat_u_trunc-run-5-u16.c}                   |    2 +-
 .../vec_sat_u_trunc-run-5-u32.c}                   |    2 +-
 .../vec_sat_u_trunc-run-5-u64.c}                   |    2 +-
 .../vec_sat_u_trunc-run-5-u8.c}                    |    2 +-
 .../vec_sat_u_trunc-run-6-u16.c}                   |    2 +-
 .../vec_sat_u_trunc-run-6-u32.c}                   |    2 +-
 .../vec_sat_u_trunc-run-6-u64.c}                   |    2 +-
 .../vec_sat_u_trunc-run-6-u8.c}                    |    2 +-
 .../autovec/{unop => sat}/vec_sat_unary_vv_run.h   |    0
 .../rvv/autovec/strided/strided_ld_st-1-f16.c      |    8 +-
 .../rvv/autovec/strided/strided_ld_st-1-f32.c      |    8 +-
 .../rvv/autovec/strided/strided_ld_st-1-f64.c      |    8 +-
 .../rvv/autovec/strided/strided_ld_st-1-i16.c      |    8 +-
 .../rvv/autovec/strided/strided_ld_st-1-i32.c      |    8 +-
 .../rvv/autovec/strided/strided_ld_st-1-i64.c      |    8 +-
 .../riscv/rvv/autovec/strided/strided_ld_st-1-i8.c |    8 +-
 .../rvv/autovec/strided/strided_ld_st-1-u16.c      |    8 +-
 .../rvv/autovec/strided/strided_ld_st-1-u32.c      |    8 +-
 .../rvv/autovec/strided/strided_ld_st-1-u64.c      |    8 +-
 .../riscv/rvv/autovec/strided/strided_ld_st-1-u8.c |    8 +-
 .../riscv/rvv/autovec/unop/vec_sat_data.h          |  685 ------------
 .../rvv/autovec/unop/vec_sat_s_trunc-1-i16-to-i8.c |    9 -
 .../rvv/autovec/unop/vec_sat_s_trunc-1-i32-to-i8.c |    9 -
 .../rvv/autovec/unop/vec_sat_s_trunc-1-i64-to-i8.c |    9 -
 .../rvv/autovec/unop/vec_sat_s_trunc-2-i16-to-i8.c |    9 -
 .../autovec/unop/vec_sat_s_trunc-2-i32-to-i16.c    |    9 -
 .../rvv/autovec/unop/vec_sat_s_trunc-2-i32-to-i8.c |    9 -
 .../autovec/unop/vec_sat_s_trunc-2-i64-to-i16.c    |    9 -
 .../autovec/unop/vec_sat_s_trunc-2-i64-to-i32.c    |    9 -
 .../rvv/autovec/unop/vec_sat_s_trunc-2-i64-to-i8.c |    9 -
 .../rvv/autovec/unop/vec_sat_s_trunc-3-i16-to-i8.c |    9 -
 .../autovec/unop/vec_sat_s_trunc-3-i32-to-i16.c    |    9 -
 .../rvv/autovec/unop/vec_sat_s_trunc-3-i32-to-i8.c |    9 -
 .../autovec/unop/vec_sat_s_trunc-3-i64-to-i16.c    |    9 -
 .../autovec/unop/vec_sat_s_trunc-3-i64-to-i32.c    |    9 -
 .../rvv/autovec/unop/vec_sat_s_trunc-3-i64-to-i8.c |    9 -
 .../rvv/autovec/unop/vec_sat_s_trunc-4-i16-to-i8.c |    9 -
 .../autovec/unop/vec_sat_s_trunc-4-i32-to-i16.c    |    9 -
 .../rvv/autovec/unop/vec_sat_s_trunc-4-i32-to-i8.c |    9 -
 .../autovec/unop/vec_sat_s_trunc-4-i64-to-i16.c    |    9 -
 .../autovec/unop/vec_sat_s_trunc-4-i64-to-i32.c    |    9 -
 .../rvv/autovec/unop/vec_sat_s_trunc-4-i64-to-i8.c |    9 -
 .../rvv/autovec/unop/vec_sat_s_trunc-5-i16-to-i8.c |    9 -
 .../autovec/unop/vec_sat_s_trunc-5-i32-to-i16.c    |    9 -
 .../rvv/autovec/unop/vec_sat_s_trunc-5-i32-to-i8.c |    9 -
 .../autovec/unop/vec_sat_s_trunc-5-i64-to-i16.c    |    9 -
 .../autovec/unop/vec_sat_s_trunc-5-i64-to-i32.c    |    9 -
 .../rvv/autovec/unop/vec_sat_s_trunc-5-i64-to-i8.c |    9 -
 .../rvv/autovec/unop/vec_sat_s_trunc-6-i16-to-i8.c |    9 -
 .../autovec/unop/vec_sat_s_trunc-6-i32-to-i16.c    |    9 -
 .../rvv/autovec/unop/vec_sat_s_trunc-6-i32-to-i8.c |    9 -
 .../autovec/unop/vec_sat_s_trunc-6-i64-to-i16.c    |    9 -
 .../autovec/unop/vec_sat_s_trunc-6-i64-to-i32.c    |    9 -
 .../rvv/autovec/unop/vec_sat_s_trunc-6-i64-to-i8.c |    9 -
 .../rvv/autovec/unop/vec_sat_s_trunc-7-i16-to-i8.c |    9 -
 .../autovec/unop/vec_sat_s_trunc-7-i32-to-i16.c    |    9 -
 .../rvv/autovec/unop/vec_sat_s_trunc-7-i32-to-i8.c |    9 -
 .../autovec/unop/vec_sat_s_trunc-7-i64-to-i16.c    |    9 -
 .../autovec/unop/vec_sat_s_trunc-7-i64-to-i32.c    |    9 -
 .../rvv/autovec/unop/vec_sat_s_trunc-7-i64-to-i8.c |    9 -
 .../rvv/autovec/unop/vec_sat_s_trunc-8-i16-to-i8.c |    9 -
 .../autovec/unop/vec_sat_s_trunc-8-i32-to-i16.c    |    9 -
 .../rvv/autovec/unop/vec_sat_s_trunc-8-i32-to-i8.c |    9 -
 .../autovec/unop/vec_sat_s_trunc-8-i64-to-i16.c    |    9 -
 .../autovec/unop/vec_sat_s_trunc-8-i64-to-i32.c    |    9 -
 .../rvv/autovec/unop/vec_sat_s_trunc-8-i64-to-i8.c |    9 -
 .../gcc.target/riscv/rvv/autovec/vec_sat_arith.h   |  886 ----------------
 355 files changed, 1901 insertions(+), 3660 deletions(-)
 delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vec_sat_binary [...]
 delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vec_sat_binary [...]
 delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vec_sat_binary [...]
 delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vec_sat_data.h
 delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vec_sat_s_sub-1-i16.c
 delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vec_sat_s_sub-1-i32.c
 delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vec_sat_s_sub-1-i64.c
 delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vec_sat_s_sub-1-i8.c
 delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vec_sat_s_sub-2-i16.c
 delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vec_sat_s_sub-2-i32.c
 delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vec_sat_s_sub-2-i64.c
 delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vec_sat_s_sub-2-i8.c
 delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vec_sat_s_sub-3-i16.c
 delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vec_sat_s_sub-3-i32.c
 delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vec_sat_s_sub-3-i64.c
 delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vec_sat_s_sub-3-i8.c
 delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vec_sat_s_sub-4-i16.c
 delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vec_sat_s_sub-4-i32.c
 delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vec_sat_s_sub-4-i64.c
 delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vec_sat_s_sub-4-i8.c
 delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vec_sat_u_sub-4.c
 delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vec_sat_u_sub-8.c
 delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vec_sat_u_sub_zip.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_sub-1-i16.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_sub-1-i32.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_sub-1-i64.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_sub-1-i8.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_sub-2-i16.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_sub-2-i32.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_sub-2-i64.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_sub-2-i8.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_sub-3-i16.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_sub-3-i32.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_sub-3-i64.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_sub-3-i8.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_sub-4-i16.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_sub-4-i32.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_sub-4-i64.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_sub-4-i8.c
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop => sat}/vec_sat_s_sub-run [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop => sat}/vec_sat_s_sub-run [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop => sat}/vec_sat_s_sub-run [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop => sat}/vec_sat_s_sub-run [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop => sat}/vec_sat_s_sub-run [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop => sat}/vec_sat_s_sub-run [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop => sat}/vec_sat_s_sub-run [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop => sat}/vec_sat_s_sub-run [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop => sat}/vec_sat_s_sub-run [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop => sat}/vec_sat_s_sub-run [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop => sat}/vec_sat_s_sub-run [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop => sat}/vec_sat_s_sub-run [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop => sat}/vec_sat_s_sub-run [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop => sat}/vec_sat_s_sub-run [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop => sat}/vec_sat_s_sub-run [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop => sat}/vec_sat_s_sub-run [...]
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-1- [...]
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-1- [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-1- [...]
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...]
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...]
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...]
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...]
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...]
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...]
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...]
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...]
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...]
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...]
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...]
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...]
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...]
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...]
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...]
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...]
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...]
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...]
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...]
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...]
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...]
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...]
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...]
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...]
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...]
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...]
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...]
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...]
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...]
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...]
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...]
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...]
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...]
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...]
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...]
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...]
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...]
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...]
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...]
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...]
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...]
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...]
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-2.c => sat/ [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-3.c => sat/ [...]
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_u_sub-1-u64.c
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-1.c => sat/ [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-38.c => sat [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-39.c => sat [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-40.c => sat [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-37.c => sat [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-6.c => sat/ [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-7.c => sat/ [...]
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_u_sub-2-u64.c
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-5.c => sat/ [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-10.c => sat [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-11.c => sat [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-12.c => sat [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-9.c => sat/ [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-14.c => sat [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-15.c => sat [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-16.c => sat [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-13.c => sat [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-18.c => sat [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-19.c => sat [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-20.c => sat [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-17.c => sat [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-22.c => sat [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-23.c => sat [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-24.c => sat [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-21.c => sat [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-26.c => sat [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-27.c => sat [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-28.c => sat [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-25.c => sat [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-30.c => sat [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-31.c => sat [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-32.c => sat [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-29.c => sat [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-34.c => sat [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-35.c => sat [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-36.c => sat [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-33.c => sat [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-2.c =>  [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-3.c =>  [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-4.c =>  [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-1.c =>  [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-38.c => [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-39.c => [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-40.c => [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-37.c => [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-6.c =>  [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-7.c =>  [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-8.c =>  [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-5.c =>  [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-10.c => [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-11.c => [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-12.c => [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-9.c =>  [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-14.c => [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-15.c => [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-16.c => [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-13.c => [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-18.c => [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-19.c => [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-20.c => [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-17.c => [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-22.c => [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-23.c => [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-24.c => [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-21.c => [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-26.c => [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-27.c => [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-28.c => [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-25.c => [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-30.c => [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-31.c => [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-32.c => [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-29.c => [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-34.c => [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-35.c => [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-36.c => [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-33.c => [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub_imm-2.c =>  [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub_imm-3.c =>  [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub_imm-4.c =>  [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub_imm-1.c =>  [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub_imm-run-2.c [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub_imm-run-3.c [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub_imm-run-4.c [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub_imm-run-1.c [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub_trunc-2.c = [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub_trunc-3.c = [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub_trunc-1.c = [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub_trunc-run-2 [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub_trunc-run-3 [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub_trunc-run-1 [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop => sat}/vec_sat_u_sub_zip [...]
 create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_u_sub_zip.c
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-2.c => sat [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-3.c => sat [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-4.c => sat [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-1.c => sat [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-6.c => sat [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-7.c => sat [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-8.c => sat [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-5.c => sat [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-10.c => sa [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-11.c => sa [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-12.c => sa [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-9.c => sat [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-14.c => sa [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-15.c => sa [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-16.c => sa [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-13.c => sa [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-18.c => sa [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-19.c => sa [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-20.c => sa [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-17.c => sa [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-22.c => sa [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-23.c => sa [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-24.c => sa [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-21.c => sa [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-run-2.c => [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-run-21.c = [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-run-22.c = [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-run-1.c => [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-run-6.c => [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-run-7.c => [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-run-8.c => [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-run-23.c = [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-run-10.c = [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-run-11.c = [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-run-12.c = [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-run-9.c => [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-run-14.c = [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-run-15.c = [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-run-16.c = [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-run-13.c = [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-run-18.c = [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-run-19.c = [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-run-20.c = [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-run-17.c = [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-run-4.c => [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-run-5.c => [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-run-24.c = [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-run-3.c => [...]
 rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_unary_vv_r [...]
 delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_data.h
 delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...]
 delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...]
 delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...]
 delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...]
 delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...]
 delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...]
 delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...]
 delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...]
 delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...]
 delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...]
 delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...]
 delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...]
 delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...]
 delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...]
 delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...]
 delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...]
 delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...]
 delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...]
 delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...]
 delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...]
 delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...]
 delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...]
 delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...]
 delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...]
 delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...]
 delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...]
 delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...]
 delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...]
 delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...]
 delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...]
 delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...]
 delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...]
 delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...]
 delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...]
 delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...]
 delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...]
 delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...]
 delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...]
 delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...]
 delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...]
 delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...]
 delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...]
 delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...]
 delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...]
 delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...]
 delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vec_sat_arith.h
-- 
To stop receiving notification emails like this one, please contact
the administrator of this repository.

2025

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

[Tcwg-commits] [gcc] branch master updated (a095d720acd -> bbe9ff74c86)