This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-lts-defconfig in repository toolchain/gcc.
from db8c13cb85f 2018-11-11 Xianmiao Qu xianmiao_qu@c-sky.com adds d9dbca4b338 2018-11-11 Sandra Loosemore sandra@codesourcery.com adds 01c144eea9d 2018-11-12 Wei Xiao wei3.xiao@intel.com adds 7c82f42af87 2018-11-12 Richard Biener rguenther@suse.de adds 5a780b31c99 2018-11-12 Richard Biener rguenther@suse.de adds 7b09dee121a * config/mcore/mcore.h (WORD_REGISTER_OPERATIONS): Remove [...] adds 48625f587d7 2018-11=12 Richard Biener rguenther@suse.de adds 2e148a35710 [GCC, ARM] Enable armv8.5-a and add +sb and +predres for pr [...] adds 4474d43436a PR libstdc++/87963 fix build for 64-bit mingw adds ba0d8d7ab39 [PR87815]Don't generate shift sequence for load replacement [...] adds caff4dd0e4a PR c/81824 - Warn for missing attributes with function aliases adds 9469143b3b0 2018-11-12 Sandra Loosemore sandra@codesourcery.com adds c8f13853336 Fix documentation of __builtin_cpu_is and __builtin_cpu_sup [...] adds aed74248917 Instrument only selected files (PR gcov-profile/87442). adds d728eb9085d MIPS: Default to --with-llsc for the R5900 Linux target as well adds 3469de37d8b gcc/ChangeLog: adds a71ff81dafe Daily bump. adds 789ba8d1dfc 2018-11-12 Sandra Loosemore sandra@codesourcery.com adds 363805856b2 [RS6000] Ignore "c", "l" and "h" for register preference adds cd0d562174a [RS6000] Hide insn not needing to be public adds c0dd6284d33 [RS6000] Rotate testcase adds eee21cf1ded [RS6000] Comment fixes
No new revisions were added by this update.
Summary of changes: gcc/ChangeLog | 219 ++++++++++++ gcc/DATESTAMP | 2 +- gcc/common.opt | 8 + gcc/config.gcc | 8 +- gcc/config/arm/arm-cpus.in | 35 ++ gcc/config/arm/arm-tables.opt | 13 +- gcc/config/arm/t-aprofile | 7 + gcc/config/arm/t-arm-elf | 3 +- gcc/config/arm/t-multilib | 10 +- gcc/config/i386/sse.md | 42 +-- gcc/config/mcore/mcore.h | 2 - gcc/config/rs6000/predicates.md | 4 +- gcc/config/rs6000/rs6000.c | 2 +- gcc/config/rs6000/rs6000.md | 27 +- gcc/doc/cpp.texi | 15 +- gcc/doc/extend.texi | 111 +++++- gcc/doc/invoke.texi | 65 ++++ gcc/doc/md.texi | 2 +- gcc/doc/rtl.texi | 20 +- gcc/dse.c | 2 +- gcc/gimple-ssa-evrp-analyze.c | 8 +- gcc/ipa-cp.c | 10 +- gcc/ipa-prop.c | 10 +- gcc/testsuite/ChangeLog | 38 +- gcc/testsuite/g++.dg/tree-ssa/pr86544.C | 1 + gcc/testsuite/gcc.dg/Wattribute-alias.c | 1 + ...{profile-generate-1.c => profile-filtering-1.c} | 5 +- ...{profile-generate-1.c => profile-filtering-2.c} | 5 +- gcc/testsuite/gcc.dg/tree-ssa/popcount.c | 1 + gcc/testsuite/gcc.dg/tree-ssa/popcount2.c | 1 + gcc/testsuite/gcc.dg/tree-ssa/popcount3.c | 1 + gcc/testsuite/gcc.target/aarch64/popcount4.c | 14 + gcc/testsuite/gcc.target/aarch64/sve/pr87815.c | 13 + gcc/testsuite/gcc.target/arm/multilib.exp | 8 + gcc/testsuite/gcc.target/powerpc/rotmask.c | 8 + gcc/testsuite/lib/target-supports.exp | 11 + gcc/tree-profile.c | 84 +++++ gcc/tree-scalar-evolution.c | 33 ++ gcc/tree-ssa-threadedge.c | 6 +- gcc/tree-ssanames.c | 2 +- gcc/tree-vrp.c | 390 ++++++++++----------- gcc/tree-vrp.h | 96 +++-- gcc/vr-values.c | 226 ++++++------ gcc/vr-values.h | 2 +- libstdc++-v3/ChangeLog | 8 + libstdc++-v3/src/c++17/memory_resource.cc | 15 +- 46 files changed, 1123 insertions(+), 471 deletions(-) copy gcc/testsuite/gcc.dg/{profile-generate-1.c => profile-filtering-1.c} (67%) copy gcc/testsuite/gcc.dg/{profile-generate-1.c => profile-filtering-2.c} (63%) create mode 100644 gcc/testsuite/gcc.target/aarch64/popcount4.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/pr87815.c create mode 100644 gcc/testsuite/gcc.target/powerpc/rotmask.c