[Tcwg-commits] [toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-next-allmodconfig updated (48a23bccf37 -> 2b1cb6d54a3)

18 Sep 2020


      This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-next-allmodconfig
in repository toolchain/ci/llvm-project.
from  48a23bccf37 [VectorCombine] limit load+insert transform to one-use
      adds  bea7749d036 [AArch64][GlobalISel] Make <8 x s16> and <16 x s8> legal fo [...]
      adds  7d5b1034837 [AArch64][GlobalISel] Widen G_EXTRACT_VECTOR_ELT element ty [...]
      adds  1e5b7e91aa6 [PDB] Split TypeServerSource and extend type index map lifetime
      adds  a35c7f30769 [SVE][WIP] Implement lowering for fixed length VSELECT to Scalable
      adds  7e4c6fb8546 [IRSim] Adding IR Instruction Mapper
      adds  667762c64e0 [gn build] Port 7e4c6fb8546
      adds  c145a1ca259 AArch64::ArchKind's underlying type is uint64_t
      adds  5813fca1076 [Lsan] Use fp registers to search for pointers
      adds  a4bb71b1c0d Disable hoisting MI to hotter basic blocks when using pgo
      adds  51973a607df [SCEV] Add test cases for max BTC with loop guard info.
      adds  59855b9d3ba [GVN] Add additional assume tests (NFC)
      adds  91ce8e121b7 [GVN] Use that assume(!X) implies X==false (PR47496)
      adds  1cee33e9dbb [LoopUnrollAndJam] Allow unroll and jam loops forced by user.
      adds  05d4c4ebc2f [InstCombine] Canonicalize SPF_ABS to abs intrinc
      adds  53ba045f488 [llvm-install-name-tool] Update the command-line guide
      adds  179a22e807a [NewPM] Fix pr45927.ll under NPM
      adds  a0017c2bc25 [MemorySSA] Be more conservative when traversing MemoryPhis.
      adds  0ff28fa6a75 Support dwarf fission for wasm object files
      adds  cab780a5a0e [NFC] Test Commit
      adds  99e865b618f [TargetRegisterInfo] Add a couple of target hooks for the g [...]
      adds  f2f0474c93e [test] Fix FullUnroll.ll
      adds  b04c181ed77 [AArch64] Enable implicit null check transformation
      adds  1c466477ad4 [RISCV] Support Shadow Call Stack
      adds  8069844577d [MLIR][TableGen] Automatic detection and elimination of red [...]
      adds  b4013f9c7fe [MemorySSA] Fix an unused variable warning [NFC]
      adds  2c3bc918db3 [PowerPC] Implement Vector Count Mask Bits builtins in LLVM/Clang
      adds  6f3c0991bf9 [PowerPC] Add Set Boolean Condition Instruction Definitions [...]
      adds  196e2f97b71 [AArch64][GlobalISel] clang-format AArch64LegalizerInfo.cpp. NFC.
      adds  f5898f8c2de [AArch64][GlobalISel] Make G_STORE <8 x s8> legal.
      adds  4926a5ee630 [lldb] Clarify docstring for SBBlock::IsInlined, NFC
      adds  bae63742057 [mlir][shape] Add `shape.cstr_require %bool`
      adds  ea237e2c8e5 [MLIR] Fix build failure due to https://reviews.llvm.org/D87059.
      adds  27f34540ea5 [scudo/standalone] Don't define test main function for Fuchsia
      adds  03358becbf2 [NFC][Lsan] Fix zero-sized array compilation error
      adds  55edf7039e2 [NFC] clang-format one line
      adds  2ffaa9a1732 [sanitizer] Add facility to print the full StackDepot
      adds  f55963d501e [libc] Add implementation for hypotf
      adds  6e475e1288e Revert "[sanitizer] Add facility to print the full StackDepot"
      adds  992698cfbc8 [AArch64] Emit zext move when the source of the zext is Ass [...]
      adds  fb92f863f68 [X86] Add some demanded bits test cases for PDEP with const [...]
      adds  9d54b166c2e This is a test commit
      adds  5a733468e09 Revert "This is a test commit"
      adds  8a86261c511 [FPEnv] Use typed accessors in FPOptions
      adds  8f09cec8c99 [AArch64] Add tests for zext pattern match with AssertZext/ [...]
      adds  f16c4a3704f [NFC][fuzzer] Simplify StrcmpTest.cpp
      adds  13e19d2e7cd Revert "[InstCombine] Canonicalize SPF_ABS to abs intrinc"
      adds  a90229d6cee [sanitizer] Add facility to print the full StackDepot
      adds  e259f7b8826 [NFC][sanitizer] Disable a test on Windows
      adds  c0e7f646857 [NFC][gotsan] Fix 'format' error
      adds  2afe4becec7 AArch64: make sure jump table entries can reach entire image
      adds  c10200536f2 [TableGen][GlobalISel] Fix handling of zero_reg
      adds  4635f6050b1 [SCEV] Generalize SCEVParameterRewriter to accept SCEV expr [...]
      adds  5831adb8c38 Revert "[libunwind] Support for leaf function unwinding."
      adds  9d172c8e9c8 Recommit "[DSE] Switch to MemorySSA-backed DSE by default."
      adds  93fd30bac33 [mlir][Linalg] Evolve named ops to use assembly form and su [...]
      adds  762fbbe5369 [Polly] Update map passed to SCEVParameterReweriter.
      adds  09a3737384e [Test] Missing range check removal opportunity
      adds  7c8bb409f31 [UpdateCCTestChecks] Include generated functions if asked
      adds  a761e81e220 [DWARFYAML][test] Use 'CHECK-NEXT:' to make checkers strict [...]
      adds  2d35092cd25 [DWARFYAML] Make the include_directories, file_names and op [...]
      adds  22b615a9659 [libunwind] Support for leaf function unwinding.
      adds  6690de098e4 [InstSimplify] add another test for NaN propagation; NFC
      adds  ae36c02ad0c [AMDGPU] Set DS alignment requirements to be more strict
      adds  455ca0ebb69 [SLP] Allow reordering of vectorization trees with reused i [...]
      adds  27df1652709 Revert "[amdgpu] Lower SGPR-to-VGPR copy in the final phase [...]
      adds  05c02eda455 emacs: Add nofree and willreturn to list of attributes
      adds  751a6c5760b IR: Move denormal mode parsing from MachineFunction to Function
      adds  3f100e64b42 [InstSimplify] fix fmin/fmax miscompile for partial undef v [...]
      adds  1909b6ac0db [mlir][StandardToSPIRV] Handle vector of i1 case for loweri [...]
      adds  c894bfd1f58 [clangd] Add option for disabling AddUsing tweak on some na [...]
      adds  5d1f8395be9 [AIX] Enable large code model when building with clang
      adds  d967aaa8fa8 [DAG] BuildVectorSDNode::getSplatValue - pull out repeated  [...]
      adds  81dce71acfa [X86][AVX] Add missing i686 broadcastm test coverage
      adds  22dde1f92f6 [mlir][openacc] Support Index and AnyInteger in loop op
      adds  88a1d402d6c [mlir][openacc] Add missing operands for acc.data operation
      adds  7b61b192753 [MLIR][SPIRV] Create new ctx for deserialization in roundtrips.
      adds  23bab1eb43d [DFSan] Add strpbrk wrapper.
      adds  ceadd98c2fd [X86][AVX] lowerBuildVectorAsBroadcast - improve i64 BROADC [...]
      adds  3c2e2df8d03 [MLIR][ODS] Add constBuilderCall for TypeArrayAttr
      adds  51c5add8547 Extending Baremetal toolchain's support for the rtlib option.
      adds  cab6f5b2ab8 Use one more byte to silence a warning from Vistual C++
      adds  0345d88de65 [NFC][ScheduleDAG] Remove unused EntrySU SUnit
      adds  a9be2b5cb2b [libomptarget] Disable build of amdgpu plugin as it doesn't [...]
      adds  2e7add812eb [clang-format] Add a option for the position of Java static import
      adds  a16e4a63ae7 [clang-format] NFC ensure the clang-format tests remain cla [...]
      adds  7c44651360d [mlir][shape] Extend shape.cstr_require with a message.
      adds  9b6765e784b [clangd] Add Random Forest runtime for code completion.
      adds  615695de27e [AArch64][GlobalISel] Make <8 x s8> of G_BUILD_VECTOR legal.
      adds  0576f436e57 AMDGPU: Don't sometimes allow instructions before lowered s [...]
      adds  01def7f7c3f [flang] Rework preprocessing of stringification
      adds  06fe76cc4f5 [ASan][NewPM] Fix byref-args.ll under NPM
      adds  a1aa330b202 [Sema] Handle objc_super special lookup when checking built [...]
      adds  e0802fe0162 DebugInfo: Tidy up initializing multi-section contributions [...]
      adds  d419e34c4d7 [test][HWAsan] Fix kernel-inline.ll under NPM
      adds  91aed9bf975 [CodeGen] emit CG profile for COFF object file
       new  870fd53e4f6 Reapply "RegAllocFast: Record internal state based on regis [...]
       new  c8757ff3aa7 RegAllocFast: Rewrite and improve
       new  3105d0f84bf CodeGen: Move split block utility to MachineBasicBlock
       new  ecba9d793e2 [X86][AVX] Add missing non AVX512VL broadcastm test coverage
       new  f7a53d82c09 PR47468: Fix findPHICopyInsertPoint, so that copies aren't  [...]
       new  51a505340df DebugInfo: Simplify line table parsing to take all the unit [...]
       new  82af17cde8c Linewrap & remove some dead typedefs from previous commit
       new  9ad6049736c [InstCombine][SVE] Skip scalable type for InstCombiner::get [...]
       new  2b1cb6d54a3 [test][TSan] Fix tests under NPM
The 9 revisions listed above as "new" are entirely new to this
repository and will be described in separate emails.  The revisions
listed as "adds" were already present in the repository and have only
been added to this reference.
Summary of changes:
 clang-tools-extra/clangd/CMakeLists.txt            |    9 +
 clang-tools-extra/clangd/Config.h                  |    8 +
 clang-tools-extra/clangd/ConfigCompile.cpp         |   19 +
 clang-tools-extra/clangd/ConfigFragment.h          |   10 +
 clang-tools-extra/clangd/ConfigYAML.cpp            |   10 +
 .../clangd/quality/CompletionModel.cmake           |   37 +
 .../clangd/quality/CompletionModelCodegen.py       |  283 ++
 clang-tools-extra/clangd/quality/README.md         |  220 +
 .../clangd/quality/model/features.json             |    8 +
 clang-tools-extra/clangd/quality/model/forest.json |   18 +
 .../clangd/refactor/tweaks/AddUsing.cpp            |   17 +
 clang-tools-extra/clangd/unittests/CMakeLists.txt  |   10 +
 .../clangd/unittests/CodeCompleteTests.cpp         |   12 +
 .../clangd/unittests/DecisionForestTests.cpp       |   29 +
 clang-tools-extra/clangd/unittests/TweakTests.cpp  |   11 +
 .../decision_forest_model/CategoricalFeature.h     |    5 +
 .../unittests/decision_forest_model/features.json  |   16 +
 .../unittests/decision_forest_model/forest.json    |   52 +
 clang/docs/ClangFormatStyleOptions.rst             |   37 +-
 clang/include/clang/Basic/BuiltinsPPC.def          |    6 +
 clang/include/clang/Basic/FPOptions.def            |    2 +-
 clang/include/clang/Basic/LangOptions.h            |    9 +-
 clang/include/clang/Format/Format.h                |   34 +-
 clang/lib/Driver/SanitizerArgs.cpp                 |    6 +-
 clang/lib/Driver/ToolChain.cpp                     |    3 +-
 clang/lib/Driver/ToolChains/Arch/AArch64.cpp       |    2 +-
 clang/lib/Driver/ToolChains/BareMetal.cpp          |   13 +-
 clang/lib/Driver/ToolChains/Clang.cpp              |    3 +-
 clang/lib/Format/Format.cpp                        |   23 +-
 clang/lib/Headers/altivec.h                        |   12 +
 clang/lib/Sema/SemaDecl.cpp                        |    1 +
 clang/lib/Tooling/Syntax/Synthesis.cpp             |    1 +
 clang/test/AST/ast-dump-fpfeatures.cpp             |   14 +-
 clang/test/CodeGen/builtins-ppc-p10vector.c        |   24 +
 clang/test/CodeGen/shadowcallstack-attr.c          |   24 +-
 clang/test/CodeGen/thinlto-distributed-newpm.ll    |    2 +-
 clang/test/CodeGenObjC/exceptions.m                |    3 -
 clang/test/Driver/baremetal.cpp                    |    4 +
 clang/test/Driver/sanitizer-ld.c                   |   10 +
 clang/test/Driver/split-debug.c                    |    5 +
 clang/test/SemaObjCXX/builtin-objcsuper.mm         |    8 +
 .../update_cc_test_checks/Inputs/generated-funcs.c |   31 +
 .../Inputs/generated-funcs.c.generated.expected    |  229 +
 .../Inputs/generated-funcs.c.no-generated.expected |  100 +
 .../update_cc_test_checks/generated-funcs.test     |   12 +
 clang/unittests/Format/FormatTest.cpp              |    6 +
 clang/unittests/Format/FormatTestCSharp.cpp        |    3 +-
 clang/unittests/Format/SortImportsTestJava.cpp     |   56 +
 compiler-rt/lib/dfsan/dfsan_custom.cpp             |   18 +
 compiler-rt/lib/dfsan/done_abilist.txt             |    1 +
 .../lib/sanitizer_common/sanitizer_stackdepot.cpp  |    6 +
 .../lib/sanitizer_common/sanitizer_stackdepot.h    |    1 +
 .../sanitizer_common/sanitizer_stackdepotbase.h    |   20 +-
 .../sanitizer_stoptheworld_linux_libcdep.cpp       |   65 +-
 .../lib/sanitizer_common/tests/CMakeLists.txt      |    4 +-
 .../tests/sanitizer_stackdepot_test.cpp            |   27 +-
 .../standalone/tests/scudo_unit_test_main.cpp      |    8 +-
 compiler-rt/test/dfsan/custom.cpp                  |   35 +
 compiler-rt/test/fuzzer/StrcmpTest.cpp             |    4 +-
 compiler-rt/test/lsan/TestCases/use_registers.cpp  |    5 +-
 .../{use_registers.cpp => use_registers_extra.cpp} |   47 +-
 flang/lib/Parser/parsing.cpp                       |    2 +-
 flang/lib/Parser/preprocessor.cpp                  |  124 +-
 flang/lib/Parser/preprocessor.h                    |   10 +-
 flang/lib/Parser/prescan.cpp                       |   14 +-
 flang/lib/Parser/prescan.h                         |   11 +-
 flang/test/Preprocessing/assert.F90                |    8 +
 libc/config/linux/aarch64/entrypoints.txt          |    1 +
 libc/config/linux/api.td                           |    1 +
 libc/config/linux/x86_64/entrypoints.txt           |    1 +
 libc/spec/stdc.td                                  |    2 +
 libc/src/math/CMakeLists.txt                       |   12 +
 libc/src/math/hypotf.cpp                           |  222 +
 libc/src/math/hypotf.h                             |   18 +
 libc/test/src/math/CMakeLists.txt                  |   13 +
 libc/test/src/math/hypotf_test.cpp                 |   65 +
 libunwind/test/signal_unwind.pass.cpp              |    1 +
 libunwind/test/unwind_leaffunction.pass.cpp        |    1 +
 lld/COFF/DebugTypes.cpp                            |  141 +-
 lld/COFF/DebugTypes.h                              |   20 +-
 lld/COFF/InputFiles.cpp                            |    8 +-
 lld/COFF/PDB.cpp                                   |   80 +-
 lld/COFF/TypeMerger.h                              |    9 -
 lldb/bindings/interface/SBBlock.i                  |    2 +-
 .../unittests/Symbol/Inputs/inlined-functions.yaml |    1 -
 llvm/cmake/modules/HandleLLVMOptions.cmake         |    2 +-
 llvm/docs/CommandGuide/llvm-install-name-tool.rst  |    8 +
 llvm/include/llvm/ADT/FloatingPointMode.h          |   18 +
 .../include/llvm/Analysis/IRSimilarityIdentifier.h |  367 ++
 llvm/include/llvm/Analysis/MemorySSA.h             |   46 +-
 .../llvm/Analysis/ScalarEvolutionExpressions.h     |   27 +-
 llvm/include/llvm/Bitstream/BitstreamWriter.h      |    2 +-
 llvm/include/llvm/CodeGen/MachineBasicBlock.h      |   12 +
 llvm/include/llvm/CodeGen/MachineScheduler.h       |    2 +-
 llvm/include/llvm/CodeGen/ScheduleDAG.h            |    1 -
 .../llvm/CodeGen/TargetLoweringObjectFileImpl.h    |    1 -
 llvm/include/llvm/CodeGen/TargetRegisterInfo.h     |   30 +
 llvm/include/llvm/DebugInfo/DWARF/DWARFDebugLine.h |    6 +-
 llvm/include/llvm/IR/Function.h                    |    4 +
 llvm/include/llvm/IR/IntrinsicsPowerPC.td          |   14 +
 llvm/include/llvm/MC/MCWasmObjectWriter.h          |    4 +
 llvm/include/llvm/Support/AArch64TargetParser.h    |    4 +-
 .../include/llvm/Target/TargetLoweringObjectFile.h |    5 +
 llvm/lib/Analysis/CMakeLists.txt                   |    1 +
 llvm/lib/Analysis/IRSimilarityIdentifier.cpp       |  156 +
 llvm/lib/Analysis/InstructionSimplify.cpp          |    2 +-
 llvm/lib/Analysis/ScalarEvolutionDivision.cpp      |   12 +-
 llvm/lib/CodeGen/AsmPrinter/DwarfCompileUnit.cpp   |    5 +-
 llvm/lib/CodeGen/BranchRelaxation.cpp              |   40 +-
 llvm/lib/CodeGen/ImplicitNullChecks.cpp            |   66 +-
 llvm/lib/CodeGen/MachineBasicBlock.cpp             |   40 +
 llvm/lib/CodeGen/MachineFunction.cpp               |   15 +-
 llvm/lib/CodeGen/MachineLICM.cpp                   |    2 +-
 llvm/lib/CodeGen/MachineScheduler.cpp              |    7 +-
 llvm/lib/CodeGen/MacroFusion.cpp                   |   32 +-
 llvm/lib/CodeGen/PHIEliminationUtils.cpp           |   44 +-
 llvm/lib/CodeGen/PostRASchedulerList.cpp           |    3 -
 llvm/lib/CodeGen/RegAllocFast.cpp                  | 1395 +++---
 llvm/lib/CodeGen/RegAllocGreedy.cpp                |    7 +-
 llvm/lib/CodeGen/ScheduleDAG.cpp                   |    7 +-
 llvm/lib/CodeGen/ScheduleDAGInstrs.cpp             |    6 +-
 llvm/lib/CodeGen/SelectionDAG/ScheduleDAGFast.cpp  |    4 +-
 .../lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp |    4 +-
 .../CodeGen/SelectionDAG/ScheduleDAGSDNodes.cpp    |    2 -
 llvm/lib/CodeGen/SelectionDAG/ScheduleDAGVLIW.cpp  |    3 -
 llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp     |    8 +-
 llvm/lib/CodeGen/TargetLoweringObjectFileImpl.cpp  |   66 +-
 llvm/lib/DebugInfo/DWARF/DWARFContext.cpp          |   23 +-
 llvm/lib/DebugInfo/DWARF/DWARFDebugLine.cpp        |   21 +-
 llvm/lib/IR/Function.cpp                           |   15 +
 llvm/lib/MC/MCAsmBackend.cpp                       |   15 +-
 llvm/lib/MC/MCObjectFileInfo.cpp                   |   35 +
 llvm/lib/MC/WasmObjectWriter.cpp                   |  345 +-
 llvm/lib/ObjectYAML/DWARFYAML.cpp                  |    6 +-
 llvm/lib/Support/AArch64TargetParser.cpp           |    6 +-
 llvm/lib/Target/AArch64/AArch64AsmPrinter.cpp      |  157 +-
 llvm/lib/Target/AArch64/AArch64ISelLowering.cpp    |   47 +-
 llvm/lib/Target/AArch64/AArch64ISelLowering.h      |    7 +-
 llvm/lib/Target/AArch64/AArch64InstrInfo.cpp       |   50 +
 llvm/lib/Target/AArch64/AArch64InstrInfo.h         |    3 +
 llvm/lib/Target/AArch64/AArch64InstrInfo.td        |    3 +-
 .../Target/AArch64/AArch64MachineFunctionInfo.h    |   11 +-
 .../AArch64/GISel/AArch64InstructionSelector.cpp   |    2 +
 .../Target/AArch64/GISel/AArch64LegalizerInfo.cpp  |  132 +-
 llvm/lib/Target/AMDGPU/GCNMinRegStrategy.cpp       |    1 -
 llvm/lib/Target/AMDGPU/SIFoldOperands.cpp          |    5 -
 llvm/lib/Target/AMDGPU/SIISelLowering.cpp          |  103 +-
 llvm/lib/Target/AMDGPU/SIInstrInfo.cpp             |    7 +-
 llvm/lib/Target/AMDGPU/SIInstructions.td           |    1 +
 llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp      |   76 +-
 llvm/lib/Target/AMDGPU/SIMachineScheduler.h        |    1 -
 llvm/lib/Target/AMDGPU/SIOptimizeExecMasking.cpp   |    6 +
 llvm/lib/Target/ARM/ARMInstructionSelector.cpp     |    2 -
 llvm/lib/Target/PowerPC/PPCInstrPrefix.td          |   39 +-
 llvm/lib/Target/RISCV/RISCVFrameLowering.cpp       |  113 +-
 llvm/lib/Target/RISCV/Utils/RISCVBaseInfo.cpp      |    3 +
 llvm/lib/Target/RISCV/Utils/RISCVBaseInfo.h        |    3 +
 llvm/lib/Target/TargetLoweringObjectFile.cpp       |   46 +
 llvm/lib/Target/X86/X86ISelLowering.cpp            |    6 +-
 .../Transforms/InstCombine/InstCombineCompares.cpp |    4 +-
 .../lib/Transforms/Scalar/DeadStoreElimination.cpp |    2 +-
 llvm/lib/Transforms/Scalar/GVN.cpp                 |    5 +
 .../lib/Transforms/Scalar/LoopUnrollAndJamPass.cpp |   11 +-
 llvm/lib/Transforms/Vectorize/SLPVectorizer.cpp    |  132 +-
 llvm/test/Analysis/BasicAA/modref.ll               |    1 +
 llvm/test/Analysis/MemorySSA/phi-translation.ll    |    3 +-
 llvm/test/Analysis/MemorySSA/pr45927.ll            |    2 +-
 .../max-backedge-taken-count-guard-info.ll         |   55 +
 .../AArch64/GlobalISel/darwin-tls-call-clobber.ll  |    5 +-
 .../AArch64/GlobalISel/legalize-build-vector.mir   |   16 +
 .../GlobalISel/legalize-extract-vector-elt.mir     |  114 +-
 .../AArch64/GlobalISel/legalize-load-store.mir     |  129 +-
 .../CodeGen/AArch64/GlobalISel/legalize-shift.mir  |   86 +-
 .../GlobalISel/regbank-extract-vector-elt.mir      |    2 +-
 llvm/test/CodeGen/AArch64/O3-pipeline.ll           |    1 +
 .../test/CodeGen/AArch64/arm64-assert-zext-sext.ll |   48 +
 llvm/test/CodeGen/AArch64/arm64-fast-isel-br.ll    |    2 +-
 llvm/test/CodeGen/AArch64/arm64-fast-isel-call.ll  |    3 +-
 .../AArch64/arm64-fast-isel-conversion-fallback.ll |   34 +-
 .../CodeGen/AArch64/arm64-fast-isel-conversion.ll  |   56 +-
 llvm/test/CodeGen/AArch64/arm64-vcvt_f.ll          |   17 +-
 llvm/test/CodeGen/AArch64/arm64_32-fastisel.ll     |    5 +-
 llvm/test/CodeGen/AArch64/arm64_32-null.ll         |    7 +-
 llvm/test/CodeGen/AArch64/br-cond-not-merge.ll     |    2 +-
 llvm/test/CodeGen/AArch64/cmpxchg-O0.ll            |   38 +-
 llvm/test/CodeGen/AArch64/combine-loads.ll         |    8 +-
 llvm/test/CodeGen/AArch64/fast-isel-cmpxchg.ll     |   39 +-
 llvm/test/CodeGen/AArch64/fast-isel-sp-adjust.ll   |    3 +-
 llvm/test/CodeGen/AArch64/implicit-null-check.ll   |   75 +-
 llvm/test/CodeGen/AArch64/jump-table-duplicate.mir |  188 +
 llvm/test/CodeGen/AArch64/jump-table-exynos.ll     |   12 +-
 llvm/test/CodeGen/AArch64/jump-table.ll            |   53 +
 llvm/test/CodeGen/AArch64/popcount.ll              |   61 +-
 llvm/test/CodeGen/AArch64/shift_minsize.ll         |    6 +-
 .../CodeGen/AArch64/sve-fixed-length-fp-select.ll  |  317 ++
 .../CodeGen/AArch64/sve-fixed-length-int-select.ll |  415 ++
 llvm/test/CodeGen/AArch64/swift-return.ll          |   16 +-
 llvm/test/CodeGen/AArch64/swifterror.ll            |   45 +-
 .../CodeGen/AArch64/unwind-preserved-from-mir.mir  |   10 +-
 llvm/test/CodeGen/AArch64/unwind-preserved.ll      |   32 +-
 llvm/test/CodeGen/AArch64/win64-jumptable.ll       |    8 +-
 llvm/test/CodeGen/AMDGPU/GlobalISel/inline-asm.ll  |    8 +-
 .../AMDGPU/GlobalISel/lds-misaligned-bug.ll        |   25 +-
 .../AMDGPU/GlobalISel/legalize-load-local.mir      |  719 ++-
 .../CodeGen/AMDGPU/GlobalISel/load-local.128.ll    |    4 +-
 .../CodeGen/AMDGPU/GlobalISel/load-local.96.ll     |    8 +-
 .../CodeGen/AMDGPU/GlobalISel/store-local.128.ll   |   11 +-
 .../CodeGen/AMDGPU/GlobalISel/store-local.96.ll    |   14 +-
 .../CodeGen/AMDGPU/control-flow-fastregalloc.ll    |   54 +-
 llvm/test/CodeGen/AMDGPU/ds_read2.ll               |    6 +-
 llvm/test/CodeGen/AMDGPU/ds_write2.ll              |   12 +-
 llvm/test/CodeGen/AMDGPU/fabs.ll                   |    6 +-
 llvm/test/CodeGen/AMDGPU/fast-ra-kills-vcc.mir     |   62 +
 .../AMDGPU/fastregalloc-illegal-subreg-physreg.mir |   27 +
 .../AMDGPU/fastregalloc-self-loop-heuristic.mir    |   25 +-
 llvm/test/CodeGen/AMDGPU/fneg-fabs.ll              |    6 +-
 .../CodeGen/AMDGPU/indirect-addressing-term.ll     |  155 +-
 llvm/test/CodeGen/AMDGPU/lds-misaligned-bug.ll     |   25 +-
 llvm/test/CodeGen/AMDGPU/load-local.128.ll         |    4 +-
 llvm/test/CodeGen/AMDGPU/load-local.96.ll          |    8 +-
 .../lower-control-flow-other-terminators.mir       |    6 +-
 .../test/CodeGen/AMDGPU/mubuf-legalize-operands.ll |   45 +-
 llvm/test/CodeGen/AMDGPU/opt-pipeline.ll           |   14 +-
 .../CodeGen/AMDGPU/partial-sgpr-to-vgpr-spills.ll  |  766 ++--
 .../CodeGen/AMDGPU/reserve-vgpr-for-sgpr-spill.ll  |    8 +-
 llvm/test/CodeGen/AMDGPU/sgpr-copy-cse.ll          |   26 -
 llvm/test/CodeGen/AMDGPU/si-lower-control-flow.mir |  328 +-
 llvm/test/CodeGen/AMDGPU/spill-agpr.mir            |   58 +-
 llvm/test/CodeGen/AMDGPU/spill-m0.ll               |  134 +-
 llvm/test/CodeGen/AMDGPU/spill192.mir              |    8 +-
 llvm/test/CodeGen/AMDGPU/store-local.128.ll        |   13 +-
 llvm/test/CodeGen/AMDGPU/store-local.96.ll         |   18 +-
 llvm/test/CodeGen/AMDGPU/store-local.ll            |    5 +-
 .../CodeGen/AMDGPU/unexpected-reg-unit-state.mir   |   32 +
 llvm/test/CodeGen/AMDGPU/waitcnt-vscnt.ll          |    4 +-
 llvm/test/CodeGen/AMDGPU/wqm.ll                    |    4 +-
 llvm/test/CodeGen/AMDGPU/wwm-reserved.ll           |   45 +-
 llvm/test/CodeGen/ARM/2010-08-04-StackVariable.ll  |    3 +
 llvm/test/CodeGen/ARM/O3-pipeline.ll               |    1 +
 llvm/test/CodeGen/ARM/Windows/alloca.ll            |    9 +-
 llvm/test/CodeGen/ARM/cmpxchg-O0-be.ll             |   10 +-
 llvm/test/CodeGen/ARM/cmpxchg-O0.ll                |   32 +-
 llvm/test/CodeGen/ARM/crash-greedy-v6.ll           |   10 +-
 llvm/test/CodeGen/ARM/debug-info-blocks.ll         |    3 +-
 llvm/test/CodeGen/ARM/fast-isel-call.ll            |   52 +-
 llvm/test/CodeGen/ARM/fast-isel-intrinsic.ll       |  218 +-
 .../ARM/fast-isel-ldr-str-thumb-neg-index.ll       |   69 +-
 llvm/test/CodeGen/ARM/fast-isel-select.ll          |   32 +-
 llvm/test/CodeGen/ARM/fast-isel-vararg.ll          |   28 +-
 llvm/test/CodeGen/ARM/ldrd.ll                      |    9 +-
 llvm/test/CodeGen/ARM/legalize-bitcast.ll          |   32 +-
 llvm/test/CodeGen/ARM/stack-guard-reassign.ll      |    7 +-
 llvm/test/CodeGen/ARM/swifterror.ll                |   38 +-
 llvm/test/CodeGen/ARM/thumb-big-stack.ll           | 2070 ++++-----
 llvm/test/CodeGen/Hexagon/vect/vect-load-v4i16.ll  |   18 +-
 llvm/test/CodeGen/Mips/Fast-ISel/callabi.ll        |    6 +-
 llvm/test/CodeGen/Mips/Fast-ISel/memtest1.ll       |   33 +-
 llvm/test/CodeGen/Mips/Fast-ISel/pr40325.ll        |    5 +-
 llvm/test/CodeGen/Mips/GlobalISel/llvm-ir/add.ll   |   57 +-
 .../CodeGen/Mips/GlobalISel/llvm-ir/add_vec.ll     |   24 +-
 .../GlobalISel/llvm-ir/aggregate_struct_return.ll  |   28 +-
 .../CodeGen/Mips/GlobalISel/llvm-ir/bitreverse.ll  |  270 +-
 .../CodeGen/Mips/GlobalISel/llvm-ir/bitwise.ll     |  132 +-
 .../test/CodeGen/Mips/GlobalISel/llvm-ir/branch.ll |    8 +-
 .../CodeGen/Mips/GlobalISel/llvm-ir/brindirect.ll  |   10 +-
 llvm/test/CodeGen/Mips/GlobalISel/llvm-ir/bswap.ll |   18 +-
 llvm/test/CodeGen/Mips/GlobalISel/llvm-ir/call.ll  |   18 +-
 llvm/test/CodeGen/Mips/GlobalISel/llvm-ir/ctlz.ll  |   14 +-
 llvm/test/CodeGen/Mips/GlobalISel/llvm-ir/ctpop.ll |   70 +-
 llvm/test/CodeGen/Mips/GlobalISel/llvm-ir/cttz.ll  |   86 +-
 .../Mips/GlobalISel/llvm-ir/dyn_stackalloc.ll      |   43 +-
 llvm/test/CodeGen/Mips/GlobalISel/llvm-ir/fcmp.ll  |  140 +-
 .../Mips/GlobalISel/llvm-ir/float_constants.ll     |   20 +-
 .../Mips/GlobalISel/llvm-ir/fptosi_and_fptoui.ll   |  148 +-
 .../Mips/GlobalISel/llvm-ir/global_address.ll      |    7 +-
 .../Mips/GlobalISel/llvm-ir/global_address_pic.ll  |   12 +-
 llvm/test/CodeGen/Mips/GlobalISel/llvm-ir/icmp.ll  |  104 +-
 .../Mips/GlobalISel/llvm-ir/jump_table_and_brjt.ll |  202 +-
 .../Mips/GlobalISel/llvm-ir/load_4_unaligned.ll    |   20 +-
 .../load_split_because_of_memsize_or_align.ll      |  336 +-
 .../GlobalISel/llvm-ir/long_ambiguous_chain_s32.ll |  502 +--
 .../GlobalISel/llvm-ir/long_ambiguous_chain_s64.ll |  500 +--
 llvm/test/CodeGen/Mips/GlobalISel/llvm-ir/mul.ll   |  140 +-
 .../CodeGen/Mips/GlobalISel/llvm-ir/mul_vec.ll     |   24 +-
 llvm/test/CodeGen/Mips/GlobalISel/llvm-ir/phi.ll   |  117 +-
 .../CodeGen/Mips/GlobalISel/llvm-ir/rem_and_div.ll |   96 +-
 .../test/CodeGen/Mips/GlobalISel/llvm-ir/select.ll |   73 +-
 .../Mips/GlobalISel/llvm-ir/sitofp_and_uitofp.ll   |   96 +-
 .../Mips/GlobalISel/llvm-ir/store_4_unaligned.ll   |   16 +-
 .../store_split_because_of_memsize_or_align.ll     |   96 +-
 llvm/test/CodeGen/Mips/GlobalISel/llvm-ir/sub.ll   |   65 +-
 .../CodeGen/Mips/GlobalISel/llvm-ir/sub_vec.ll     |   24 +-
 .../Mips/GlobalISel/llvm-ir/test_TypeInfoforMF.ll  |   25 +-
 .../CodeGen/Mips/GlobalISel/llvm-ir/var_arg.ll     |   22 +-
 .../GlobalISel/llvm-ir/zextLoad_and_sextLoad.ll    |    5 +-
 .../Mips/GlobalISel/llvm-ir/zext_and_sext.ll       |    4 +-
 llvm/test/CodeGen/Mips/atomic-min-max.ll           | 4704 ++++++++++----------
 llvm/test/CodeGen/Mips/atomic.ll                   | 1537 +++----
 llvm/test/CodeGen/Mips/atomic64.ll                 |   90 +-
 llvm/test/CodeGen/Mips/atomicCmpSwapPW.ll          |   64 +-
 llvm/test/CodeGen/Mips/copy-fp64.ll                |    2 +-
 llvm/test/CodeGen/Mips/implicit-sret.ll            |   47 +-
 llvm/test/CodeGen/Mips/micromips-eva.mir           |   20 +-
 llvm/test/CodeGen/Mips/msa/ldr_str.ll              |   84 +-
 llvm/test/CodeGen/PowerPC/addegluecrash.ll         |   41 +-
 .../PowerPC/aggressive-anti-dep-breaker-subreg.ll  |    2 +-
 llvm/test/CodeGen/PowerPC/aix-overflow-toc.py      |   44 +-
 llvm/test/CodeGen/PowerPC/anon_aggr.ll             |   12 +-
 llvm/test/CodeGen/PowerPC/builtins-ppc-p10vsx.ll   |   36 +-
 llvm/test/CodeGen/PowerPC/elf-common.ll            |   12 +-
 llvm/test/CodeGen/PowerPC/fast-isel-pcrel.ll       |   24 +-
 llvm/test/CodeGen/PowerPC/fp-int128-fp-combine.ll  |    3 +-
 llvm/test/CodeGen/PowerPC/fp-strict-fcmp-noopt.ll  |   41 +-
 llvm/test/CodeGen/PowerPC/fp64-to-int16.ll         |    5 +-
 llvm/test/CodeGen/PowerPC/p10-vector-mask-ops.ll   |   45 +
 llvm/test/CodeGen/PowerPC/p9-vinsert-vextract.ll   | 1188 +++--
 llvm/test/CodeGen/PowerPC/popcount.ll              |   44 +-
 llvm/test/CodeGen/PowerPC/spill-nor0.ll            |    6 +
 llvm/test/CodeGen/PowerPC/spill-nor0.mir           |   17 +
 llvm/test/CodeGen/PowerPC/stack-guard-reassign.ll  |   11 +-
 llvm/test/CodeGen/PowerPC/vsx-args.ll              |   12 +-
 llvm/test/CodeGen/PowerPC/vsx.ll                   |  172 +-
 llvm/test/CodeGen/RISCV/shadowcallstack.ll         |  174 +
 llvm/test/CodeGen/SPARC/fp16-promote.ll            |   59 +-
 llvm/test/CodeGen/SystemZ/swift-return.ll          |    6 +-
 llvm/test/CodeGen/SystemZ/swifterror.ll            |   30 +-
 .../Thumb2/LowOverheadLoops/branch-targets.ll      |    4 +-
 llvm/test/CodeGen/Thumb2/high-reg-spill.mir        |    6 +-
 llvm/test/CodeGen/Thumb2/mve-vector-spill.ll       |   50 +-
 llvm/test/CodeGen/X86/2009-04-14-IllegalRegs.ll    |   38 +-
 .../CodeGen/X86/2010-06-28-FastAllocTiedOperand.ll |    9 +-
 .../X86/2013-10-14-FastISel-incorrect-vreg.ll      |   46 +-
 llvm/test/CodeGen/X86/atomic-monotonic.ll          |    8 +-
 llvm/test/CodeGen/X86/atomic-unordered.ll          |  299 +-
 llvm/test/CodeGen/X86/atomic32.ll                  |  456 +-
 llvm/test/CodeGen/X86/atomic64.ll                  |  699 ++-
 llvm/test/CodeGen/X86/atomic6432.ll                |  580 ++-
 llvm/test/CodeGen/X86/avx-load-store.ll            |   68 +-
 llvm/test/CodeGen/X86/avx512-mask-zext-bugfix.ll   |   47 +-
 .../CodeGen/X86/avx512cd-intrinsics-fast-isel.ll   |   19 +-
 .../CodeGen/X86/avx512vlcd-intrinsics-fast-isel.ll |   36 +-
 llvm/test/CodeGen/X86/bmi2-x86_64.ll               |   12 +
 llvm/test/CodeGen/X86/bmi2.ll                      |   19 +
 llvm/test/CodeGen/X86/broadcastm-lowering.ll       |  204 +-
 llvm/test/CodeGen/X86/bug47278-eflags-error.mir    |   78 +
 llvm/test/CodeGen/X86/bug47278.mir                 |   45 +
 llvm/test/CodeGen/X86/callbr-asm-phi-placement.ll  |   44 +
 llvm/test/CodeGen/X86/crash-O0.ll                  |   19 +-
 llvm/test/CodeGen/X86/extend-set-cc-uses-dbg.ll    |    5 +-
 llvm/test/CodeGen/X86/fast-isel-cmp-branch.ll      |    2 +-
 llvm/test/CodeGen/X86/fast-isel-nontemporal.ll     |  122 +-
 llvm/test/CodeGen/X86/fast-isel-select-sse.ll      |  120 +-
 llvm/test/CodeGen/X86/fast-isel-select.ll          |    8 +-
 llvm/test/CodeGen/X86/fast-isel-x86-64.ll          |    4 +-
 llvm/test/CodeGen/X86/lvi-hardening-loads.ll       |    4 +-
 llvm/test/CodeGen/X86/mixed-ptr-sizes-i686.ll      |  145 +-
 llvm/test/CodeGen/X86/mixed-ptr-sizes.ll           |   24 +-
 llvm/test/CodeGen/X86/opt-pipeline.ll              |    1 +
 llvm/test/CodeGen/X86/phys-reg-local-regalloc.ll   |   15 +-
 llvm/test/CodeGen/X86/pr11415.ll                   |    7 +-
 llvm/test/CodeGen/X86/pr1489.ll                    |   51 +-
 llvm/test/CodeGen/X86/pr27591.ll                   |   12 +-
 llvm/test/CodeGen/X86/pr30430.ll                   |  128 +-
 llvm/test/CodeGen/X86/pr32241.ll                   |   28 +-
 llvm/test/CodeGen/X86/pr32284.ll                   |  309 +-
 llvm/test/CodeGen/X86/pr32340.ll                   |   58 +-
 llvm/test/CodeGen/X86/pr32345.ll                   |   85 +-
 llvm/test/CodeGen/X86/pr32451.ll                   |   31 +-
 llvm/test/CodeGen/X86/pr32484.ll                   |    4 +-
 llvm/test/CodeGen/X86/pr34592.ll                   |   75 +-
 llvm/test/CodeGen/X86/pr34653.ll                   |   82 +-
 llvm/test/CodeGen/X86/pr39733.ll                   |   16 +-
 llvm/test/CodeGen/X86/pr42452.ll                   |    8 +-
 llvm/test/CodeGen/X86/pr44749.ll                   |   30 +-
 llvm/test/CodeGen/X86/pr47000.ll                   |  139 +-
 .../X86/regalloc-fast-missing-live-out-spill.mir   |   17 +-
 llvm/test/CodeGen/X86/stack-protector-msvc.ll      |   10 +-
 .../X86/stack-protector-strong-macho-win32-xor.ll  |    5 +-
 llvm/test/CodeGen/X86/swift-return.ll              |   86 +-
 llvm/test/CodeGen/X86/swifterror.ll                |   64 +-
 llvm/test/CodeGen/X86/volatile.ll                  |   25 +-
 llvm/test/CodeGen/X86/win64_eh.ll                  |    8 +-
 llvm/test/CodeGen/X86/x86-32-intrcc.ll             |    6 +-
 llvm/test/CodeGen/X86/x86-64-intrcc.ll             |    6 +-
 llvm/test/DebugInfo/AArch64/frameindices.ll        |    2 +-
 llvm/test/DebugInfo/AArch64/prologue_end.ll        |    3 +-
 llvm/test/DebugInfo/ARM/prologue_end.ll            |    1 -
 llvm/test/DebugInfo/Mips/delay-slot.ll             |    6 +-
 llvm/test/DebugInfo/Mips/prologue_end.ll           |    4 +-
 llvm/test/DebugInfo/WebAssembly/fission-cu.ll      |  121 +
 .../test/DebugInfo/WebAssembly/fission-sections.ll |   48 +
 llvm/test/DebugInfo/X86/dbg-declare-arg.ll         |    2 +-
 llvm/test/DebugInfo/X86/fission-ranges.ll          |   32 +-
 llvm/test/DebugInfo/X86/op_deref.ll                |   10 +-
 llvm/test/DebugInfo/X86/parameters.ll              |    4 +-
 llvm/test/DebugInfo/X86/pieces-1.ll                |    2 +-
 llvm/test/DebugInfo/X86/prologue-stack.ll          |    5 +-
 llvm/test/DebugInfo/X86/reference-argument.ll      |    2 +-
 llvm/test/DebugInfo/X86/spill-indirect-nrvo.ll     |   20 +-
 llvm/test/DebugInfo/X86/sret.ll                    |   13 +-
 llvm/test/DebugInfo/X86/subreg.ll                  |    2 +-
 .../Instrumentation/AddressSanitizer/byref-args.ll |    3 +-
 .../HWAddressSanitizer/kernel-inline.ll            |    6 +-
 .../do-not-instrument-memory-access.ll             |    3 +-
 .../Instrumentation/ThreadSanitizer/tsan_basic.ll  |    2 +-
 llvm/test/MC/COFF/cgprofile.ll                     |   51 +
 .../Disassembler/PowerPC/ppc64-encoding-ISA31.txt  |   12 +
 llvm/test/MC/PowerPC/ppc64-encoding-ISA31.s        |   12 +
 llvm/test/ObjectYAML/MachO/DWARF-debug_info.yaml   |    1 -
 llvm/test/ObjectYAML/MachO/DWARF-debug_line.yaml   |   80 +-
 llvm/test/ObjectYAML/MachO/DWARF-pubsections.yaml  |   40 +-
 llvm/test/ObjectYAML/MachO/DWARF5-debug_info.yaml  |    1 -
 llvm/test/Other/new-pm-defaults.ll                 |    3 +-
 llvm/test/Other/new-pm-lto-defaults.ll             |    2 +
 llvm/test/Other/new-pm-thinlto-defaults.ll         |    3 +-
 llvm/test/Other/opt-O2-pipeline.ll                 |    7 +-
 llvm/test/Other/opt-O3-pipeline-enable-matrix.ll   |    7 +-
 llvm/test/Other/opt-O3-pipeline.ll                 |    7 +-
 llvm/test/Other/opt-Os-pipeline.ll                 |    7 +-
 llvm/test/TableGen/GlobalISelEmitter-zero-reg.td   |   42 +
 llvm/test/Transforms/Coroutines/ArgAddr.ll         |   11 +
 llvm/test/Transforms/Coroutines/coro-retcon.ll     |    1 -
 .../MSSA/2011-03-25-DSEMiscompile.ll               |    2 +-
 .../MSSA/2011-09-06-EndOfFunction.ll               |    2 +-
 .../DeadStoreElimination/MSSA/2011-09-06-MemCpy.ll |    2 +-
 .../MSSA/2016-07-17-UseAfterFree.ll                |    2 +-
 .../MSSA/OverwriteStoreBegin.ll                    |    2 +-
 .../DeadStoreElimination/MSSA/OverwriteStoreEnd.ll |    2 +-
 .../DeadStoreElimination/MSSA/PartialStore.ll      |    2 +-
 .../DeadStoreElimination/MSSA/PartialStore2.ll     |    4 +-
 .../MSSA/X86/gather-null-pointer.ll                |    2 +-
 .../MSSA/atomic-overlapping.ll                     |    2 +-
 .../DeadStoreElimination/MSSA/atomic-todo.ll       |    2 +-
 .../Transforms/DeadStoreElimination/MSSA/atomic.ll |    2 +-
 .../DeadStoreElimination/MSSA/calloc-store.ll      |    2 +-
 .../MSSA/combined-partial-overwrites.ll            |    4 +-
 .../DeadStoreElimination/MSSA/const-pointers.ll    |    2 +-
 .../Transforms/DeadStoreElimination/MSSA/crash.ll  |    2 +-
 .../DeadStoreElimination/MSSA/cs-cs-aliasing.ll    |    2 +-
 .../DeadStoreElimination/MSSA/debug-counter.ll     |    8 +-
 .../DeadStoreElimination/MSSA/debuginfo.ll         |    2 +-
 .../DeadStoreElimination/MSSA/dominate.ll          |    2 +-
 .../DeadStoreElimination/MSSA/fence-todo.ll        |    2 +-
 .../Transforms/DeadStoreElimination/MSSA/fence.ll  |    2 +-
 .../Transforms/DeadStoreElimination/MSSA/free.ll   |    2 +-
 .../DeadStoreElimination/MSSA/inst-limits.ll       |    2 +-
 .../DeadStoreElimination/MSSA/int_sideeffect.ll    |    2 +-
 .../DeadStoreElimination/MSSA/invariant.start.ll   |    2 +-
 .../MSSA/launder.invariant.group.ll                |    2 +-
 .../DeadStoreElimination/MSSA/libcalls.ll          |    2 +-
 .../DeadStoreElimination/MSSA/lifetime.ll          |    2 +-
 .../MSSA/mda-with-dbg-values.ll                    |    4 +-
 .../MSSA/memcpy-complete-overwrite.ll              |    4 +-
 .../DeadStoreElimination/MSSA/memintrinsics.ll     |    2 +-
 .../MSSA/memoryssa-scan-limit.ll                   |    8 +-
 .../DeadStoreElimination/MSSA/memset-and-memcpy.ll |    4 +-
 .../MSSA/memset-missing-debugloc.ll                |    2 +-
 .../MSSA/memset-unknown-sizes.ll                   |    2 +-
 .../MSSA/merge-stores-big-endian.ll                |    2 +-
 .../DeadStoreElimination/MSSA/merge-stores.ll      |    2 +-
 .../MSSA/multiblock-captures.ll                    |    2 +-
 .../MSSA/multiblock-exceptions.ll                  |    2 +-
 .../DeadStoreElimination/MSSA/multiblock-loops.ll  |    2 +-
 .../MSSA/multiblock-malloc-free.ll                 |    2 +-
 .../MSSA/multiblock-memintrinsics.ll               |    2 +-
 .../MSSA/multiblock-memoryphis.ll                  |    2 +-
 .../MSSA/multiblock-multipath-throwing.ll          |    2 +-
 .../MSSA/multiblock-multipath.ll                   |    2 +-
 .../MSSA/multiblock-overlap.ll                     |    4 +-
 .../MSSA/multiblock-partial.ll                     |    2 +-
 .../DeadStoreElimination/MSSA/multiblock-simple.ll |    2 +-
 .../MSSA/multiblock-throwing.ll                    |    2 +-
 .../MSSA/multiblock-unreachable.ll                 |    2 +-
 .../DeadStoreElimination/MSSA/no-targetdata.ll     |    2 +-
 .../DeadStoreElimination/MSSA/noop-stores.ll       |    4 +-
 .../DeadStoreElimination/MSSA/operand-bundles.ll   |    2 +-
 .../DeadStoreElimination/MSSA/overlap.ll           |    4 +-
 .../DeadStoreElimination/MSSA/pr11390.ll           |    2 +-
 .../pr47285-not-overwritten-on-all-exit-paths.ll   |    2 +-
 .../MSSA/simple-preservation.ll                    |    2 +-
 .../DeadStoreElimination/MSSA/simple-todo.ll       |    4 +-
 .../Transforms/DeadStoreElimination/MSSA/simple.ll |    4 +-
 .../Transforms/DeadStoreElimination/MSSA/stats.ll  |    2 +-
 .../DeadStoreElimination/MSSA/tail-byval.ll        |    2 +-
 llvm/test/Transforms/GVN/assume.ll                 |   44 +
 .../IndVarSimplify/checks_against_min_value.ll     |   89 +
 llvm/test/Transforms/InstCombine/vscale_cmp.ll     |   11 +
 .../test/Transforms/InstSimplify/ConstProp/cast.ll |   10 +-
 llvm/test/Transforms/InstSimplify/fminmax-folds.ll |   28 +-
 llvm/test/Transforms/LoopUnroll/FullUnroll.ll      |    4 +-
 .../Transforms/LoopUnrollAndJam/pragma-explicit.ll |    4 +-
 llvm/test/Transforms/MemCpyOpt/memcpy.ll           |    3 +
 .../SLPVectorizer/X86/jumbled_store_crash.ll       |   43 +-
 .../SLPVectorizer/X86/reorder_repeated_ops.ll      |    7 +-
 .../SLPVectorizer/X86/vectorize-reorder-reuse.ll   |   55 +-
 .../Inputs/aarch64_generated_funcs.ll              |   63 +
 .../aarch64_generated_funcs.ll.generated.expected  |  132 +
 ...aarch64_generated_funcs.ll.nogenerated.expected |  116 +
 .../Inputs/amdgpu_generated_funcs.ll               |   65 +
 .../amdgpu_generated_funcs.ll.generated.expected   |   94 +
 .../amdgpu_generated_funcs.ll.nogenerated.expected |   94 +
 .../Inputs/arm_generated_funcs.ll                  |   65 +
 .../arm_generated_funcs.ll.generated.expected      |  136 +
 .../arm_generated_funcs.ll.nogenerated.expected    |  136 +
 .../Inputs/hexagon_generated_funcs.ll              |   65 +
 .../hexagon_generated_funcs.ll.generated.expected  |  142 +
 ...hexagon_generated_funcs.ll.nogenerated.expected |  142 +
 .../Inputs/lanai_generated_funcs.ll                |   65 +
 .../lanai_generated_funcs.ll.generated.expected    |  137 +
 .../lanai_generated_funcs.ll.nogenerated.expected  |  137 +
 .../Inputs/mips_generated_funcs.ll                 |   65 +
 .../mips_generated_funcs.ll.generated.expected     |  150 +
 .../mips_generated_funcs.ll.nogenerated.expected   |  150 +
 .../Inputs/msp430_generated_funcs.ll               |   65 +
 .../msp430_generated_funcs.ll.generated.expected   |  147 +
 .../msp430_generated_funcs.ll.nogenerated.expected |  147 +
 .../Inputs/ppc_generated_funcs.ll                  |   65 +
 .../ppc_generated_funcs.ll.generated.expected      |  129 +
 .../ppc_generated_funcs.ll.nogenerated.expected    |  129 +
 .../Inputs/riscv_generated_funcs.ll                |   63 +
 .../riscv_generated_funcs.ll.generated.expected    |  143 +
 .../riscv_generated_funcs.ll.nogenerated.expected  |  131 +
 .../Inputs/sparc_generated_funcs.ll                |   65 +
 .../sparc_generated_funcs.ll.generated.expected    |  138 +
 .../sparc_generated_funcs.ll.nogenerated.expected  |  138 +
 .../Inputs/systemz_generated_funcs.ll              |   65 +
 .../systemz_generated_funcs.ll.generated.expected  |  127 +
 ...systemz_generated_funcs.ll.nogenerated.expected |  127 +
 .../Inputs/wasm_generated_funcs.ll                 |   65 +
 .../wasm_generated_funcs.ll.generated.expected     |  191 +
 .../wasm_generated_funcs.ll.nogenerated.expected   |  143 +
 .../Inputs/x86_generated_funcs.ll                  |   63 +
 .../x86_generated_funcs.ll.generated.expected      |  132 +
 .../x86_generated_funcs.ll.nogenerated.expected    |  115 +
 .../aarch64_generated_funcs.test                   |   17 +
 .../amdgpu_generated_funcs.test                    |   17 +
 .../arm_generated_funcs.test                       |   17 +
 .../hexagon_generated_funcs.test                   |   17 +
 .../lanai_generated_funcs.test                     |   17 +
 .../mips_generated_funcs.test                      |   17 +
 .../msp430_generated_funcs.test                    |   17 +
 .../ppc_generated_funcs.test                       |   17 +
 .../riscv_generated_funcs.test                     |   17 +
 .../sparc_generated_funcs.test                     |   17 +
 .../systemz_generated_funcs.test                   |   17 +
 .../wasm_generated_funcs.test                      |   17 +
 .../x86_generated_funcs.test                       |   17 +
 .../update_test_checks/Inputs/generated_funcs.ll   |   34 +
 .../Inputs/generated_funcs.ll.generated.expected   |   74 +
 .../Inputs/generated_funcs.ll.nogenerated.expected |   55 +
 .../update_test_checks/generated_funcs.test        |   15 +
 .../X86/verify_attr_file_indexes.yaml              |    1 -
 .../X86/verify_attr_file_indexes_no_files.yaml     |    2 -
 .../llvm-gsymutil/ARM_AArch64/fat-macho-dwarf.yaml |    2 -
 llvm/test/tools/llvm-gsymutil/X86/mach-dwarf.yaml  |    1 -
 .../MachO/Inputs/strip-all-with-dwarf.yaml         |    1 -
 llvm/test/tools/yaml2obj/ELF/DWARF/debug-line.yaml |   53 +-
 llvm/unittests/Analysis/CMakeLists.txt             |    1 +
 .../Analysis/IRSimilarityIdentifierTest.cpp        | 1177 +++++
 llvm/unittests/Analysis/ScalarEvolutionTest.cpp    |   45 +
 .../DebugInfo/DWARF/DWARFDebugLineTest.cpp         |   23 +-
 llvm/unittests/Support/TargetParserTest.cpp        |    8 +-
 llvm/utils/TableGen/CodeGenTarget.cpp              |    5 +
 llvm/utils/TableGen/CodeGenTarget.h                |    3 +
 llvm/utils/TableGen/GlobalISelEmitter.cpp          |   32 +-
 llvm/utils/UpdateTestChecks/asm.py                 |    9 +-
 llvm/utils/UpdateTestChecks/common.py              |   84 +-
 llvm/utils/emacs/llvm-mode.el                      |    4 +-
 llvm/utils/gn/secondary/llvm/lib/Analysis/BUILD.gn |    1 +
 .../gn/secondary/llvm/unittests/Analysis/BUILD.gn  |    1 +
 llvm/utils/update_cc_test_checks.py                |  117 +-
 llvm/utils/update_llc_test_checks.py               |   92 +-
 llvm/utils/update_test_checks.py                   |  102 +-
 mlir/docs/Dialects/Linalg.md                       |   81 +-
 mlir/docs/OpDefinitions.md                         |   16 +
 mlir/include/mlir/Dialect/Linalg/IR/LinalgOps.h    |    6 +-
 .../mlir/Dialect/Linalg/IR/LinalgStructuredOps.td  |   20 +-
 .../Linalg/IR/LinalgStructuredOpsInterface.td      |   76 +-
 mlir/include/mlir/Dialect/Linalg/IR/LinalgTraits.h |   74 +
 mlir/include/mlir/Dialect/OpenACC/OpenACCOps.td    |   16 +-
 mlir/include/mlir/Dialect/Shape/IR/ShapeBase.td    |    2 -
 mlir/include/mlir/Dialect/Shape/IR/ShapeOps.td     |   26 +
 mlir/include/mlir/IR/OpBase.td                     |    6 +-
 mlir/include/mlir/TableGen/OpClass.h               |  297 +-
 .../Dialect/Linalg/CPU/test-conv-1d-call.mlir      |    3 +-
 .../Dialect/Linalg/CPU/test-conv-1d-ncw-call.mlir  |    3 +-
 .../Dialect/Linalg/CPU/test-conv-1d-nwc-call.mlir  |    3 +-
 .../Dialect/Linalg/CPU/test-conv-2d-call.mlir      |    3 +-
 .../Dialect/Linalg/CPU/test-conv-2d-nchw-call.mlir |    3 +-
 .../Dialect/Linalg/CPU/test-conv-2d-nhwc-call.mlir |    3 +-
 .../Dialect/Linalg/CPU/test-conv-3d-call.mlir      |    3 +-
 .../Linalg/CPU/test-conv-3d-ncdhw-call.mlir        |    3 +-
 .../Linalg/CPU/test-conv-3d-ndhwc-call.mlir        |    3 +-
 .../StandardToSPIRV/ConvertStandardToSPIRV.cpp     |   19 +-
 mlir/lib/Dialect/Linalg/IR/LinalgOps.cpp           |  258 +-
 mlir/lib/Dialect/Linalg/IR/LinalgTypes.cpp         |    3 +
 mlir/lib/Dialect/OpenACC/IR/OpenACC.cpp            |  150 +-
 .../SPIRV/Serialization/TranslateRegistration.cpp  |    7 +-
 mlir/lib/Dialect/Shape/IR/Shape.cpp                |    8 +
 mlir/lib/TableGen/OpClass.cpp                      |  207 +-
 .../LinalgToVector/linalg-to-vector.mlir           |    3 +-
 .../StandardToSPIRV/std-ops-to-spirv.mlir          |    9 +
 mlir/test/Dialect/Linalg/affine.mlir               |    6 +-
 mlir/test/Dialect/Linalg/canonicalize.mlir         |    5 +-
 mlir/test/Dialect/Linalg/fold-affine-min-scf.mlir  |    3 +-
 mlir/test/Dialect/Linalg/fusion-2-level.mlir       |    6 +-
 mlir/test/Dialect/Linalg/fusion.mlir               |  176 +-
 mlir/test/Dialect/Linalg/invalid.mlir              |   59 +-
 mlir/test/Dialect/Linalg/loops.mlir                |   27 +-
 mlir/test/Dialect/Linalg/promote.mlir              |   26 +-
 mlir/test/Dialect/Linalg/promotion_options.mlir    |    7 +-
 mlir/test/Dialect/Linalg/roundtrip.mlir            |   64 +-
 mlir/test/Dialect/Linalg/standard.mlir             |    6 +-
 mlir/test/Dialect/Linalg/tile-and-distribute.mlir  |   42 +-
 mlir/test/Dialect/Linalg/tile.mlir                 |   77 +-
 mlir/test/Dialect/Linalg/tile_parallel_reduce.mlir |   10 +-
 .../transform-patterns-matmul-to-vector.mlir       |   24 +-
 mlir/test/Dialect/Linalg/transform-patterns.mlir   |   97 +-
 mlir/test/Dialect/OpenACC/ops.mlir                 |  169 +-
 mlir/test/Dialect/Shape/canonicalize.mlir          |   24 +
 mlir/test/Dialect/Shape/ops.mlir                   |    6 +-
 mlir/test/IR/slice.mlir                            |    6 +-
 mlir/test/lib/Dialect/Test/TestDialect.cpp         |   27 +
 mlir/test/lib/Dialect/Test/TestOps.td              |   21 +-
 .../mlir-cpu-runner/linalg_integration_test.mlir   |    6 +-
 .../mlir-linalg-ods-gen/test-linalg-ods-gen.tc     |   18 +-
 mlir/test/mlir-tblgen/op-attribute.td              |    6 +-
 mlir/test/mlir-tblgen/op-format-spec.td            |   60 +-
 mlir/test/mlir-tblgen/op-format.mlir               |    6 +
 mlir/test/mlir-tblgen/op-result.td                 |    2 +-
 .../mlir-linalg-ods-gen/mlir-linalg-ods-gen.cpp    |   81 +-
 mlir/tools/mlir-tblgen/OpDefinitionsGen.cpp        |  593 ++-
 mlir/tools/mlir-tblgen/OpFormatGen.cpp             |  151 +-
 openmp/libomptarget/plugins/CMakeLists.txt         |    1 -
 polly/lib/CodeGen/IslExprBuilder.cpp               |    4 +-
 635 files changed, 27395 insertions(+), 13580 deletions(-)
 create mode 100644 clang-tools-extra/clangd/quality/CompletionModel.cmake
 create mode 100644 clang-tools-extra/clangd/quality/CompletionModelCodegen.py
 create mode 100644 clang-tools-extra/clangd/quality/README.md
 create mode 100644 clang-tools-extra/clangd/quality/model/features.json
 create mode 100644 clang-tools-extra/clangd/quality/model/forest.json
 create mode 100644 clang-tools-extra/clangd/unittests/DecisionForestTests.cpp
 create mode 100644 clang-tools-extra/clangd/unittests/decision_forest_model/Catego [...]
 create mode 100644 clang-tools-extra/clangd/unittests/decision_forest_model/features.json
 create mode 100644 clang-tools-extra/clangd/unittests/decision_forest_model/forest.json
 create mode 100644 clang/test/SemaObjCXX/builtin-objcsuper.mm
 create mode 100644 clang/test/utils/update_cc_test_checks/Inputs/generated-funcs.c
 create mode 100644 clang/test/utils/update_cc_test_checks/Inputs/generated-funcs.c [...]
 create mode 100644 clang/test/utils/update_cc_test_checks/Inputs/generated-funcs.c [...]
 create mode 100644 clang/test/utils/update_cc_test_checks/generated-funcs.test
 copy compiler-rt/test/lsan/TestCases/{use_registers.cpp => use_registers_extra.cpp} (75%)
 create mode 100644 flang/test/Preprocessing/assert.F90
 create mode 100644 libc/src/math/hypotf.cpp
 create mode 100644 libc/src/math/hypotf.h
 create mode 100644 libc/test/src/math/hypotf_test.cpp
 create mode 100644 llvm/include/llvm/Analysis/IRSimilarityIdentifier.h
 create mode 100644 llvm/lib/Analysis/IRSimilarityIdentifier.cpp
 create mode 100644 llvm/test/Analysis/ScalarEvolution/max-backedge-taken-count-gua [...]
 create mode 100644 llvm/test/CodeGen/AArch64/arm64-assert-zext-sext.ll
 create mode 100644 llvm/test/CodeGen/AArch64/jump-table-duplicate.mir
 create mode 100644 llvm/test/CodeGen/AArch64/sve-fixed-length-fp-select.ll
 create mode 100644 llvm/test/CodeGen/AArch64/sve-fixed-length-int-select.ll
 create mode 100644 llvm/test/CodeGen/AMDGPU/fast-ra-kills-vcc.mir
 create mode 100644 llvm/test/CodeGen/AMDGPU/fastregalloc-illegal-subreg-physreg.mir
 delete mode 100644 llvm/test/CodeGen/AMDGPU/sgpr-copy-cse.ll
 create mode 100644 llvm/test/CodeGen/AMDGPU/unexpected-reg-unit-state.mir
 create mode 100644 llvm/test/CodeGen/PowerPC/spill-nor0.mir
 create mode 100644 llvm/test/CodeGen/RISCV/shadowcallstack.ll
 create mode 100644 llvm/test/CodeGen/X86/bug47278-eflags-error.mir
 create mode 100644 llvm/test/CodeGen/X86/bug47278.mir
 create mode 100644 llvm/test/CodeGen/X86/callbr-asm-phi-placement.ll
 create mode 100644 llvm/test/DebugInfo/WebAssembly/fission-cu.ll
 create mode 100644 llvm/test/DebugInfo/WebAssembly/fission-sections.ll
 create mode 100644 llvm/test/MC/COFF/cgprofile.ll
 create mode 100644 llvm/test/TableGen/GlobalISelEmitter-zero-reg.td
 create mode 100644 llvm/test/Transforms/GVN/assume.ll
 create mode 100644 llvm/test/Transforms/IndVarSimplify/checks_against_min_value.ll
 create mode 100644 llvm/test/Transforms/InstCombine/vscale_cmp.ll
 create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...]
 create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...]
 create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...]
 create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...]
 create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...]
 create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...]
 create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...]
 create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...]
 create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...]
 create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...]
 create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...]
 create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...]
 create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...]
 create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...]
 create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...]
 create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...]
 create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...]
 create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...]
 create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...]
 create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...]
 create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...]
 create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...]
 create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...]
 create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...]
 create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...]
 create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...]
 create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...]
 create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...]
 create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...]
 create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...]
 create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...]
 create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...]
 create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...]
 create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...]
 create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...]
 create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...]
 create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...]
 create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...]
 create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...]
 create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/aarch64 [...]
 create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/amdgpu_ [...]
 create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/arm_gen [...]
 create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/hexagon [...]
 create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/lanai_g [...]
 create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/mips_ge [...]
 create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/msp430_ [...]
 create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/ppc_gen [...]
 create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/riscv_g [...]
 create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/sparc_g [...]
 create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/systemz [...]
 create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/wasm_ge [...]
 create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/x86_gen [...]
 create mode 100644 llvm/test/tools/UpdateTestChecks/update_test_checks/Inputs/gene [...]
 create mode 100644 llvm/test/tools/UpdateTestChecks/update_test_checks/Inputs/gene [...]
 create mode 100644 llvm/test/tools/UpdateTestChecks/update_test_checks/Inputs/gene [...]
 create mode 100644 llvm/test/tools/UpdateTestChecks/update_test_checks/generated_f [...]
 create mode 100644 llvm/unittests/Analysis/IRSimilarityIdentifierTest.cpp
-- 
To stop receiving notification emails like this one, please contact
the administrator of this repository.

2025

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

[Tcwg-commits] [toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-next-allmodconfig updated (48a23bccf37 -> 2b1cb6d54a3)