This is an automated email from the git hooks/post-receive script.
git pushed a change to branch master in repository llvm.
from 29369e8ff65 ARM: align loops to 4 bytes on Cortex-M3 and Cortex-M4. new f16b31b11ec Fix unused variable warning. NFCI. new 739dc6b5f9e AMDGPU: Fix some outdated datalayouts in tests new 21339d63b93 DAG: Fix expansion of unaligned FP loads and stores new 809cc972c8f AMDGPU: Fix not preserving alignent in call setups new d76926a9bab [MC/Dwarf] Unclamp DWARF linetables format on Darwin. new a8d062c8185 [ARM] Fix FixConst for ARMCodeGenPrepare new 94436041e4a [ARM] Allow truncs as sources in ARM CGP new 7cc8ebdc134 [InstCombine] reorder folds to reduce chance of infinite loops new 92cf743ad67 Renovate CMake files in the `llvm-(cfi-verify|exegesis|mca) [...] new 84c594f3870 [InstCombine] remove checks for IsFreeToInvert() new aa4f97a256d [cmake] Fix a unittest when `LLVM_LINK_LLVM_DYLIB` is requested.
The 11 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: lib/CodeGen/SelectionDAG/TargetLowering.cpp | 10 ++-- lib/DebugInfo/DWARF/DWARFUnitIndex.cpp | 2 +- lib/MC/MCDwarf.cpp | 8 +-- lib/Target/AMDGPU/SIISelLowering.cpp | 8 ++- lib/Target/ARM/ARMCodeGenPrepare.cpp | 65 +++++++++------------- lib/Transforms/InstCombine/InstCombineSelect.cpp | 38 ++++++------- test/CodeGen/AMDGPU/call-argument-types.ll | 50 +++++++++++++++++ test/CodeGen/AMDGPU/cgp-addressing-modes.ll | 2 +- .../force-alwaysinline-lds-global-address.ll | 2 +- test/CodeGen/AMDGPU/image-schedule.ll | 5 +- .../AMDGPU/memory-legalizer-atomic-insert-end.mir | 6 -- ...galizer-multiple-mem-operands-nontemporal-1.mir | 4 -- ...galizer-multiple-mem-operands-nontemporal-2.mir | 24 -------- test/CodeGen/AMDGPU/optimize-if-exec-masking.mir | 2 - test/CodeGen/AMDGPU/unaligned-load-store.ll | 64 +++++++++++++++++++++ test/CodeGen/ARM/arm-cgp-casts.ll | 1 - test/CodeGen/ARM/arm-cgp-icmps.ll | 11 +++- test/CodeGen/Generic/dwarf-md5.ll | 3 - test/CodeGen/Generic/dwarf-source.ll | 3 - test/DebugInfo/X86/nodebug.ll | 2 +- .../X86/stmt-list-multiple-compile-units.ll | 6 +- test/MC/MachO/file.s | 8 +-- test/MC/MachO/gen-dwarf.s | 2 +- test/MC/MachO/loc.s | 12 ++-- .../IndVarSimplify/AMDGPU/no-widen-to-i64.ll | 2 +- .../LoadStoreVectorizer/AMDGPU/aa-metadata.ll | 2 +- .../AMDGPU/adjust-alloca-alignment.ll | 5 +- .../LoadStoreVectorizer/AMDGPU/complex-index.ll | 2 + .../LoadStoreVectorizer/AMDGPU/extended-index.ll | 2 +- .../LoadStoreVectorizer/AMDGPU/gep-bitcast.ll | 2 + .../LoadStoreVectorizer/AMDGPU/insertion-point.ll | 2 +- .../AMDGPU/interleaved-mayalias-store.ll | 2 +- .../LoadStoreVectorizer/AMDGPU/invariant-load.ll | 2 +- .../AMDGPU/merge-stores-private.ll | 1 + .../LoadStoreVectorizer/AMDGPU/merge-stores.ll | 2 +- .../LoadStoreVectorizer/AMDGPU/merge-vectors.ll | 2 +- .../AMDGPU/missing-alignment.ll | 2 + .../LoadStoreVectorizer/AMDGPU/multiple_tails.ll | 2 +- .../AMDGPU/no-implicit-float.ll | 2 + .../LoadStoreVectorizer/AMDGPU/optnone.ll | 2 + .../LoadStoreVectorizer/AMDGPU/pointer-elements.ll | 2 +- .../LoadStoreVectorizer/AMDGPU/selects.ll | 2 +- .../AMDGPU/store_with_aliasing_load.ll | 2 + .../AMDGPU/weird-type-accesses.ll | 2 + .../LoopStrengthReduce/AMDGPU/atomics.ll | 2 +- .../different-addrspace-addressing-mode-loops.ll | 2 +- .../AMDGPU/lsr-postinc-pos-addrspace.ll | 2 +- .../AMDGPU/preserve-addrspace-assert.ll | 2 +- tools/llvm-cfi-verify/lib/CMakeLists.txt | 11 ++-- tools/llvm-exegesis/lib/AArch64/CMakeLists.txt | 12 ++-- tools/llvm-exegesis/lib/CMakeLists.txt | 23 ++++---- tools/llvm-exegesis/lib/X86/CMakeLists.txt | 12 ++-- tools/llvm-mca/lib/CMakeLists.txt | 12 ++-- unittests/Passes/CMakeLists.txt | 10 ++-- 54 files changed, 266 insertions(+), 202 deletions(-)