This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master in repository llvm.
from e01c44e [X86][AVX2] Ensure on 32-bit targets that we broadcast f64 ty [...] new 39b3d8a [mips] Preparatory work for a generic scheduler
The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: lib/Target/Mips/MicroMips32r6InstrInfo.td | 407 ++++++++++++++++++------------ lib/Target/Mips/MicroMips64r6InstrInfo.td | 63 +++-- lib/Target/Mips/MicroMipsInstrInfo.td | 215 ++++++++-------- lib/Target/Mips/Mips16ISelDAGToDAG.cpp | 7 +- lib/Target/Mips/Mips32r6InstrInfo.td | 127 ++++++---- lib/Target/Mips/Mips64InstrInfo.td | 37 +-- lib/Target/Mips/Mips64r6InstrInfo.td | 5 +- lib/Target/Mips/MipsSchedule.td | 65 ++++- test/CodeGen/Mips/llvm-ir/add.ll | 12 +- test/CodeGen/Mips/llvm-ir/and.ll | 12 +- test/CodeGen/Mips/llvm-ir/ashr.ll | 12 +- test/CodeGen/Mips/llvm-ir/lshr.ll | 12 +- test/CodeGen/Mips/llvm-ir/mul.ll | 2 +- test/CodeGen/Mips/llvm-ir/not.ll | 12 +- test/CodeGen/Mips/llvm-ir/or.ll | 12 +- test/CodeGen/Mips/llvm-ir/sdiv.ll | 2 +- test/CodeGen/Mips/llvm-ir/select-int.ll | 10 +- test/CodeGen/Mips/llvm-ir/shl.ll | 12 +- test/CodeGen/Mips/llvm-ir/srem.ll | 2 +- test/CodeGen/Mips/llvm-ir/sub.ll | 10 +- test/CodeGen/Mips/llvm-ir/udiv.ll | 2 +- test/CodeGen/Mips/llvm-ir/urem.ll | 2 +- test/CodeGen/Mips/llvm-ir/xor.ll | 12 +- 23 files changed, 629 insertions(+), 423 deletions(-)