This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu_cross_build/master-aarch64 in repository toolchain/ci/gcc.
from 787d66eb6c5 c++: default mem-init of array [PR103946] adds 51d464b608b c++, match.pd: Evaluate in constant evaluation comparisons [...] new fad14a028f3 x86_64: Improve (interunit) moves from TImode to V1TImode.
The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: gcc/config/i386/i386-expand.c | 17 ++++++++++ gcc/cp/constexpr.c | 41 +++++++++++++++++++++++++ gcc/match.pd | 5 +++ gcc/testsuite/g++.dg/cpp1y/constexpr-89074-2.C | 19 ++++++++++++ gcc/testsuite/g++.dg/cpp1z/constexpr-89074-1.C | 26 ++++++++++++++++ gcc/testsuite/gcc.target/i386/sse2-v1ti-mov-1.c | 11 +++++++ gcc/testsuite/gcc.target/i386/sse2-v1ti-zext.c | 16 ++++++++++ 7 files changed, 135 insertions(+) create mode 100644 gcc/testsuite/g++.dg/cpp1y/constexpr-89074-2.C create mode 100644 gcc/testsuite/g++.dg/cpp1z/constexpr-89074-1.C create mode 100644 gcc/testsuite/gcc.target/i386/sse2-v1ti-mov-1.c create mode 100644 gcc/testsuite/gcc.target/i386/sse2-v1ti-zext.c