This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master in repository gcc.
from f9355dee93f [ARM][GCC][5/2x]: MVE intrinsics with binary operands. new 0dad5b33687 [ARM][GCC][1/3x]: MVE intrinsics with ternary operands.
The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: gcc/ChangeLog | 129 +++++ gcc/config/arm/arm-builtins.c | 90 ++++ gcc/config/arm/arm_mve.h | 449 +++++++++++++++- gcc/config/arm/arm_mve_builtins.def | 564 +++++++++++---------- gcc/config/arm/mve.md | 187 ++++++- gcc/testsuite/ChangeLog | 39 ++ .../gcc.target/arm/mve/intrinsics/vabavq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vabavq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vabavq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vabavq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vabavq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vabavq_u8.c | 22 + .../intrinsics/{vctp16q_m.c => vbicq_m_n_s16.c} | 14 +- .../intrinsics/{vctp64q_m.c => vbicq_m_n_s32.c} | 14 +- .../intrinsics/{vctp16q_m.c => vbicq_m_n_u16.c} | 14 +- .../intrinsics/{vctp16q_m.c => vbicq_m_n_u32.c} | 14 +- .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_f16.c | 23 + .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_f32.c | 23 + .../arm/mve/intrinsics/vcvtaq_m_s16_f16.c | 23 + .../arm/mve/intrinsics/vcvtaq_m_s32_f32.c | 23 + .../arm/mve/intrinsics/vcvtaq_m_u16_f16.c | 23 + .../arm/mve/intrinsics/vcvtaq_m_u32_f32.c | 23 + .../arm/mve/intrinsics/vcvtq_m_f16_s16.c | 23 + .../arm/mve/intrinsics/vcvtq_m_f16_u16.c | 23 + .../arm/mve/intrinsics/vcvtq_m_f32_s32.c | 23 + .../arm/mve/intrinsics/vcvtq_m_f32_u32.c | 23 + .../{vmovnbq_s16.c => vqrshrnbq_n_s16.c} | 8 +- .../{vmovnbq_s32.c => vqrshrnbq_n_s32.c} | 8 +- .../{vmovnbq_u16.c => vqrshrnbq_n_u16.c} | 8 +- .../{vmovnbq_u32.c => vqrshrnbq_n_u32.c} | 8 +- .../{vqmovunbq_s16.c => vqrshrunbq_n_s16.c} | 8 +- .../{vqmovunbq_s32.c => vqrshrunbq_n_s32.c} | 8 +- .../arm/mve/intrinsics/vrmlaldavhaq_s32.c | 22 + .../arm/mve/intrinsics/vrmlaldavhaq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlcq_s16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlcq_s32.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlcq_s8.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlcq_u16.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlcq_u32.c | 22 + .../gcc.target/arm/mve/intrinsics/vshlcq_u8.c | 22 + 40 files changed, 1753 insertions(+), 347 deletions(-) create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_u8.c copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vctp16q_m.c => vbicq_m_n_s16.c} (57%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vctp64q_m.c => vbicq_m_n_s32.c} (57%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vctp16q_m.c => vbicq_m_n_u16.c} (57%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vctp16q_m.c => vbicq_m_n_u32.c} (57%) create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_m_s16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_m_s32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_m_u16_f16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtaq_m_u32_f32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_f16_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_f16_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_f32_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcvtq_m_f32_u32.c copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmovnbq_s16.c => vqrshrnbq_n_s16 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmovnbq_s32.c => vqrshrnbq_n_s32 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmovnbq_u16.c => vqrshrnbq_n_u16 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vmovnbq_u32.c => vqrshrnbq_n_u32 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vqmovunbq_s16.c => vqrshrunbq_n_ [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vqmovunbq_s32.c => vqrshrunbq_n_ [...] create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhaq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vrmlaldavhaq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlcq_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlcq_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlcq_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlcq_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlcq_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vshlcq_u8.c