This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master in repository glibc.
from f94446c38f elf: Do not set invalid tunables values new ecb1e7220d powerpc: Do not raise exception traps for fesetexcept/fesete [...] new 47a9eeb9ba i686: Do not raise exception traps on fesetexcept (BZ 30989) new 787282dede x86: Do not raises floating-point exception traps on fesetex [...] new e55599e028 manual: Clarify undefined behavior of feenableexcept (BZ 31019) new 802aef27b2 riscv: Fix feenvupdate with FE_DFL_ENV (BZ 31022) new 80a40a9e14 alpha: Fix fesetexceptflag (BZ 30998) new d082930272 hppa: Fix undefined behaviour in feclearexcept (BZ 30983)
The 7 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: manual/arith.texi | 6 + math/test-fenv.c | 131 +++++++++++++++++++-- math/test-fesetexcept-traps.c | 48 ++++++-- math/test-fexcept-traps.c | 37 ++++-- sysdeps/alpha/fpu/fsetexcptflg.c | 2 +- sysdeps/hppa/fpu/fclrexcpt.c | 2 +- sysdeps/i386/fpu/fesetexcept.c | 46 +++++++- sysdeps/i386/fpu/fsetexcptflg.c | 63 ++++++---- .../{powerpc => i386}/fpu/math-tests-trap-force.h | 16 +-- sysdeps/powerpc/fpu/fesetexcept.c | 5 + sysdeps/powerpc/fpu/fsetexcptflg.c | 9 +- sysdeps/riscv/rvf/fenv_private.h | 8 +- sysdeps/x86/fpu/test-fenv-sse-2.c | 23 +--- sysdeps/x86_64/fpu/fsetexcptflg.c | 24 ++-- 14 files changed, 325 insertions(+), 95 deletions(-) copy sysdeps/{powerpc => i386}/fpu/math-tests-trap-force.h (68%)