This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-next-defconfig in repository toolchain/ci/llvm-project.
from 98661d02210 Abbreviation declarations are required to have non-null tags. adds 6867b1f7de1 [tests] Add a test for constexpr mask as requested in D57372 adds 8d92b8e905e [ConstantRange] Try to fix compiler warnings; NFC adds 052d1b7b66a [InstCombine] add tests for logic of NaN fcmps; NFC adds 44b476c141c [OpenMP] Remove deprecated taskq adds 5af1c22d0b3 [OpenMP] Add missing parenthesis in Perl module adds 614b1bea97d [ValueTracking] Use ConstantRange overflow checks for unsig [...] adds 177301f0482 [CUDA][Windows] Partial fix for bug 38811 (Step 2 of 3) adds d33e62c826c [X86][SSE] Fold scalar_to_vector(i64 anyext(x)) -> bitcast( [...] adds 68a2e4d48be [SimplifyDemandedVec] Strengthen handling all undef lanes ( [...] adds af856db9619 [X86] Strip the SAE bit from the rounding mode passed to th [...] adds 0bb9b5b481b [CMake] Fix broken uses of `try_compile_only()` and improve [...] adds 9db9b1a1750 [coroutines][PR40978] Emit error for co_yield within catch block adds 5ac90b8ba1b [CMake] Correct CMake message mode adds 989ec59c9f0 AMDGPU: Fix a SIAnnotateControlFlow issue when there are mu [...] adds 1a26144ff5a [AArch64] Turn BIC immediate creation into a DAG combine adds b6e376ddfa1 [X86] Promote i8 CMOV's (PR40965) adds 9f377906088 [X86] X86ISelLowering::combineSextInRegCmov(): also handle [...] adds 6622732d9ab [OpenMP] Fix OMPT cancellation test for GOMP adds 68d9a60573f [ARM] Add MachineVerifier logic for some Thumb1 instructions. adds 3739a208757 [GlobalISel] Allow MachineIRBuilder to build subregister copies. adds 6a9c2f4f988 [TimePasses] allow -time-passes reporting into a custom stream adds 3dea5480170 gn build: Add missing dependency to check-clang target. adds 49e978f780a hello, clang adds a61641ef400 [analyzer] Teach scan-build to find clang when installed in [...] adds 7097e83dab7 [GlobalISel] Make isel verification checks of vregs run und [...] adds 632c217921c [WebAssembly] Error on R_WASM_MEMORY_ADDR relocations again [...] adds 769b73738d7 [TSan][libdispatch] Configure libdispatch lit tests adds a957f47e0a3 [ADT] Make SmallVector emplace_back return a reference adds a41250c7be5 [WebAssembly] Irreducible control flow rewrite adds c51470e7ef1 gn build: Merge r356305. adds b47a18cd4be [WebAssembly] Method order change in LateEHPrepare (NFC) adds 66ce419468c [WebAssembly] Make rethrow take an except_ref type argument adds 7e66a50bb40 [WebAssembly] Use rethrow intrinsic in the rethrow block adds f962485adad [analyzer] ConditionBRVisitor: Remove GDM checking adds 0fe67a61cd4 [analyzer] ConditionBRVisitor: Unknown condition evaluation [...] adds e282b30c58e Revert "[analyzer] ConditionBRVisitor: Unknown condition ev [...] adds 17c8ca8f1ff Revert "[analyzer] ConditionBRVisitor: Remove GDM checking" adds cf0b4e32eb8 [analyzer] ConditionBRVisitor: Remove GDM checking adds 9ea2f9079d0 [analyzer] ConditionBRVisitor: Unknown condition evaluation [...] adds 0f472e1d01d [X86] Add SimplifyDemandedBitsForTargetNode support for PEX [...] new f2c53b5d6c5 [X86][SSE] Constant fold PEXTRB/PEXTRW/EXTRACT_VECTOR_ELT nodes. new 6db6b56a5c8 [BPF] Add BTF Var and DataSec Support
The 2 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: clang/include/clang/Basic/BuiltinsWebAssembly.def | 2 +- clang/include/clang/Basic/DiagnosticSemaKinds.td | 2 + clang/include/clang/Sema/Scope.h | 3 + .../Core/PathSensitive/ConstraintManager.h | 3 + .../StaticAnalyzer/Core/PathSensitive/CoreEngine.h | 2 +- .../Core/PathSensitive/ProgramState.h | 8 +- .../Core/PathSensitive/SMTConstraintManager.h | 5 + clang/lib/CodeGen/CGBuiltin.cpp | 4 +- clang/lib/CodeGen/CGException.cpp | 4 +- clang/lib/Headers/__clang_cuda_device_functions.h | 20 +- .../lib/Headers/__clang_cuda_libdevice_declares.h | 2 +- clang/lib/Parse/ParseStmt.cpp | 8 +- clang/lib/Sema/Scope.cpp | 4 +- clang/lib/Sema/SemaCoroutine.cpp | 64 +- .../StaticAnalyzer/Core/BugReporterVisitors.cpp | 24 +- .../StaticAnalyzer/Core/RangeConstraintManager.cpp | 5 + clang/test/Analysis/diagnostics/macros.cpp | 3 +- clang/test/Analysis/uninit-vals.m | 11 +- clang/test/CodeGen/builtins-wasm.c | 8 +- clang/test/CodeGenCXX/wasm-eh.cpp | 10 +- clang/test/SemaCXX/coroutines.cpp | 63 +- clang/tools/scan-build/bin/scan-build | 23 +- compiler-rt/cmake/Modules/BuiltinTests.cmake | 36 +- .../cmake/Modules/CompilerRTDarwinUtils.cmake | 2 +- compiler-rt/cmake/Modules/CompilerRTUtils.cmake | 2 +- compiler-rt/test/tsan/libdispatch/lit.local.cfg | 7 +- lld/test/wasm/shared.ll | 24 +- lld/test/wasm/undefined-data.ll | 16 + lld/wasm/Writer.cpp | 66 +- llvm/cmake/modules/AddLLVM.cmake | 2 +- llvm/include/llvm/ADT/SmallVector.h | 4 +- .../llvm/CodeGen/GlobalISel/MachineIRBuilder.h | 3 +- llvm/include/llvm/IR/IntrinsicsWebAssembly.td | 2 +- llvm/include/llvm/IR/PassTimingInfo.h | 16 +- .../include/llvm/Passes/StandardInstrumentations.h | 2 + llvm/lib/Analysis/ValueTracking.cpp | 46 +- llvm/lib/CodeGen/GlobalISel/InstructionSelect.cpp | 8 +- llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp | 10 +- .../CodeGen/SelectionDAG/SelectionDAGBuilder.cpp | 14 + llvm/lib/CodeGen/WasmEHPrepare.cpp | 55 +- llvm/lib/IR/PassTimingInfo.cpp | 11 +- llvm/lib/IR/Verifier.cpp | 3 +- llvm/lib/Target/AArch64/AArch64ISelLowering.cpp | 87 +- llvm/lib/Target/AArch64/AArch64ISelLowering.h | 1 - .../Target/AArch64/AArch64InstructionSelector.cpp | 59 +- llvm/lib/Target/AMDGPU/SIAnnotateControlFlow.cpp | 13 +- llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp | 25 + llvm/lib/Target/BPF/BTF.def | 2 + llvm/lib/Target/BPF/BTF.h | 28 +- llvm/lib/Target/BPF/BTFDebug.cpp | 164 +- llvm/lib/Target/BPF/BTFDebug.h | 55 +- .../WebAssemblyFixIrreducibleControlFlow.cpp | 525 ++--- .../Target/WebAssembly/WebAssemblyInstrControl.td | 8 +- .../WebAssembly/WebAssemblyLateEHPrepare.cpp | 95 +- .../X86/InstPrinter/X86InstPrinterCommon.cpp | 20 +- llvm/lib/Target/X86/X86ISelLowering.cpp | 218 ++- llvm/lib/Target/X86/X86InstrAVX512.td | 60 +- .../Transforms/InstCombine/InstCombineCalls.cpp | 3 +- .../InstCombine/InstCombineSimplifyDemanded.cpp | 20 +- .../InstCombine/InstructionCombining.cpp | 13 + llvm/test/CodeGen/AArch64/sadd_sat.ll | 13 +- llvm/test/CodeGen/AArch64/sadd_sat_vec.ll | 337 ++-- llvm/test/CodeGen/AArch64/sat-add.ll | 16 - llvm/test/CodeGen/AArch64/ssub_sat.ll | 13 +- llvm/test/CodeGen/AArch64/ssub_sat_vec.ll | 355 ++-- llvm/test/CodeGen/AArch64/uadd_sat_vec.ll | 7 - .../AMDGPU/si-annotatecfg-multiple-backedges.ll | 61 + llvm/test/CodeGen/ARM/machine-verifier.mir | 22 + .../CodeGen/BPF/BTF/global-var-sec-readonly.ll | 73 + llvm/test/CodeGen/BPF/BTF/global-var-sec.ll | 69 + .../{static-var.ll => static-var-inited-sec.ll} | 45 +- .../BTF/{static-var.ll => static-var-inited.ll} | 45 +- .../{static-var.ll => static-var-readonly-sec.ll} | 111 +- .../BTF/{static-var.ll => static-var-readonly.ll} | 111 +- .../BPF/BTF/{static-var.ll => static-var-sec.ll} | 45 +- .../CodeGen/BPF/BTF/static-var-zerolen-array.ll | 142 ++ llvm/test/CodeGen/BPF/BTF/static-var.ll | 37 +- llvm/test/CodeGen/WebAssembly/cfg-stackify-eh.ll | 22 +- llvm/test/CodeGen/WebAssembly/exception.ll | 25 +- .../CodeGen/WebAssembly/irreducible-cfg-nested.ll | 63 - .../CodeGen/WebAssembly/irreducible-cfg-nested2.ll | 39 - llvm/test/CodeGen/WebAssembly/irreducible-cfg.ll | 103 +- llvm/test/CodeGen/WebAssembly/wasmehprepare.ll | 39 +- .../CodeGen/X86/8bit_cmov_of_trunc_promotion.ll | 310 +-- .../CodeGen/X86/bitcast-int-to-vector-bool-sext.ll | 21 +- .../CodeGen/X86/bitcast-int-to-vector-bool-zext.ll | 21 +- .../test/CodeGen/X86/bitcast-int-to-vector-bool.ll | 9 +- llvm/test/CodeGen/X86/cmov-promotion.ll | 54 +- llvm/test/CodeGen/X86/cmov.ll | 27 +- llvm/test/CodeGen/X86/cmovcmov.ll | 23 +- llvm/test/CodeGen/X86/copy-eflags.ll | 37 +- .../CodeGen/X86/fast-isel-select-pseudo-cmov.ll | 40 +- llvm/test/CodeGen/X86/fshl.ll | 12 +- llvm/test/CodeGen/X86/fshr.ll | 12 +- llvm/test/CodeGen/X86/i386-shrink-wrapping.ll | 38 +- llvm/test/CodeGen/X86/known-signbits-vector.ll | 3 +- llvm/test/CodeGen/X86/midpoint-int.ll | 85 +- llvm/test/CodeGen/X86/pr34177.ll | 20 +- llvm/test/CodeGen/X86/pr5145.ll | 64 +- llvm/test/CodeGen/X86/sadd_sat.ll | 32 +- llvm/test/CodeGen/X86/sadd_sat_vec.ll | 22 +- llvm/test/CodeGen/X86/sat-add.ll | 67 +- llvm/test/CodeGen/X86/select.ll | 33 +- llvm/test/CodeGen/X86/select_const.ll | 9 +- llvm/test/CodeGen/X86/ssub_sat.ll | 32 +- llvm/test/CodeGen/X86/ssub_sat_vec.ll | 22 +- llvm/test/CodeGen/X86/uadd_sat.ll | 24 +- llvm/test/CodeGen/X86/uadd_sat_vec.ll | 16 +- llvm/test/CodeGen/X86/usub_sat.ll | 19 +- llvm/test/CodeGen/X86/usub_sat_vec.ll | 14 +- llvm/test/CodeGen/X86/vec_insert-5.ll | 3 +- llvm/test/CodeGen/X86/vselect.ll | 9 +- llvm/test/CodeGen/X86/widen_conv-3.ll | 4 +- llvm/test/CodeGen/X86/widen_conv-4.ll | 4 +- llvm/test/CodeGen/X86/x86-shrink-wrapping.ll | 20 +- llvm/test/Other/time-passes.ll | 10 + llvm/test/Transforms/InstCombine/and-fcmp.ll | 34 + .../Transforms/InstCombine/masked_intrinsics.ll | 10 +- llvm/test/Transforms/InstCombine/or-fcmp.ll | 34 + .../Transforms/InstCombine/vec_demanded_elts.ll | 6 +- llvm/unittests/IR/CMakeLists.txt | 1 + llvm/unittests/IR/ConstantRangeTest.cpp | 14 +- llvm/unittests/IR/TimePassesTest.cpp | 78 + llvm/utils/gn/secondary/clang/test/BUILD.gn | 1 + llvm/utils/gn/secondary/llvm/unittests/IR/BUILD.gn | 1 + openmp/runtime/src/CMakeLists.txt | 2 - openmp/runtime/src/dllexports | 12 +- openmp/runtime/src/kmp.h | 191 +- openmp/runtime/src/kmp_error.cpp | 31 +- openmp/runtime/src/kmp_runtime.cpp | 6 - openmp/runtime/src/kmp_taskq.cpp | 2022 -------------------- .../runtime/test/ompt/cancel/cancel_worksharing.c | 4 +- openmp/runtime/tools/lib/LibOMP.pm | 2 +- 133 files changed, 3113 insertions(+), 4248 deletions(-) create mode 100644 lld/test/wasm/undefined-data.ll create mode 100644 llvm/test/CodeGen/AMDGPU/si-annotatecfg-multiple-backedges.ll create mode 100644 llvm/test/CodeGen/ARM/machine-verifier.mir create mode 100644 llvm/test/CodeGen/BPF/BTF/global-var-sec-readonly.ll create mode 100644 llvm/test/CodeGen/BPF/BTF/global-var-sec.ll copy llvm/test/CodeGen/BPF/BTF/{static-var.ll => static-var-inited-sec.ll} (77%) copy llvm/test/CodeGen/BPF/BTF/{static-var.ll => static-var-inited.ll} (78%) copy llvm/test/CodeGen/BPF/BTF/{static-var.ll => static-var-readonly-sec.ll} (56%) copy llvm/test/CodeGen/BPF/BTF/{static-var.ll => static-var-readonly.ll} (57%) copy llvm/test/CodeGen/BPF/BTF/{static-var.ll => static-var-sec.ll} (77%) create mode 100644 llvm/test/CodeGen/BPF/BTF/static-var-zerolen-array.ll delete mode 100644 llvm/test/CodeGen/WebAssembly/irreducible-cfg-nested.ll delete mode 100644 llvm/test/CodeGen/WebAssembly/irreducible-cfg-nested2.ll create mode 100644 llvm/unittests/IR/TimePassesTest.cpp