This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master in repository llvm.
from c6e497a44fa [WebAssembly] Gather EH instructions in one place. NFC. new 8f583a24ce7 AMDGPU/GlobalISel: Define instruction mapping for G_AND new 95f12ebe5c1 AMDGPU/GlobalISel: Define instruction mapping for G_XOR new 52088d0a5fb AMDGPU/GlobalISel: Define instruction mapping for G_SHL new 6f9952dce35 AMDGPU/GlobalISel: Define instruction mapping for G_FADD
The 4 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp | 7 ++++- ...{regbankselect-or.mir => regbankselect-and.mir} | 32 ++++++++++----------- ...regbankselect-or.mir => regbankselect-fadd.mir} | 33 +++++++++++----------- ...{regbankselect-or.mir => regbankselect-shl.mir} | 32 ++++++++++----------- ...{regbankselect-or.mir => regbankselect-xor.mir} | 32 ++++++++++----------- 5 files changed, 71 insertions(+), 65 deletions(-) copy test/CodeGen/AMDGPU/GlobalISel/{regbankselect-or.mir => regbankselect-and.mir} (70%) copy test/CodeGen/AMDGPU/GlobalISel/{regbankselect-or.mir => regbankselect-fadd.mi [...] copy test/CodeGen/AMDGPU/GlobalISel/{regbankselect-or.mir => regbankselect-shl.mir} (70%) copy test/CodeGen/AMDGPU/GlobalISel/{regbankselect-or.mir => regbankselect-xor.mir} (70%)