This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master in repository llvm.
from f6aa45dfcea OptionalStorage implementation for trivial type, take III new 57078b6e3a1 Try to organize MachineVerifier tests new c86376b8970 GlobalISel: Fix inadequate verification of g_build_vector
The 2 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: lib/CodeGen/MachineVerifier.cpp | 17 +++++---- test/{Verifier => MachineVerifier}/test_copy.mir | 0 .../test_copy_mismatch_types.mir | 0 test/{Verifier => MachineVerifier}/test_g_add.mir | 0 .../test_g_addrspacecast.mir | 0 .../test_g_bitcast.mir | 0 test/MachineVerifier/test_g_build_vector.mir | 41 ++++++++++++++++++++++ .../test_g_build_vector_trunc.mir} | 8 ++--- .../test_g_concat_vectors.mir} | 0 .../test_g_constant.mir | 0 .../test_g_extract.mir | 0 test/{Verifier => MachineVerifier}/test_g_fcmp.mir | 0 .../test_g_fconstant.mir | 0 test/{Verifier => MachineVerifier}/test_g_gep.mir | 0 test/{Verifier => MachineVerifier}/test_g_icmp.mir | 0 .../test_g_inttoptr.mir | 0 test/{Verifier => MachineVerifier}/test_g_load.mir | 0 test/{Verifier => MachineVerifier}/test_g_phi.mir | 0 .../test_g_ptrtoint.mir | 0 .../test_g_select.mir | 0 .../test_g_sextload.mir | 0 .../{Verifier => MachineVerifier}/test_g_store.mir | 0 .../{Verifier => MachineVerifier}/test_g_trunc.mir | 0 .../test_g_zextload.mir | 0 .../test_phis_precede_nonphis.mir | 0 .../verifier-generic-extend-truncate.mir | 1 + .../verifier-generic-types-1.mir | 1 + .../verifier-generic-types-2.mir | 1 + ...r-implicit-virtreg-invalid-physreg-liveness.mir | 1 + .../X86 => MachineVerifier}/verifier-phi-fail0.mir | 2 ++ .../X86 => MachineVerifier}/verifier-phi.mir | 2 ++ .../verifier-pseudo-terminators.mir | 2 ++ .../verify-regbankselected.mir | 1 + .../verify-selected.mir | 1 + test/Verifier/gisel-g_build_vector.mir | 27 -------------- 35 files changed, 68 insertions(+), 37 deletions(-) rename test/{Verifier => MachineVerifier}/test_copy.mir (100%) rename test/{Verifier => MachineVerifier}/test_copy_mismatch_types.mir (100%) rename test/{Verifier => MachineVerifier}/test_g_add.mir (100%) rename test/{Verifier => MachineVerifier}/test_g_addrspacecast.mir (100%) rename test/{Verifier => MachineVerifier}/test_g_bitcast.mir (100%) create mode 100644 test/MachineVerifier/test_g_build_vector.mir rename test/{Verifier/gisel-g_build_vector_trunc.mir => MachineVerifier/test_g_bui [...] rename test/{Verifier/gisel-g_concat_vector.mir => MachineVerifier/test_g_concat_v [...] rename test/{Verifier => MachineVerifier}/test_g_constant.mir (100%) rename test/{Verifier => MachineVerifier}/test_g_extract.mir (100%) rename test/{Verifier => MachineVerifier}/test_g_fcmp.mir (100%) rename test/{Verifier => MachineVerifier}/test_g_fconstant.mir (100%) rename test/{Verifier => MachineVerifier}/test_g_gep.mir (100%) rename test/{Verifier => MachineVerifier}/test_g_icmp.mir (100%) rename test/{Verifier => MachineVerifier}/test_g_inttoptr.mir (100%) rename test/{Verifier => MachineVerifier}/test_g_load.mir (100%) rename test/{Verifier => MachineVerifier}/test_g_phi.mir (100%) rename test/{Verifier => MachineVerifier}/test_g_ptrtoint.mir (100%) rename test/{Verifier => MachineVerifier}/test_g_select.mir (100%) rename test/{Verifier => MachineVerifier}/test_g_sextload.mir (100%) rename test/{Verifier => MachineVerifier}/test_g_store.mir (100%) rename test/{Verifier => MachineVerifier}/test_g_trunc.mir (100%) rename test/{Verifier => MachineVerifier}/test_g_zextload.mir (100%) rename test/{Verifier => MachineVerifier}/test_phis_precede_nonphis.mir (100%) rename test/{CodeGen/X86 => MachineVerifier}/verifier-generic-extend-truncate.mir (98%) rename test/{CodeGen/X86 => MachineVerifier}/verifier-generic-types-1.mir (95%) rename test/{CodeGen/X86 => MachineVerifier}/verifier-generic-types-2.mir (96%) rename test/{CodeGen/AMDGPU => MachineVerifier}/verifier-implicit-virtreg-invalid- [...] rename test/{CodeGen/X86 => MachineVerifier}/verifier-phi-fail0.mir (95%) rename test/{CodeGen/X86 => MachineVerifier}/verifier-phi.mir (95%) rename test/{CodeGen/AMDGPU => MachineVerifier}/verifier-pseudo-terminators.mir (94%) rename test/{CodeGen/AArch64/GlobalISel => MachineVerifier}/verify-regbankselected [...] rename test/{CodeGen/AArch64/GlobalISel => MachineVerifier}/verify-selected.mir (95%) delete mode 100644 test/Verifier/gisel-g_build_vector.mir