This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-stable-defconfig in repository toolchain/ci/gcc.
from 7cbfe0894de c++: Hiddenness is a property of the symbol table adds 9b4b1ed50f1 analyzer: silence -Wsign-compare warnings adds f836f3bc8f7 aarch64: add support for Cortex-X1 adds 0eef5eea2b4 arm: add support for Cortex-X1 adds 6649df18f98 Fix GCC 10+ build failure with zstd version 1.2.0 or older. adds d60d63a00bb analyzer: fix signal-handler registration location [PR95188] adds 01852cc865c testsuite: Remove unnecessary DWARF2 xfails on AIX adds 969baf03acd c++: Implement -Wrange-loop-construct [PR94695] adds 873f8c1e6df Correct and improve -Wnonnull for calls to functions with V [...] adds 58614b10edc rs6000: Use parameterized names for tablejump adds 93bca37c0a6 Daily bump. adds ac001f5ce60 Re: rs6000: Use parameterized names for tablejump adds de2c1d00f27 gcc/configure typo fix adds f63023fafbb arm: Fix ICEs in no-literal-pool.c on MVE [PR97251] adds d4f9e819760 aarch64: Tweak movti and movtf patterns adds 135b043196b PR target/96313 AArch64: vqmovun* return types should be unsigned adds 2d8fbebdb1e PR target/97150 AArch64: 2nd parameter of unsigned Neon sca [...] adds 7d131029918 testsuite: Fix up amx* dg-do run tests with older binutils adds 92e652d8c21 i386: Define __LAHF_SAHF__ and __MOVBE__ macros, based on I [...] adds 4c0eb14bc85 [testsuite] Re-enable pr94600-{1,3}.c tests for arm adds 46183c96d2a x86: Use SET operation in MOVDIRI and MOVDIR64B adds bae974e6374 [nvptx] Add type arg to TARGET_LIBC_HAS_FUNCTION adds fcc4891d7f3 This patch fixes PR97045 - unlimited polymorphic array elem [...] adds 8b0a63e47cd OpenMP: Add implicit declare target for nested procedures adds 65167982efa Fortran: add contiguous check for ptr assignment, fix non-c [...] adds 734eed68537 c++: Kill DECL_HIDDEN_FRIEND_P adds aa248b8db9a middle-end: Refactor refcnt to use SLP_TREE_REF_COUNT for c [...] adds 97b798d80ba [SLP][VECT] Add check to fix 96837 adds 6bd4ce64eb4 [GCC][PATCH] arm: Fix MVE intrinsics polymorphic variants w [...] adds b6860cb96d0 aarch64: add support for Cortex-A78 and Cortex-A78AE adds 60e4b3cade5 arm: add support for Cortex-A78 and Cortex-A78AE adds 9ff2bcd9df8 amend SLP reduction testcases adds ef11f5b37b0 arm: [testsuite] Skip thumb2-cond-cmp tests on Cortex-M [PR94595] adds 373b99dc409 Add a testcase for PR target/96827 adds 1814c828a02 Add trailing dots so length of spec string matches number o [...] adds ecd700c1bc6 Fix some fnspec strings in trans-decl.c adds 091ddcc1b21 libgomp: Enforce 1-thread limit in subteams adds 73ae6eb5725 libstdc++: Use __is_same instead of __is_same_as adds e808f3fdfa8 PR c/97206 - ICE in composite_type on declarations of a sim [...] adds 7dbc7ad524a Avoid assuming a VLA access specification string contains a [...] adds d1ac0f0dfba libstdc++: Fix test_and_acquire / set_and_release for EABI [...] adds 660bfe61d40 Daily bump. adds cf7dae01734 c++: CTAD and explicit deduction guides for copy-list-init [...] adds c6be439b377 [RS6000] -mno-minimal-toc vs. power10 pcrelative adds 2dd7b93778d [RS6000] Adjust gcc asm for power10 adds 2c5499b57cf libgo: add 32-bit RISC-V (RV32) support adds 324bec558e9 PR target/97250: i386: Add support for x86-64-v2, x86-64-v3 [...] adds 36e691d3a62 tree-optimization/97255 - missing vector bool pattern of SR [...] adds 85516b71730 s390: Fix up s390_atomic_assign_expand_fenv adds 2805fcb3266 c++: Handle std::construct_at on automatic vars during cons [...] adds 56da736cc6c c++: Fix up default initialization with consteval default c [...] adds 8d268d75ad7 [testsuite] Enable pr94600-{1,3}.c tests for nvptx adds f9c86e3105d arm: Fix ordering in arm-cpus.in adds 026ca1121c2 libstdc++: Fix test_and_acquire for EABI adds 9bab2a0dc84 c++: Refactor lookup_and_check_tag adds 6eda9fa5f61 Initial implementation of value query class. adds ba663ac1b1a Fix handling of fnspec for internal functions. adds bc2fcccd9d5 Fix ICE in ipa_edge_args_sum_t::duplicate adds a12041339e8 Add -fno-ipa-modref to gcc.dg/ipa/remref-2a.c adds 899c10c9d6c Fix ICE in compute_parm_map adds 73c977cb0a1 Add gcc.c-torture/compile/pr97243.c testcase. adds 80a9c584e33 c++: pushdecl_top_level must set context adds 04b99da898a tree-optimization/97236 - fix bad use of VMAT_CONTIGUOUS adds a889e06ac68 Convert vr-values to value query class. adds f5299992827 Convert sprintf/strlen passes to value query class. adds 63a32847b0e config/i386/t-rtems: Change from mtune to march for multilibs adds 968ec08efef arm: Fix testcase selection for Low Overhead Loop tests [PR96375] adds 92f2c04d382 aarch64: Restrict asm-matching tests to lp64 adds c2978b34058 arm: Add missing vec_cmp and vcond patterns
No new revisions were added by this update.
Summary of changes: gcc/ChangeLog | 316 +++++++++++++++++++++ gcc/DATESTAMP | 2 +- gcc/Makefile.in | 1 + gcc/analyzer/ChangeLog | 14 + gcc/analyzer/constraint-manager.cc | 6 +- gcc/analyzer/engine.cc | 24 +- gcc/attribs.c | 41 ++- gcc/builtins.c | 34 +-- gcc/builtins.def | 20 +- gcc/builtins.h | 10 +- gcc/c-family/ChangeLog | 11 + gcc/c-family/c-attribs.c | 18 +- gcc/c-family/c.opt | 4 + gcc/calls.c | 115 +++++--- gcc/common/config/i386/i386-common.c | 10 +- gcc/config/aarch64/aarch64-cores.def | 3 + gcc/config/aarch64/aarch64-simd-builtins.def | 2 +- gcc/config/aarch64/aarch64-tune.md | 2 +- gcc/config/aarch64/aarch64.c | 9 +- gcc/config/aarch64/aarch64.md | 17 +- gcc/config/aarch64/arm_neon.h | 36 +-- gcc/config/arm/arm-cpus.in | 56 +++- gcc/config/arm/arm-protos.h | 2 + gcc/config/arm/arm-tables.opt | 13 +- gcc/config/arm/arm-tune.md | 5 +- gcc/config/arm/arm.c | 121 ++++++++ gcc/config/arm/arm.md | 4 +- gcc/config/arm/arm_mve.h | 167 +++++------ gcc/config/arm/neon.md | 281 +++++------------- gcc/config/arm/vfp.md | 4 +- gcc/config/darwin-protos.h | 2 +- gcc/config/darwin.c | 3 +- gcc/config/i386/i386-c.c | 4 + gcc/config/i386/i386-options.c | 29 +- gcc/config/i386/i386.c | 2 +- gcc/config/i386/i386.h | 11 +- gcc/config/i386/i386.md | 20 +- gcc/config/i386/t-rtems | 8 +- gcc/config/linux-protos.h | 2 +- gcc/config/linux.c | 3 +- gcc/config/nvptx/nvptx.c | 20 ++ gcc/config/rs6000/linux64.h | 17 +- gcc/config/rs6000/ppc-asm.h | 9 + gcc/config/rs6000/rs6000.md | 103 +++---- gcc/config/s390/s390.c | 17 +- gcc/configure | 13 +- gcc/configure.ac | 9 +- gcc/convert.c | 8 +- gcc/cp/ChangeLog | 65 +++++ gcc/cp/call.c | 34 ++- gcc/cp/constexpr.c | 3 +- gcc/cp/cp-tree.h | 10 +- gcc/cp/decl.c | 128 ++++----- gcc/cp/name-lookup.c | 32 ++- gcc/cp/parser.c | 68 ++++- gcc/cp/pt.c | 75 +++-- gcc/cp/semantics.c | 1 + gcc/doc/invoke.texi | 42 ++- gcc/doc/tm.texi | 7 +- gcc/fortran/ChangeLog | 37 +++ gcc/fortran/expr.c | 26 +- gcc/fortran/f95-lang.c | 4 +- gcc/fortran/trans-array.c | 15 +- gcc/fortran/trans-decl.c | 26 +- gcc/fortran/trans-expr.c | 3 +- gcc/fortran/trans-io.c | 46 +-- gcc/fortran/trans-stmt.c | 1 + gcc/fortran/trans.c | 23 +- gcc/gimple-loop-versioning.cc | 8 +- gcc/gimple-ssa-evrp-analyze.c | 31 +- gcc/gimple-ssa-evrp-analyze.h | 21 +- gcc/gimple-ssa-evrp.c | 20 +- gcc/gimple-ssa-sprintf.c | 126 ++++---- gcc/go/gofrontend/MERGE | 2 +- gcc/internal-fn.c | 2 +- gcc/ipa-fnsummary.c | 2 + gcc/ipa-modref.c | 4 +- gcc/ipa-prop.c | 6 +- gcc/match.pd | 6 +- gcc/omp-offload.c | 7 + gcc/target.def | 7 +- gcc/targhooks.c | 9 +- gcc/targhooks.h | 6 +- gcc/testsuite/ChangeLog | 269 ++++++++++++++++++ gcc/testsuite/g++.dg/cpp1z/class-deduction73.C | 41 +++ gcc/testsuite/g++.dg/cpp2a/consteval18.C | 26 ++ gcc/testsuite/g++.dg/cpp2a/constexpr-new14.C | 73 +++++ gcc/testsuite/g++.dg/debug/dwarf2/align-1.C | 2 +- gcc/testsuite/g++.dg/debug/dwarf2/align-2.C | 2 +- gcc/testsuite/g++.dg/debug/dwarf2/align-3.C | 2 +- gcc/testsuite/g++.dg/debug/dwarf2/align-4.C | 2 +- gcc/testsuite/g++.dg/debug/dwarf2/align-5.C | 2 +- gcc/testsuite/g++.dg/debug/dwarf2/align-6.C | 2 +- .../debug/dwarf2/defaulted-member-function-1.C | 2 +- .../debug/dwarf2/defaulted-member-function-2.C | 2 +- .../debug/dwarf2/defaulted-member-function-3.C | 2 +- gcc/testsuite/g++.dg/debug/dwarf2/inline-var-1.C | 10 +- gcc/testsuite/g++.dg/debug/dwarf2/inline-var-2.C | 2 +- gcc/testsuite/g++.dg/debug/dwarf2/inline-var-3.C | 12 +- .../g++.dg/debug/dwarf2/noreturn-function.C | 2 +- gcc/testsuite/g++.dg/debug/dwarf2/ptrdmem-1.C | 4 +- gcc/testsuite/g++.dg/debug/dwarf2/ref-2.C | 4 +- gcc/testsuite/g++.dg/debug/dwarf2/ref-3.C | 10 +- gcc/testsuite/g++.dg/debug/dwarf2/ref-4.C | 6 +- gcc/testsuite/g++.dg/debug/dwarf2/refqual-1.C | 4 +- gcc/testsuite/g++.dg/debug/dwarf2/refqual-2.C | 4 +- gcc/testsuite/g++.dg/vect/pr97255.cc | 44 +++ gcc/testsuite/g++.dg/warn/Wrange-loop-construct.C | 207 ++++++++++++++ gcc/testsuite/gcc.c-torture/compile/pr97243.c | 10 + gcc/testsuite/gcc.dg/Warray-parameter-7.c | 25 ++ gcc/testsuite/gcc.dg/Warray-parameter-8.c | 36 +++ gcc/testsuite/gcc.dg/Wnonnull-4.c | 173 +++++++++++ gcc/testsuite/gcc.dg/Wstringop-overflow-23.c | 12 +- gcc/testsuite/gcc.dg/Wvla-parameter-5.c | 22 ++ gcc/testsuite/gcc.dg/Wvla-parameter-6.c | 34 +++ gcc/testsuite/gcc.dg/Wvla-parameter-7.c | 36 +++ .../gcc.dg/analyzer/signal-registration-loc.c | 23 ++ gcc/testsuite/gcc.dg/attr-access-2.c | 10 +- gcc/testsuite/gcc.dg/debug/dwarf2/align-1.c | 2 +- gcc/testsuite/gcc.dg/debug/dwarf2/align-2.c | 2 +- gcc/testsuite/gcc.dg/debug/dwarf2/align-3.c | 2 +- gcc/testsuite/gcc.dg/debug/dwarf2/align-4.c | 2 +- gcc/testsuite/gcc.dg/debug/dwarf2/align-5.c | 2 +- gcc/testsuite/gcc.dg/debug/dwarf2/align-6.c | 2 +- gcc/testsuite/gcc.dg/debug/dwarf2/align-as-1.c | 2 +- gcc/testsuite/gcc.dg/debug/dwarf2/dwarf2-macro.c | 2 +- gcc/testsuite/gcc.dg/debug/dwarf2/dwarf2-macro2.c | 2 +- gcc/testsuite/gcc.dg/debug/dwarf2/inline5.c | 2 +- gcc/testsuite/gcc.dg/debug/dwarf2/lang-c89.c | 2 +- .../debug/dwarf2/noreturn-function-attribute.c | 2 +- .../debug/dwarf2/noreturn-function-keyword.c | 2 +- gcc/testsuite/gcc.dg/debug/dwarf2/pr71855.c | 2 +- gcc/testsuite/gcc.dg/ipa/remref-2a.c | 2 +- gcc/testsuite/gcc.dg/pr94600-1.c | 11 +- gcc/testsuite/gcc.dg/pr94600-3.c | 11 +- gcc/testsuite/gcc.dg/vect/bb-slp-49.c | 28 ++ gcc/testsuite/gcc.dg/vect/pr37027.c | 2 +- gcc/testsuite/gcc.dg/vect/pr67790.c | 1 + gcc/testsuite/gcc.dg/vect/pr92324-4.c | 2 + gcc/testsuite/gcc.dg/vect/pr92558.c | 2 + gcc/testsuite/gcc.dg/vect/pr95495.c | 2 + gcc/testsuite/gcc.dg/vect/pr97236.c | 43 +++ gcc/testsuite/gcc.dg/vect/slp-reduc-1.c | 2 +- gcc/testsuite/gcc.dg/vect/slp-reduc-2.c | 1 + gcc/testsuite/gcc.dg/vect/slp-reduc-3.c | 1 + gcc/testsuite/gcc.dg/vect/slp-reduc-4.c | 1 + gcc/testsuite/gcc.dg/vect/slp-reduc-5.c | 2 +- gcc/testsuite/gcc.dg/vect/slp-reduc-7.c | 2 +- gcc/testsuite/gcc.dg/vect/vect-reduc-in-order-4.c | 1 + gcc/testsuite/gcc.target/aarch64/movtf_1.c | 87 ++++++ gcc/testsuite/gcc.target/aarch64/movti_1.c | 87 ++++++ gcc/testsuite/gcc.target/aarch64/pr96313.c | 8 + gcc/testsuite/gcc.target/aarch64/pr97150.c | 14 + .../gcc.target/aarch64/scalar_intrinsics.c | 6 +- gcc/testsuite/gcc.target/arm/lob1.c | 2 +- gcc/testsuite/gcc.target/arm/lob2.c | 2 +- gcc/testsuite/gcc.target/arm/lob3.c | 2 +- gcc/testsuite/gcc.target/arm/lob4.c | 2 +- gcc/testsuite/gcc.target/arm/lob5.c | 2 +- gcc/testsuite/gcc.target/arm/lob6.c | 2 +- .../gcc.target/arm/mve/intrinsics/mve_fp_vaddq_n.c | 47 +++ .../gcc.target/arm/mve/intrinsics/mve_vaddq_n.c | 31 ++ .../arm/mve/intrinsics/vaddq_m_n_f16-1.c | 12 + .../arm/mve/intrinsics/vaddq_m_n_f32-1.c | 12 + .../arm/mve/intrinsics/vaddq_x_n_f16-1.c | 12 + .../arm/mve/intrinsics/vaddq_x_n_f32-1.c | 12 + .../arm/mve/intrinsics/vcmpeqq_m_n_f16-1.c | 12 + .../arm/mve/intrinsics/vcmpeqq_m_n_f32-1.c | 12 + .../arm/mve/intrinsics/vcmpeqq_n_f16-1.c | 12 + .../arm/mve/intrinsics/vcmpeqq_n_f32-1.c | 12 + .../arm/mve/intrinsics/vcmpgeq_m_n_f16-1.c | 12 + .../arm/mve/intrinsics/vcmpgeq_m_n_f32-1.c | 12 + .../arm/mve/intrinsics/vcmpgeq_n_f16-1.c | 12 + .../arm/mve/intrinsics/vcmpgeq_n_f32-1.c | 12 + .../arm/mve/intrinsics/vcmpgtq_m_n_f16-1.c | 12 + .../arm/mve/intrinsics/vcmpgtq_m_n_f32-1.c | 12 + .../arm/mve/intrinsics/vcmpgtq_n_f16-1.c | 12 + .../arm/mve/intrinsics/vcmpgtq_n_f32-1.c | 12 + .../arm/mve/intrinsics/vcmpleq_m_n_f16-1.c | 12 + .../arm/mve/intrinsics/vcmpleq_m_n_f32-1.c | 12 + .../arm/mve/intrinsics/vcmpleq_n_f16-1.c | 12 + .../arm/mve/intrinsics/vcmpleq_n_f32-1.c | 12 + .../arm/mve/intrinsics/vcmpltq_m_n_f16-1.c | 12 + .../arm/mve/intrinsics/vcmpltq_m_n_f32-1.c | 12 + .../arm/mve/intrinsics/vcmpltq_n_f16-1.c | 12 + .../arm/mve/intrinsics/vcmpltq_n_f32-1.c | 12 + .../arm/mve/intrinsics/vcmpneq_m_n_f16-1.c | 12 + .../arm/mve/intrinsics/vcmpneq_m_n_f32-1.c | 12 + .../arm/mve/intrinsics/vcmpneq_n_f16-1.c | 12 + .../arm/mve/intrinsics/vcmpneq_n_f32-1.c | 12 + .../arm/mve/intrinsics/vfmaq_m_n_f16-1.c | 12 + .../arm/mve/intrinsics/vfmaq_m_n_f32-1.c | 12 + .../gcc.target/arm/mve/intrinsics/vfmaq_n_f16-1.c | 12 + .../gcc.target/arm/mve/intrinsics/vfmaq_n_f32-1.c | 12 + .../arm/mve/intrinsics/vfmasq_m_n_f16-1.c | 12 + .../arm/mve/intrinsics/vfmasq_m_n_f32-1.c | 12 + .../gcc.target/arm/mve/intrinsics/vfmasq_n_f16-1.c | 12 + .../gcc.target/arm/mve/intrinsics/vfmasq_n_f32-1.c | 12 + .../arm/mve/intrinsics/vmaxnmavq_f16-1.c | 12 + .../arm/mve/intrinsics/vmaxnmavq_f32-1.c | 12 + .../arm/mve/intrinsics/vmaxnmavq_p_f16-1.c | 12 + .../arm/mve/intrinsics/vmaxnmavq_p_f32-1.c | 12 + .../gcc.target/arm/mve/intrinsics/vmaxnmvq_f16-1.c | 12 + .../gcc.target/arm/mve/intrinsics/vmaxnmvq_f32-1.c | 12 + .../arm/mve/intrinsics/vmaxnmvq_p_f16-1.c | 12 + .../arm/mve/intrinsics/vmaxnmvq_p_f32-1.c | 12 + .../arm/mve/intrinsics/vminnmavq_f16-1.c | 12 + .../arm/mve/intrinsics/vminnmavq_f32-1.c | 12 + .../arm/mve/intrinsics/vminnmavq_p_f16-1.c | 12 + .../arm/mve/intrinsics/vminnmavq_p_f32-1.c | 12 + .../gcc.target/arm/mve/intrinsics/vminnmvq_f16-1.c | 12 + .../gcc.target/arm/mve/intrinsics/vminnmvq_f32-1.c | 12 + .../arm/mve/intrinsics/vminnmvq_p_f16-1.c | 12 + .../arm/mve/intrinsics/vminnmvq_p_f32-1.c | 12 + .../arm/mve/intrinsics/vmulq_m_n_f16-1.c | 12 + .../arm/mve/intrinsics/vmulq_m_n_f32-1.c | 12 + .../gcc.target/arm/mve/intrinsics/vmulq_n_f16-1.c | 12 + .../gcc.target/arm/mve/intrinsics/vmulq_n_f32-1.c | 12 + .../arm/mve/intrinsics/vmulq_x_n_f16-1.c | 12 + .../arm/mve/intrinsics/vmulq_x_n_f32-1.c | 12 + .../arm/mve/intrinsics/vsetq_lane_f16-1.c | 13 + .../arm/mve/intrinsics/vsetq_lane_f32-1.c | 13 + .../arm/mve/intrinsics/vsubq_m_n_f16-1.c | 12 + .../arm/mve/intrinsics/vsubq_m_n_f32-1.c | 12 + .../gcc.target/arm/mve/intrinsics/vsubq_n_f16-1.c | 12 + .../gcc.target/arm/mve/intrinsics/vsubq_n_f32-1.c | 12 + .../arm/mve/intrinsics/vsubq_x_n_f16-1.c | 13 + .../arm/mve/intrinsics/vsubq_x_n_f32-1.c | 13 + gcc/testsuite/gcc.target/arm/neon-compare-1.c | 84 ++++++ gcc/testsuite/gcc.target/arm/neon-compare-2.c | 45 +++ gcc/testsuite/gcc.target/arm/neon-compare-3.c | 44 +++ gcc/testsuite/gcc.target/arm/neon-compare-4.c | 38 +++ gcc/testsuite/gcc.target/arm/neon-compare-5.c | 37 +++ gcc/testsuite/gcc.target/arm/neon-vcond-gt.c | 2 +- gcc/testsuite/gcc.target/arm/neon-vcond-ltgt.c | 3 +- .../gcc.target/arm/neon-vcond-unordered.c | 4 +- gcc/testsuite/gcc.target/arm/thumb2-cond-cmp-1.c | 2 +- gcc/testsuite/gcc.target/arm/thumb2-cond-cmp-2.c | 2 +- gcc/testsuite/gcc.target/arm/thumb2-cond-cmp-3.c | 2 +- gcc/testsuite/gcc.target/arm/thumb2-cond-cmp-4.c | 2 +- gcc/testsuite/gcc.target/i386/amxbf16-dpbf16ps-2.c | 2 + gcc/testsuite/gcc.target/i386/amxint8-dpbssd-2.c | 2 + gcc/testsuite/gcc.target/i386/amxint8-dpbsud-2.c | 2 + gcc/testsuite/gcc.target/i386/amxint8-dpbusd-2.c | 2 + gcc/testsuite/gcc.target/i386/amxint8-dpbuud-2.c | 2 + gcc/testsuite/gcc.target/i386/amxtile-2.c | 1 + gcc/testsuite/gcc.target/i386/movdir64b.c | 23 ++ gcc/testsuite/gcc.target/i386/movdiri32.c | 20 ++ gcc/testsuite/gcc.target/i386/movdiri64.c | 20 ++ gcc/testsuite/gcc.target/i386/pr96827.c | 41 +++ gcc/testsuite/gcc.target/i386/x86-64-v2.c | 116 ++++++++ gcc/testsuite/gcc.target/i386/x86-64-v3-haswell.c | 18 ++ gcc/testsuite/gcc.target/i386/x86-64-v3-skylake.c | 21 ++ gcc/testsuite/gcc.target/i386/x86-64-v3.c | 116 ++++++++ gcc/testsuite/gcc.target/i386/x86-64-v4.c | 116 ++++++++ gcc/testsuite/gfortran.dg/contiguous_11.f90 | 45 +++ gcc/testsuite/gfortran.dg/contiguous_4.f90 | 6 +- gcc/testsuite/gfortran.dg/contiguous_7.f90 | 16 +- gcc/testsuite/gfortran.dg/select_type_50.f90 | 52 ++++ gcc/testsuite/lib/target-supports.exp | 23 +- gcc/tree-ssa-ccp.c | 4 +- gcc/tree-ssa-copy.c | 4 +- gcc/tree-ssa-dom.c | 4 +- gcc/tree-ssa-math-opts.c | 8 +- gcc/tree-ssa-propagate.c | 13 +- gcc/tree-ssa-propagate.h | 5 +- gcc/tree-ssa-strlen.c | 191 +++++++------ gcc/tree-ssa-strlen.h | 9 +- gcc/tree-ssa-threadedge.c | 6 +- gcc/tree-vect-patterns.c | 8 +- gcc/tree-vect-slp.c | 22 +- gcc/tree-vect-stmts.c | 20 +- gcc/tree-vectorizer.h | 1 + gcc/tree-vrp.c | 19 +- gcc/value-query.cc | 162 +++++++++++ gcc/value-query.h | 107 +++++++ gcc/vr-values.c | 105 +++++-- gcc/vr-values.h | 43 +-- libgcc/ChangeLog | 5 + libgcc/config/rs6000/morestack.S | 30 +- libgcc/config/rs6000/t-linux | 7 +- libgcc/config/rs6000/tramp.S | 6 + libgo/configure | 17 +- libgo/configure.ac | 10 +- libgo/go/cmd/cgo/main.go | 2 + .../go/testdata/script/link_syso_issue33139.txt | 3 +- libgo/go/cmd/internal/sys/arch.go | 11 + libgo/go/debug/elf/file.go | 43 +++ libgo/go/go/types/sizes.go | 4 +- libgo/go/golang.org/x/sys/cpu/cpu_riscv.go | 7 + .../x/tools/go/analysis/passes/asmdecl/asmdecl.go | 2 + libgo/go/internal/bytealg/indexbyte_generic.go | 2 +- libgo/go/internal/bytealg/indexbyte_native.go | 2 +- .../internal/syscall/unix/sysnum_linux_generic.go | 2 +- libgo/go/runtime/gcinfo_test.go | 2 +- libgo/go/runtime/hash32.go | 2 +- libgo/go/runtime/lfstack_32bit.go | 2 +- libgo/go/runtime/mkpreempt.go | 6 + libgo/go/runtime/mpagealloc_32bit.go | 2 +- libgo/go/syscall/endian_little.go | 2 +- libgo/match.sh | 4 +- libgo/misc/cgo/testcshared/testdata/libgo2/dup2.go | 2 +- libgo/misc/cgo/testcshared/testdata/libgo2/dup3.go | 2 +- libgo/testsuite/gotest | 4 +- libgomp/ChangeLog | 22 ++ libgomp/parallel.c | 9 +- .../testsuite/libgomp.fortran/declare-target-3.f90 | 45 +++ libitm/config/powerpc/sjlj.S | 18 +- libstdc++-v3/ChangeLog | 13 + libstdc++-v3/config/cpu/arm/cxxabi_tweaks.h | 7 +- libstdc++-v3/include/bits/c++config | 6 +- libstdc++-v3/include/std/type_traits | 10 +- 312 files changed, 5605 insertions(+), 1224 deletions(-) create mode 100644 gcc/testsuite/g++.dg/cpp1z/class-deduction73.C create mode 100644 gcc/testsuite/g++.dg/cpp2a/consteval18.C create mode 100644 gcc/testsuite/g++.dg/cpp2a/constexpr-new14.C create mode 100644 gcc/testsuite/g++.dg/vect/pr97255.cc create mode 100644 gcc/testsuite/g++.dg/warn/Wrange-loop-construct.C create mode 100644 gcc/testsuite/gcc.c-torture/compile/pr97243.c create mode 100644 gcc/testsuite/gcc.dg/Warray-parameter-7.c create mode 100644 gcc/testsuite/gcc.dg/Warray-parameter-8.c create mode 100644 gcc/testsuite/gcc.dg/Wnonnull-4.c create mode 100644 gcc/testsuite/gcc.dg/Wvla-parameter-5.c create mode 100644 gcc/testsuite/gcc.dg/Wvla-parameter-6.c create mode 100644 gcc/testsuite/gcc.dg/Wvla-parameter-7.c create mode 100644 gcc/testsuite/gcc.dg/analyzer/signal-registration-loc.c create mode 100644 gcc/testsuite/gcc.dg/vect/bb-slp-49.c create mode 100644 gcc/testsuite/gcc.dg/vect/pr97236.c create mode 100644 gcc/testsuite/gcc.target/aarch64/movtf_1.c create mode 100644 gcc/testsuite/gcc.target/aarch64/movti_1.c create mode 100644 gcc/testsuite/gcc.target/aarch64/pr96313.c create mode 100644 gcc/testsuite/gcc.target/aarch64/pr97150.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_fp_vaddq_n.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vaddq_n.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_f16-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_f32-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_f16-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_f32-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_f16-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_f32-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_f16-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_f32-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_f16-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_f32-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_f16-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_f32-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_f16-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_f32-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_f16-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_f32-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_n_f16-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_n_f32-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_f16-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_f32-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_n_f16-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_n_f32-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_f16-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_f32-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_f16-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_f32-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_f16-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_f32-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_m_n_f16-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_m_n_f32-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_n_f16-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_n_f32-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmasq_m_n_f16-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmasq_m_n_f32-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmasq_n_f16-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmasq_n_f32-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmavq_f16-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmavq_f32-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmavq_p_f16-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmavq_p_f32-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmvq_f16-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmvq_f32-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmvq_p_f16-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmvq_p_f32-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmavq_f16-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmavq_f32-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmavq_p_f16-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmavq_p_f32-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmvq_f16-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmvq_f32-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmvq_p_f16-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmvq_p_f32-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_n_f16-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_n_f32-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_n_f16-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_n_f32-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_n_f16-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_n_f32-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsetq_lane_f16-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsetq_lane_f32-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_n_f16-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_n_f32-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_n_f16-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_n_f32-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_n_f16-1.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_n_f32-1.c create mode 100644 gcc/testsuite/gcc.target/arm/neon-compare-1.c create mode 100644 gcc/testsuite/gcc.target/arm/neon-compare-2.c create mode 100644 gcc/testsuite/gcc.target/arm/neon-compare-3.c create mode 100644 gcc/testsuite/gcc.target/arm/neon-compare-4.c create mode 100644 gcc/testsuite/gcc.target/arm/neon-compare-5.c create mode 100644 gcc/testsuite/gcc.target/i386/movdir64b.c create mode 100644 gcc/testsuite/gcc.target/i386/movdiri32.c create mode 100644 gcc/testsuite/gcc.target/i386/movdiri64.c create mode 100644 gcc/testsuite/gcc.target/i386/pr96827.c create mode 100644 gcc/testsuite/gcc.target/i386/x86-64-v2.c create mode 100644 gcc/testsuite/gcc.target/i386/x86-64-v3-haswell.c create mode 100644 gcc/testsuite/gcc.target/i386/x86-64-v3-skylake.c create mode 100644 gcc/testsuite/gcc.target/i386/x86-64-v3.c create mode 100644 gcc/testsuite/gcc.target/i386/x86-64-v4.c create mode 100644 gcc/testsuite/gfortran.dg/contiguous_11.f90 create mode 100644 gcc/testsuite/gfortran.dg/select_type_50.f90 create mode 100644 gcc/value-query.cc create mode 100644 gcc/value-query.h create mode 100644 libgo/go/golang.org/x/sys/cpu/cpu_riscv.go create mode 100644 libgomp/testsuite/libgomp.fortran/declare-target-3.f90