This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master in repository llvm.
from 13bc67e [Target, Transforms] Fix some Clang-tidy modernize and Includ [...] new c1fa073 MIRParser: Allow regclass specification on operand new 97c35d1 [WebAssembly] Update grow_memory's return type. new 162faf4 [test-release.sh] Add Polly to the list of projects
The 3 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: include/llvm/IR/IntrinsicsWebAssembly.td | 2 +- lib/CodeGen/MIRParser/MIParser.cpp | 71 +++++++++++++++++++++- lib/CodeGen/MIRParser/MIParser.h | 9 ++- lib/CodeGen/MIRParser/MIRParser.cpp | 11 ++-- lib/Target/WebAssembly/WebAssemblyInstrMemory.td | 4 +- test/CodeGen/MIR/AArch64/register-operand-bank.mir | 20 ++++++ .../MIR/X86/register-operand-class-invalid0.mir | 13 ++++ .../MIR/X86/register-operand-class-invalid1.mir | 14 +++++ test/CodeGen/MIR/X86/register-operand-class.mir | 24 ++++++++ test/CodeGen/WebAssembly/memory-addr32.ll | 13 ++-- utils/release/test-release.sh | 14 ++++- 11 files changed, 177 insertions(+), 18 deletions(-) create mode 100644 test/CodeGen/MIR/AArch64/register-operand-bank.mir create mode 100644 test/CodeGen/MIR/X86/register-operand-class-invalid0.mir create mode 100644 test/CodeGen/MIR/X86/register-operand-class-invalid1.mir create mode 100644 test/CodeGen/MIR/X86/register-operand-class.mir