This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master in repository llvm.
from 77469692cb8 [X86][SSE] Add EltsFromConsecutiveLoads test case identifie [...] new 1df2388495d Added address-space mangling for stack related intrinsics new 33be52a9dde AMDGPU/GlobalISel: Fix tests without asserts new ea8885459e0 [X86] EltsFromConsecutiveLoads - support common source load [...]
The 3 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: include/llvm/IR/Intrinsics.td | 6 +- lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp | 4 +- lib/CodeGen/SjLjEHPrepare.cpp | 5 +- lib/Target/X86/X86ISelLowering.cpp | 67 ++++- lib/Target/X86/X86WinEHState.cpp | 5 +- .../Instrumentation/HWAddressSanitizer.cpp | 11 +- .../Instrumentation/SanitizerCoverage.cpp | 6 +- test/Bitcode/compatibility-3.6.ll | 2 +- test/Bitcode/compatibility-3.7.ll | 2 +- test/Bitcode/compatibility-3.8.ll | 2 +- test/Bitcode/compatibility-3.9.ll | 2 +- test/Bitcode/compatibility-4.0.ll | 2 +- test/Bitcode/compatibility-5.0.ll | 2 +- test/Bitcode/compatibility-6.0.ll | 2 +- test/Bitcode/compatibility.ll | 2 +- .../AMDGPU/GlobalISel/inst-select-fmaxnum-ieee.mir | 174 +----------- .../GlobalISel/inst-select-fmaxnum-ieee.s16.mir | 48 ++++ .../GlobalISel/inst-select-fmaxnum-ieee.v2s16.mir | 21 ++ .../AMDGPU/GlobalISel/inst-select-fmaxnum.mir | 174 +----------- .../AMDGPU/GlobalISel/inst-select-fmaxnum.s16.mir | 48 ++++ .../GlobalISel/inst-select-fmaxnum.v2s16.mir | 22 ++ .../AMDGPU/GlobalISel/inst-select-fminnum-ieee.mir | 174 +----------- .../GlobalISel/inst-select-fminnum-ieee.s16.mir | 48 ++++ .../GlobalISel/inst-select-fminnum-ieee.v2s16.mir | 22 ++ .../AMDGPU/GlobalISel/inst-select-fminnum.mir | 174 +----------- .../AMDGPU/GlobalISel/inst-select-fminnum.s16.mir | 48 ++++ .../GlobalISel/inst-select-fminnum.v2s16.mir | 22 ++ .../CodeGen/X86/clear_upper_vector_element_bits.ll | 300 ++++++++------------- test/CodeGen/X86/load-partial.ll | 60 +---- test/Instrumentation/HWAddressSanitizer/alloca.ll | 2 +- .../HWAddressSanitizer/kernel-alloca.ll | 2 +- .../SanitizerCoverage/stack-depth.ll | 4 +- test/Verifier/intrinsic-immarg.ll | 2 +- 33 files changed, 498 insertions(+), 967 deletions(-) create mode 100644 test/CodeGen/AMDGPU/GlobalISel/inst-select-fmaxnum-ieee.s16.mir create mode 100644 test/CodeGen/AMDGPU/GlobalISel/inst-select-fmaxnum-ieee.v2s16.mir create mode 100644 test/CodeGen/AMDGPU/GlobalISel/inst-select-fmaxnum.s16.mir create mode 100644 test/CodeGen/AMDGPU/GlobalISel/inst-select-fmaxnum.v2s16.mir create mode 100644 test/CodeGen/AMDGPU/GlobalISel/inst-select-fminnum-ieee.s16.mir create mode 100644 test/CodeGen/AMDGPU/GlobalISel/inst-select-fminnum-ieee.v2s16.mir create mode 100644 test/CodeGen/AMDGPU/GlobalISel/inst-select-fminnum.s16.mir create mode 100644 test/CodeGen/AMDGPU/GlobalISel/inst-select-fminnum.v2s16.mir