[Tcwg-commits] [llvm] branch stable updated (baf328e6a81 -> f5fafaf67c3)

This is an automated email from the git hooks/post-receive script.

unknown user pushed a change to branch stable in repository llvm.

from baf328e6a81 Updating branches/google/stable to r313876 adds d4b6c99f73c [SystemZ] Improve optimizeCompareZero() adds fdc1645b20c [mips] Do not pass redundant IsN64 flag to MCELFObjectTarge [...] adds cff5a9f329b [mips] Implement generation of relocations "chains" used by [...] adds 4ea0368021d [X86][SSE] Add PSHUFLW/PSHUFHW tests inspired by PR34686 adds 93b713bb17f [DWARF] Shrink AttributeSpec from 24 to 16 bytes. adds 3ef466f15f4 Add missing file from r313884. adds 5185caa70db [Power9] Spill gprs to vector registers rather than stack adds 2462b0299b0 [lit] Add a test for the builtin config map. adds ab669421b20 llvm-dwarfdump: Add support for the --arch command line option. adds 6b798196cb7 [lit] Don't norm case when inserting into the config map. adds dcafc63419d Fix buildbot failures, add mtriple to gpr-vsr-spill.ll adds 20a3d67d3ac [DAGCombiner] Remove duplicate code from visitZERO_EXTEND adds 329d53a0601 [x86] add more tests for node-level FMF; NFC adds 84148478f0f Use ArrayRef. NFC. adds c02a4f5a57b [NVPTX] Implemented bar.warp.sync, barrier.sync, and vote{. [...] adds 67be5f5362c llvm-dwarfdump support --debug-frame=<offset> and --eh-fram [...] adds 1efe4ef3109 [SelectionDAG] Pick correct frame index in LowerArguments adds 0e1ce271574 Re-land r313825: "[IR] Add llvm.dbg.addr, a control-depende [...] adds 5586629f295 [DAGCombiner] Slightly simplify some code by using APInt::i [...] adds 45b741c841c [dwarfdump] Add verbose output for .debug-line section adds 1481a4e7b6d [llvm-readobj] Fix big-endian byte swap in WindowsResourceDumper. adds 7946cf61b73 [AArch64] Fix bug in store of vector 0 DAGCombine. adds 215eafd2d92 [lit] Actually do normalize the case of files in the config map. adds 1f30221bfed [lit] Refactor out some more common lit configuration code. adds 4d7a2deb50d Fix a bug in llvm-objdump when disassembling using the wron [...] adds 4d15ba88e58 Revert "[lit] Refactor out some more common lit configurati [...] adds 3e7d32b3f1f Enable the reuse of values computed in a previous loop iteration. adds 5b211046b6d Add a testfile that I missed in a previous commit that adde [...] adds 9d2ff104110 Resubmit "[lit] Refactor out some more common lit configura [...] adds 08eb053d050 Revert "Add a testfile that I missed in a previous commit t [...] adds c155f16c175 Simplify the logic for truncating UID and GID. NFC. adds fa103009049 Use raw_ostream in functions that don't need to seek. NFC. adds b9223fa5888 [Hexagon] - Fix testcase for the HexagonVectorLoopCarriedRe [...] adds 203c90ba80c Convert the archive writer to use Error. adds 93978cb0f65 Fix a bug in a historic bitcode testcase. NFC. adds 4a8e703e4d6 Fix a bug in a historic bitcode testcase. adds 79ea5b55558 [CodeGen] Fix some Clang-tidy modernize-use-bool-literals a [...] adds 3c413a77fae Fix unused variable warning. adds dea07996e1b Reformat. adds 164f11b5481 HexagonVectorLoopCarriedReuse.cpp: Apply LLVM_ATTRIBUTE_UNU [...] adds 909d377831a Rename markAsErased to erase, as pointed out in a previous [...] adds d6812a1a39f AArch64: support SwiftCC properly on AAPCS64 adds badbc448ca5 bpf: refactor inst patterns with more mnemonics adds e112a2f2368 bpf: refactor inst patterns with better inheritance adds e2a1c4ada18 bpf: add 32bit register set adds 4f849aab610 bpf: initial 32-bit ALU encoding support in assembler adds b9244afbcd5 [X86] Updating the test case for FMF propagation. adds 30c7ecd783f [AVR] Remove the 'IsN64' argument to 'MCELFObjectWriter' adds d02c6caeae3 [mips] clang-format MipsTargetMachine.cpp adds 7080e068b5c [dwarfdump] Add support for redirecting output to a file adds 229871c6966 [obj2yaml] Don't crash for input files without symbol table adds fe5f8bde97a [dwarfdump] Fix ambiguous call to make_unique adds df96e34e7f9 [ARM] Add missing selection patterns for vnmla adds 80f2292e134 Recommit r310809 with a fix for the spill problem adds feb3f29994b [ARM] Fix assembly and disassembly for VMRS/VMSR adds 361ee558bab Remove the default clause from a fully-covering switch to a [...] adds cbb0a9e68ec Rework loop predication pass adds 9bd5ef38697 [X86] Combining CMOVs with [ANY,SIGN,ZERO]_EXTEND for cases [...] adds 925005914c5 [TableGen] Return StringRef from ValueTypeByHwMode::getMVTName adds e0d71d7de0b [x86] update test to use FileCheck; NFC adds 5d966915af6 [x86] auto-generate complete checks; NFC adds 36d03a02886 [x86] remove unnecessary OS specifier from test adds bd3b41b4696 [SCEV] Generalize folding of trunc(x)+n*trunc(y) into foldi [...] adds a536e063886 [TableGen] Replace InfoByHwMode::getAsString with writeToStream adds 538a163cf2f Revert "[TableGen] Replace InfoByHwMode::getAsString with w [...] adds 6c716cac043 Check vector elements for equivalence in the HexagonVectorL [...] adds 4f7a8129916 Remove trailing whitespace. NFCI. adds ee1c054f4d0 [Falkor] Add falkor CPU to host detection adds b4d4e8cba86 llvm-ar: Don't add an unnecessary alignment in gnu mode. adds 55d3e2aced7 [TargetTransformInfo] Handle intrinsic call in getInstructi [...] adds bbd7d72ffd7 [TableGen] Replace InfoByHwMode::getAsString with writeToStream adds 1f90df4d887 [XRay] support conditional return on PPC. adds d3fa505559b llvm-ar: align the first archive member consistently. adds 0cbbfe2ecf7 Move code to a helper function. NFC. adds 2c77a5ae102 [InstCombine] Make cases for ICMP_UGT/ICMP_ULT use similar [...] adds 6f218ee4501 [InstCombine] Simplify check for RHS being a splat constant [...] adds 6aa096704ad [InstCombine] Move the call to isSignBitCheck into getDeman [...] adds 90ee340dfd3 [x86] swap order of srl (and X, C1), C2 when it saves size adds 1ad2a81d996 [x86] shiftRightAlgebraic -> shiftRightArithmetic; NFC adds 0b345b230ba [InstCombine] Add constant splat handling to one of the ICM [...] adds 93f389e6f13 [PowerPC] Mark P9 scheduling model complete adds 3bb5dfb4a9c [x86] remove over-specified platform from test config adds 51f66a7377d Fixed broken links in docs. adds f8632484192 [InstCombine] Remove a FIXME from a test that was fixed in [...] adds d75d4fb90db [InstCombine] Add test cases for known bits simplifications [...] adds e402b549bad [InstCombine] Teach foldICmpUsingKnownBits to simplify SLE/ [...] adds 7d52b2262ee Fix uninteneded fallthrough detected by GCC warning adds c98f57feb9a [X86] [MC] fixed non optimal encoding of instruction memory [...] adds 3840975c3ab [CodeGen] Fix some Clang-tidy modernize-use-default-member- [...] adds 4e65a6d127c [CodeGen] Fix build bots which uses old Clang broken in r31 [...] adds 97ca964f3d1 [Support] Rename tool_output_file to ToolOutputFile, NFC adds 1fe9675efd2 Commit missing fixes for tool_file_rename adds 73de9558751 [PowerPC] Eliminate compares - add i32 sext/zext handling f [...] adds c8d8ded82d1 [X86] Remove is the isVINSERT*Index/isVEXTRACT*Index predic [...] adds cd280b1099f [X86] Move the getInsertVINSERTImmediate and getExtractVEXT [...] adds 47a09dc91f3 [PowerPC] Eliminate compares - add i32 sext/zext handling f [...] adds 2e0c5c57b49 [PowerPC] Eliminate compares - add i32 sext/zext handling f [...] adds b16f95a6305 [x86] add an add+shift test for follow-up suggestion from D [...] adds 7dd44c92eb1 [x86] reduce 64-bit mask constant to 32-bits by right shifting adds 7167deb90f1 [X86] Regenerate i64 to v2f32 bitcast test adds 86fc9ce7521 [Verifier] Stop accepting broken DIGlobalVariable(s). adds d6aa26f4422 [AVR] Implement getCmpLibcallReturnType(). adds 3122050e4b0 [X86] Make sure we still mark the full register as implicit [...] adds 213f7476549 [AVX-512] Add pattern for selecting masked version of v8i32 [...] adds 4eb888f6d2a [PowerPC] Eliminate compares - add i64 sext/zext handling f [...] adds d6c1b8e6520 [X86][SSE] Add support for extending bool vectors bitcasted [...] adds 8acef122ba4 [X86][SSE] Add more tests for shuffle combining with extrac [...] adds 0db7d56cb6b Fix signed/unsigned warning adds f878b261551 [X86] Add IFMA instructions to the load folding tables and [...] adds 6b1a4eba116 [X86] Add tests to show missed opportunities to fold broadc [...] adds fa55abb96d2 [X86] Make IFMA instructions during isel so we can fold bro [...] adds bb3c660e87f [CodeGenPrepare][NFC] Rename TargetTransformInfo::expandMem [...] adds ce5fe1366cc [SLP] Support for horizontal min/max reduction. adds ad0d5b1b249 Adding missing feature to goldmont. adds 6aaf3f78093 [AArch64] Add basic support for Qualcomm's Saphira CPU. adds 8fbc96c2499 [PowerPC] Eliminate compares - add i64 sext/zext handling f [...] adds 0046b20ccd3 [X86][LLVM]Expanding Supports lowerInterleavedStore() in X8 [...] adds 097a5100b5f Use {} instead of make_pair and an iterator for the inserti [...] adds c8ffb38de5f [DebugInfo] Sort the SDDbgValue list before assuming it is [...] adds 61389a6da0b Remove trailing whitespaces. adds 752909f8e3f [InstCombine] remove extract-of-select vector transform adds 26f60ee8f1a revert r314117 because there are bogus clang tests that dep [...] adds fdfb455fef1 ARM: Use the proper swifterror CSR list on platforms other [...] adds c0f59399924 [ARM] Fix -Wdangling-else warning. adds 9baffb265da [SimplifyIndvar] Replace the srem used by IV if we can prov [...] adds 6ede4fd456b ARM: One more fix for swifterror CSR set adds fe8f134a7ce [SimplifyIndvar] Minor change to refine r314125, NFC adds 0e85612ceab [AVX-512] Replace large number of explicit patterns that ch [...] adds 6932000c35e [Hexagon] Make getHexagonSubRegIndex take reference instead [...] adds 737f60180af [NVPTX] added match.{any,all}.sync instructions, intrinsics [...] adds 3fcdad2025e [Hexagon] Better determination of register classes in bit tracker adds cbd061d36af [SLP] Add a test for PR32086, NFC. adds 70035721e40 [SelectionDAG] Teach simplifyDemandedBits to handle shifts [...] adds ccc98ee70f6 [X86] [ASM INTEL SYNTAX] fix for incorrect assembler code g [...] adds ba3e4c801a5 Revert "[NVPTX] added match.{any,all}.sync instructions, in [...] adds a6970ac4e2a [Hexagon] Avoid unused variable warnings in Release builds. adds 00b5bff2c2d [InstCombine] remove extract-of-select vector transform (2nd try) adds 408651e8a47 [llvm-objcopy] Refactor code to include initialize method adds 4161f0e5767 [X86] Make all the NOREX CodeGenOnly instructions into post [...] adds 4bbcb4ce020 [X86] Don't select anyext GR32->GR64 to SUBREG_TO_REG. Use [...] adds 5b3e3e1523a [InstCombine] Move an optimization from foldICmpAndConstCon [...] adds f75a3bb2689 [ARM] Regenerate vcvt test checks. adds 57ba6ae7a75 [ARM] Add tests for vcvt followed by store. adds 94c6269f606 [ARM] Fix tests for vcvt+store to return void. adds e509babaee1 X86: remove R12 from CSR on Windows x64 SwiftCC adds 33e9c8a0777 [GlobalISel] Update the documentation and comments for G_EXTRACT adds 17f687fd5a2 [GlobalISel] Update the documentation for G_SEQUENCE adds ae447724e40 [GlobalISel] Update the documentation and comment for G_[UN [...] adds 6e7d96de4f8 Revert r312724 ("[ARM] Remove redundant vcvt patterns."). adds 1e4d340840d Add section headers to SpecialCaseLists adds 2a8831de38e Modernize comments adds a83f8fe1f1f Modernize comments adds 35ccd0b31ce [llvm-cov] Warn if -show-functions is used without query files adds ab0b78f6342 [docs] llvm-cov: Make docs for boolean options more consistent adds 7f93769bed0 [AVR] Use 1-byte alignment for all data types adds fca6e8be464 [AVR] When lowering shifts into loops, put newly generated [...] adds c35197f6ec3 [AVR] Prefer BasicBlock::getIterator over Function::begin() adds 20fef3d710e [AVR] Fix the build after setting alignment to 1 in r314179 adds 77cad59acfa TargetLibraryInfo: Stop guessing wchar_t size adds ec9231b4bae CMake: Add option to set LLVM_ENABLE_DUMP adds f3898aeacac [X86] Finishing broadcastf32x2 and broadcasti32x2 intrinsic [...] adds 42371bcef72 [dsymutil] Better support for symbol aliases adds 074df004cb1 Revert "[X86] Make all the NOREX CodeGenOnly instructions i [...] adds 71e7a8ba899 Don't move llvm.localescape outside the entry block in the [...] adds d14bfe208b2 Tidyup P->getComplexPatternInfo call by moving it inside if [...] adds 80bdd134cd9 [x86] fix pr29061 adds 5f82c061104 [DSE] Merge stores when the later store only writes to memo [...] adds b21bc942ba0 [X86][XOP] Merge rotation opcodes with AVX512 equivalents. NFCI. adds ac9a500e738 [dwarfdump] Skip 'stripped' sections adds 91716b55745 [Hexagon] Fix initialization of HexagonSubtarget adds d011edc35b9 [Hexagon] Fix a typo: #ifndef DEBUG -> #ifndef NDEBUG adds c15cf948d8d [X86] Add support for v16i32 UMUL_LOHI/SMUL_LOHI adds 6753dbe0416 [mips] Use llvm-dwarfdump to simplify the test. NFC adds b636450ff9d [NVPTX] added match.{any,all}.sync instructions, intrinsics [...] adds 4eb01045b57 [llvm-objcopy] Add support for dynamic relocations adds f4af085184f [WebAssembly] Use function/global index space in WasmSymbol adds 4ab489f31f2 [InstCombine] Remove one use restriction on the shift for c [...] adds 9bfa11f2be5 [X86][LLVM]Expanding Supports lowerInterleavedStore() in X8 [...] adds 559fb26604c [PowerPC] Reverting sequence of patches for elimination of [...] adds a3e78229c08 [WebAssembly] Model weakly defined symbols as wasm exports adds 69e14576bb1 [X86] Fix typo in comment. NFC adds c430219a7d4 [X86] Don't emit X86::MOV8rr_NOREX from X86InstrInfo::copyPhysReg. adds a7a57c235e2 Recommit r314151 "[X86] Make all the NOREX CodeGenOnly inst [...] adds bdeb8d97009 [X86] Fix register class name in a comment. NFC adds 438c3afb252 [AArch64][Falkor] Fix correctness bug in falkor prefetcher [...] adds 07ef866ba83 [AArch64][Falkor] Fix bug in falkor prefetcher fix pass. adds c43cadab75b [BypassSlowDivision] Improve our handling of divisions by c [...] adds 8610eddfd7d [Dominators] Invalidate DFS numbers upon edge deletions adds d984b2cfdab Initialize the RelocationSectionBase::Section member. adds efd0065556b Reland: [llvm-objcopy] Add support for dynamic relocations adds 342e0df15d9 [SimplifyIndVar] Constant fold IV users adds 62b26114df7 [XRay] convert FDR arg1 log entries adds bb96774b04a [XRay] fix the -Werror build by handling all enum cases in [...] adds 9bccb6a5639 [SelectionDAG] Make NewSDValueDbgMsg print target specific [...] adds 6a89530f247 [X86] Add avx512bw command lines to the 256-bit vector idiv tests. adds 4f3c2f38a74 MemorySSAUpdater: Only add phis to insertedphis if we actua [...] adds ec87ba2f3cd [X86] Use extract128BitVector in LowerMULH so we can extrac [...] adds 728eef59d3d [X86] Correct byte offsets and data types in a comment. NFC. adds 1c1a8893a99 [X86] Remove erroneous callsite offsetting in SJLJ landing pads adds 689eef08f4c [X86] Fix SJLJ struct offsets for x86_64 adds 7027a0ccda7 [XRay] initialize all members of YAMLXRayRecord for -Wmissi [...] adds 9ef915d6bc2 [ARM] isTruncateFree fix adds 68d31bd128b [llvm-cov] Improve const-correctness of filters. NFC. adds 932c395059b [dwarfdump] Add support for -debug-loc=OFFSET adds 8d542e127f3 [dwarfdump] Add support for -debug-line=OFFSET adds edfbacb90b8 [dwarfdump] Fix printing of .debug_line offset. adds 4ef348edf8a Use const where possible. NFCI. adds 13077c99b1a [X86][AVX] Improve (i4 bitcast (v4i1 x)) handling for 256-b [...] adds d9d38bf8718 [test] Don't verify .debug_line offsets in bitcode tests. adds 41219080eeb [X86][AsmParser] fix PR32035 adds dccccced431 [Misched]: Remove double call getMicroOpFactor.NFC. adds 0265ec7ebad [PowerPC] eliminate unconditional branch to the next instruction adds f2b3e49ff8d [RegAllocGreedy] Fix spelling error, "inteference" -> "inte [...] adds 90ca67c4f69 Typo: const MCSchedModel SchedModel -> const MCSchedModel & [...] adds d86313ae7b9 X86 Tests: Unsigned saturation subtraction tests. NFC. adds 9da33de7dae [X86][SKX][KNL] Updated regression tests to use -mattr inst [...] adds ba6de61c301 [InlineCost] add visitSelectInst() adds 4bac65ed047 [SimplifyCFG] add a struct to house optional folds (PR34603) adds a7bf6677ff7 [llvm-cov] Create directory structure when filtering using [...] adds aee6b7a6b8f [Support] mapped_file_region: store size as size_t adds 13e889d253c [Support] mapped_file_region::size() returns size_t adds 950974fdb5b Revert "[llvm-cov] Create directory structure when filterin [...] adds c4d738472bd [SLP] fix typos/formatting; NFC adds 873ecc1aa0d [Misched] : Fix typo in comment. NFC. adds b0ef3feec1b [AArch64][Falkor] Ignore SP based loads in HW prefetch fixups. adds 580c45b12d8 [InstCombine] Gating select arithmetic optimization. adds 2bda7e8fa98 [support] mapped_file_region: and fix the windows code too adds 463b87bb2b4 [SLP] Fix crash on propagate IR flags for undef operands of [...] adds 3f855776a66 [X86] In combineLoopSADPattern, pad result with zeros and u [...] adds 468b64ac6c5 [X86] Rewrite the zero vector checks in lowerV2X128VectorSh [...] adds 3962d561a63 [CodeGen] Emit necessary .note sections for -fsplit-stack adds 3e68c7d424e [X86][SSE] Pull out variable shuffle mask combine logic. NFCI. adds b0991e061ca Revert r314248 "[X86] Don't emit X86::MOV8rr_NOREX from X86 [...] adds f0f332b0a5c Revert r314249 "Recommit r314151 "[X86] Make all the NOREX [...] adds 22a815a49ac [MachineOutliner] AArch64: Avoid saving + restoring LR if possible adds de8eb76ebd7 Do not remove a target file in FileOutputBuffer::create(). adds de9cae20fec Cleanup some problems with LLVM_ENABLE_DUMP in release buil [...] adds 0a891e05bfa [CMake] Fix typo: "in-tree" -> "in-source" (NFC) adds 55cbcceb16c Fix off-by-one error in TarWriter. adds 18ed8f9b454 Rename LoopUnrollStatus to LoopUnrollResult; NFC adds 5322884fd86 LoopDeletion: use return value instead of passing in LPMUpd [...] adds f391e18bcdf Return the LoopUnrollResult from tryToUnrollLoop; NFC adds 5e0e7e83214 Fix -Wunused-variable for Release build. adds 27f9857973e Update the description of AVR32 for the ELFDumper adds f1654930d1d Revert r314017 '[InstCombine] Simplify check for RHS being [...] adds 4e27573cfe2 Reverted r313993. adds 2036b38fe19 Check for overflows when calculating the offset in GetGEPCost. adds 5c883452a8e [CodeGen] Fix some Clang-tidy modernize-use-default-member- [...] adds 76b3e046e79 Fix a UBsan bot. adds a420002dfe2 [ORC] Update the GlobalMappingLayer interface to fit the er [...] adds e87cf87e451 Use a BumpPtrAllocator for Loop objects adds df6ca162269 bpf: add new insns for bswap_to_le and negation adds e6d6266fc76 [DAGCombiner] Fix an off-by-one error in vector logic adds 3b0221c706c [X86] Adding more cases to horizontal [f]add/[f]sub for avx512. adds 444969315ae [RISCV] Define RISC-V specific e_flags adds e3cc458019c [RegAllocGreedy]: Allow recoloring of done register if it's [...] adds 5f9771e7422 [RISCV] Add common fixups and relocations adds 84b05de9b1b [PowerPC] eliminate partially redundant compare instruction adds f0e3ca1cab8 Teach TargetInstrInfo::getInlineAsmLength to parse .space d [...] adds 078c2c3fc49 [llvm-cov] Create directory structure when filtering using [...] adds c4a1886529a [x86][AsmParser] Allow some more MS size directives MS allo [...] adds 5133f6fc61d [LVI] Move LVILatticeVal class to separate header file (NFC). adds b02f52d6bfc [LoopInfo] Don't poison random memory regions. adds 4b8314b0f01 [DebugInfo] Do not extend range for physreg in LiveDebugVariables adds e5e1c850f5c [X86] Add overflow intrinsic test in preparation for D38161. adds 2b11cf60dbe [LoopUnroll] Fix use after poison. adds 55a93de5029 Docs: fix link to Debugger intrinsic functions adds 50fa9920212 [mips] Remove codegen support for branch likely instructions. adds 332ba6e124b Use SDValue::getConstantOperandVal helper. NFCI. adds 6bae1b9b2b8 [dwarfdump] Verify that CUs have a unit DIE. adds e7870d75ef7 [SystemZ] Custom-expand ATOMIC_CMP_AND_SWAP_WITH_SUCCESS adds 4abc80e6ee6 [X86] Use correct subvector index when combining two insert [...] adds f742fd0c957 [X86] Remove dead code from X86ISelDAGToDAG.cpp multiply handling adds 018bd7a983b [X86] Use BWI instructions to improve lowering of v32i8 MULHU/S adds a10cceeff41 [JumpThreading] Preserve DT and LVI across the pass adds 5ed9e8f1fe1 [ORC] Fix the type of RTDyldObjectLinkingLayer::NotifyLoadedFtor. adds 81f2386de42 llvm-dwarfdump: implement --find for .apple_names adds 2f5de20dc01 try and appease gcc adds 722730c46a8 Address further review feedback. (NFC) adds ca18e7029be [X86] Move a setOperation action for ISD::TRUNCATE near ano [...] adds f60ee048c48 [X86] Use target independent ZERO_EXTEND/SIGN_EXTEND nodes [...] adds 61bb9eeae65 [AVX512] Add avx512bw command lines to 128-bit idiv tests. adds d44b0dacb76 MIR: Serialize CaleeSavedInfo Restored flag adds 7dd572926b8 [ARM] Fix SJLJ exception handling when manually chosen on a [...] adds 6c2fc10a756 [ARM] Restore the right frame pointer register in Int_eh_sj [...] adds 9bdd09f11f1 Fix -Werror build. adds 61087147981 [X86] Make use of vpmovwb when possible in LowerMULH adds a4828c8a028 [SystemZ] Fix fall-out from r314428 adds 6222c06a1cd [x86] add tests for possible insertelement to shuffle trans [...] adds dfc0d5fadca [Hexagon] Fix some Clang-tidy modernize and Include What Yo [...] adds 86b6138b9a6 [llvm-rc] Add VERSIONINFO parsing ability. [6/8] adds df99c09b49c bpf: fix a bug for disassembling ld_pseudo inst adds 82ee1641579 ARM: Fix cases where CSI Restored bit is not cleared adds e3ae595976c [llvm-rc] Fix-up for r314468 (argument-dependent lookup in [...] adds c7efeba6682 [X86] Don't select (cmp (and, imm), 0) to testw adds 3564b1df4b8 [MachineOutliner][NFC] Simplify logic in pruneCandidates adds 59066489d76 [llvm-rc] Add integer expressions parsing ability. [7/8] adds 0bce04127f1 [llvm-rc] Add user-defined resources parsing ability. [8/8] adds 4d5765b0a51 llvm-dwarfdump: add support for .apple_types in --find adds 38bee040986 [llvm-rc] Import all make_unique invocations from llvm namespace. adds 547ff0af111 llvm-dwarfdump: support .apple-namespaces in --find adds ff009706562 Revert "[BypassSlowDivision] Improve our handling of divisi [...] adds ab92725cda4 llvm-readobj: fix a few typos (NFC) adds b4a38ea7e32 [CMake] Fix typo "Wraning" (NFC) adds f49f1e15a71 [ORC] Replace decltype with a concrete type to make MSVC happy. adds 41247e1b33d Make find_opt_files vararg adds 81ce39488db [X86][MS-InlineAsm] Extended support for variables / identi [...] adds 70d137c4eff [mips] Reordering callseq* nodes to be linear adds 553e12e54cd [dwarfdump][NFC] Consistent errors and warnings with --verify adds 41ca6917d80 [Triple] Add AMDPAL operating system type adds 2532de2a09e [AMDGPU] AMDPAL scratch buffer support adds 8ba98f908f0 [AMDGPU] calling conventions for AMDPAL OS type adds 3e5e51d7490 [mips] Add test cases for dext/dins family of instructions adds 898afa74566 [X86][SSE] Added more tests for vector multiplications as u [...] adds 8b705cd891a [mips] Add missing license info, formatting changes. NFCI adds ea9242ae10c Revert "[mips] Reordering callseq* nodes to be linear" adds 9b5b40c60d9 [mips] Reordering callseq* nodes to be linear adds de1b8350674 Fix Wmismatched-tags warning. adds be4356b5b53 Small modification <NFC> adds e596ed00ebb [ARM] v8.3-a complex number support adds e11634051c3 [X86] Improve codegen for inverted overflow checking intrinsics. adds 1be91bb29f0 Fix spelling in comments. NFCI. adds e2ff20cbfac [SystemZ] implement shouldCoalesce() adds fd8d5dac849 Use the basic cost if a GEP is not used as addressing mode adds da47d9d5d0e AMDGPU: VALU carry-in and v_cndmask condition cannot be EXEC adds 0fbd59fa126 [dwarfdump][NFC] Consistent printing of address ranges adds d21bc491edf [ThinLTO] Use decimal suffix for promoted values to match d [...] adds 80d2bc6c372 AMDGPU: fix bad test exposed by r314522 adds 33bfd3f5775 [SimplifyIndVar] Do not fail when we constant fold an IV us [...] adds e2864173a35 [WebAssembly] Allow each data segment to specify its own alignment adds 3038317918b [test] Enable LeakSanitizer on 64-bit Darwin ASan llvm builds adds 4d726914b00 Fix Wmismatched-tags warning. adds 94e8fbe9e8a Display relative hotness with two decimal digits after the [...] adds e37621ba47c [llvm-rc] Serialize HTML resources to .res files (serializa [...] adds 5e3e825e822 Use LLVM_ENABLE_ABI_BREAKING_CHECKS correctly adds afe863129f5 [llvm-rc] Refactoring needed for ACCELERATORS and MENU resources. adds e0d97dea2f3 [LV] Use correct insertion point when type shrinking reductions adds b121e77d2ef [llvm-rc] Serialize ACCELERATORS to .res files (serializati [...] adds 73692018517 [CMake] Remove `CMAKE_.*_OUTPUT_DIRECTORY` (NFCI) adds 35bfb7ddfe6 Revert "[CMake] Remove `CMAKE_.*_OUTPUT_DIRECTORY` (NFCI)" adds 94348110325 [CodeGen] Fix some Clang-tidy modernize-use-using and Inclu [...] adds 682384e698e Revert "Use the basic cost if a GEP is not used as addressi [...] adds 9e5998cdf76 Eliminate PHI (int typed) which has only one use by intptr adds ea529937ced [llvm-rc] Serialize MENU resources to .res files (serializa [...] adds c10eefd292d Revert 314561 due to debug build assertion failure adds a4f110d4590 fix 80 column violation. adds a46819d67a7 CodeGen: Fix pointer info in expandUnalignedLoad/Store adds 8b431a94698 [AMDGPU] Set fast-math flags on functions given the options adds 9fda176b0eb Add comments adds 7f359b277e4 Fix 80 column violations adds 7de891a778f llvm-dwarfdump: implement the --name lookup option. adds 9721275d8de typos adds bbf12f304bd [llvm-rc] Serialize DIALOG(EX) to .res files (serialization [...] adds 082ee267829 Recommi r314561 after fixing over-debug assertion adds 8d817415560 [X86] Support v64i8 mulhu/mulhs adds 28d0dba22b6 Fix buildbot failure -- tighten type check for matching phi adds aaae73db732 Revert r314435: "[JumpThreading] Preserve DT and LVI across [...] adds 351d690bf5c [X86][SKX] Added codegen regression test for avx512 instruc [...] adds 02744294cd7 Code refactoring for the interleaved code <NFC> adds a7fb2dd0115 [X86][SSE] Add vector truncation cases inspired by PR34773 adds c80e022c96d [AVX-512] Add patterns to make fp compare instructions comm [...] adds 206263fa1ee [X86][SSE] Fold (VSRAI (VSHLI X, C1), C1) --> X iff NumSign [...] adds 72af0b0a77f Refactor the SamplePGO profile annotation logic to extract [...] adds a8255deb08c Regenerate mul combine tests to update broadcast comment. adds 9eca46bbae1 NewGVN: Make OpIsSafeForPhiOfOps non-recursive adds 7e81ef7f179 NewGVN: Allow dependent PHI of ops adds 25bd82ac686 NewGVN: Evaluate phi of ops expressions before creating phi node adds 1d6610a9fac NewGVN: Fix PR 34473, by not using ExactlyEqualsExpression [...] adds e60b5028619 Fix typo [NFC] adds 679bac5c86e Revert "Fix typo [NFC]" adds 46c0c09def8 Fix typo. NFC adds 61b704697a4 Separate the logic when handling indirect calls in SamplePG [...] adds 474d2da2775 [lit] Fix running lit tests in unconfigured source dir adds b56aa1718fc Adding test for interleved, case stride 4 vf64 store<NFC>. adds ba1d57e4a9a Revert r314579: "Recommi r314561 after fixing over-debug as [...] adds 1ef604eff7b pre-commit adding test for broadcastm pattern adds be19c2be9d6 [x86] formatting; NFC adds 7ea96b31758 [X86][SSE] Add shuffle combining tests with PACKSS/PACKUS adds 62a43ff365b [X86][SSE] Improve shuffle combining of PACKSS instructions. adds 5b915478413 [X86][AVX2] Simplify PACKUS combine test adds e980715bfa9 [X86][SSE] Add faux shuffle combining support for PACKUS adds 5875fb14831 [X86] Remove a couple unnecessary COPY_TO_REGCLASS from som [...] adds 7525c7b0755 [X86] Change register&memory TEST instructions from MRMSrcM [...] adds ecaac1300e9 [InstCombine] Use APInt for all the math in foldICmpDivConstant adds 29fbd6fadb6 [Hexagon] Patch to Extract i1 element from vector of i1 adds dfd2a391d04 [Hexagon] Check vector elements for equivalence in the Hexa [...] adds 3375d243c2b [X86] Use _NOREX MOVZX instructions for some patterns even [...] adds 727767e42d0 [X86] Use a bool flag instead of assigning an unsigned to t [...] adds e08a3aa992b [X86] Fix copy pasto in X86FastISel::fastEmitInst_rrrr. adds c81fe57ff2e [X86][LLVM]Expanding Supports lowerInterleaved{store|load}( [...] adds 74e82e28b5a [X86] Cleanup uses of computeKnownBits by using MaskedValue [...] adds 37eec1b4487 Fix typo in comment. NFCI. adds 86ba0ab2a72 [PowerPC] support ZERO_EXTEND in tryBitPermutation adds ece8aef25d6 [X86][SSE] matchBinaryVectorShuffle - add support for diffe [...] adds 6ed9ec6f65f [X86][SSE] Add createPackShuffleMask helper function. NFCI. adds 15907ace485 [Debug info] Handle endianness when moving debug info for s [...] adds 7d8bfe52566 [X86][SSE] Fix -Wsign-compare problems introduced in r314658 adds dcae9be81fc remove duplicate comments, reposition related functions; NFC adds 7b4a30a7edf [AsmParser] Support GAS's .print directive adds 84282c5aaa0 use range-for-loops; NFCI adds 615c74e7a3b Regenerate test. NFCI. adds 9cbc0865712 Regenerate test (missing broadcast constant comments). NFCI. adds b35c6f985a5 Regenerate test (missing broadcast constant comments). NFCI. adds 6b14a36476a [X86][SSE] Add PACKSS/PACKUS constant folding tests adds 5295aa52c19 [dwarfdump] Add -show-form adds 319e85781bc Eliminate ftrunc if source is know to be rounded adds 669e5cb88da CodeView symbol dumper: use symbolic names for registers adds 50b210a97a6 Update getMergedLocation to check the instruction type and [...] adds 03048ddd782 [InstCombine] add icmp (lshr X, C1), C2 test; NFC adds fc20547ae6d [InstCombine] remove one-use restriction for icmp (shr exac [...] adds 733fe2f2313 Move the stripping of invalid debug info from the Verifier [...] adds e88f2db963d Add support for Myriad ma2x8x series of CPUs adds 6e552158b75 Fix two header comments. NFC. adds 83a8b8b87c9 [InstCombine] add icmp (shr X, Y), 0 test; NFC adds affb6c229ed [InstCombine] auto-generate complete checks; NFC adds c31f9e0d715 AMDGPU: Fix potentially incorrectly matching check lines adds 3af6a4e447f AMDGPU: Fix typos adds f1d042a0877 Add ELFOSABI_FIRST_ARCH, ELFOSABI_LAST_ARCH and start using [...] adds 4d1447f87d8 Remove dead file. adds 706e8dc44cb llvm-dwarfdump: support the --ignore-case option. adds 1fa1ab3a502 [X86][NFC] Add X86CmovConverterPass to the pass registry. adds 4d5dcaafb6e [X86] Run dos2unix on two disassembler tests. adds 311d8cc3a28 Remove trailing whitespace to trigger re-cmaking adds d990d288642 Re-enable "[MachineCopyPropagation] Extend pass to do COPY [...] adds 705bd5960bf [PowerPC] Temporarily disable the test introduced by r314666 adds f61c0bbf0e7 Template the sparse propagation solver instead of using voi [...] adds 43c006fd8d2 [PowerPC] Revert r314666. adds 0e47622a91a [PassManager] Retire cl::opt that have been set for a while. NFCI. adds f7bb6862c7d [InstSimplify] teach SimplifySelectInst() to fold more vect [...] adds 623647c9607 AMDGPU: Remove global isGCN predicates adds 84be8d28a04 SparseSolver: Rename getOrInitValueState to getValueState, [...] adds eb5fecf4d16 LTO: Improve error reporting when adding a cache entry. adds ee23d30e7a7 Rewrite a function so that it doesn't use pointers to point [...] adds 4ca8fdba4d4 [X86] Add AVX512 check lines to the cost model truncate test. adds 5f8513e7ad7 [Legalizer] Add support for G_OR NarrowScalar. adds ca4640c46ad [InstCombine] Replace an equality compare of two APInt poin [...] adds 42d7f5ca74d [InstCombine] Change a bunch of methods to take APInts by r [...] adds 42c9fd02c2e [Lint] Avoid failed assertion by fetching the proper pointer type adds 4495cb19285 [X86] Provide the LSDA pointer with RIP relative addressing [...] adds 3a2d5b51008 [ObjectYAML] Handle SHF_COMPRESSED adds c9f056db02f [trivial] fix format, NFC adds 5533e5fbcb5 [RISCV] Parse RISC-V eflags in ObjectYAML adds b02d7df9d92 [RISCV] Add missed test case for r314770 adds 7ef69e2f260 [llvm-readobj][RISCV] Pretty-print RISCV e_flags adds 813edffd7a1 ISel type legalization: add debug messages. NFCI. adds 13e3610bacf [Assembler] Report multiple near misses for invalid instructions adds 1f4dc266e2a [MiSched] - Simplify ProcResEntry access adds 57e133c4e0d [X86][SSE] Add support for PACKSS/PACKUS constant folding adds 396a0724234 [X86][SSE] Add support for shuffle combining from PACKSS/PACKUS adds 26693c769c9 Remove unused variable. NFCI. adds 4bdc127326d [ARM] Use new assembler diags for ARM adds b0c3c28f198 [DebugInfo] Handle endianness when moving debug info for sp [...] adds b863c40437d [llvm-cov] Hide files with no coverage from the index when [...] adds 7fa3570b3ba [WebAssembly] MC: Support for init_array and fini_array adds 7bd839f42ba [InlineCost, NFC] Extract code dealing with inbounds GEPs f [...] adds c527eca47f9 [X86][SSE] Add support for lowering shuffles to PACKSS/PACKUS adds 0c78a7a9de2 [ARM, Asm] Remove dead code causing MSan failure. adds cacf9441bd7 [X86][SSE] Add support for decoding PACKSS/PACKUS shuffles [...] adds a22fcf205ad [ARM, Asm] Fix ubsan failure caused by out-of-range enum value adds dbfce9ebe79 [CGP] In optimizeMemoryInst handle select similarly to phi adds 3db5064fa12 [CGP] Make optimizeMemoryInst capable of handling multiple [...] adds 09115192aca [mips] Enable spilling and reloading of the dsp register set. adds 4d5b9d65b54 [ARM, Asm] Use correct source location for register tokens adds 7083930287f [Dominators] Add DFS number verification adds fe3c8f9982a [AsmParser] Add DiagnosticString to AsmOperands in tablegen adds a11b8ac3545 [ARM] Use table-gen'd assembly operand diags in ARM asm parser adds 24232117ea0 [Dominators] Don't use default parameter in lambda adds 0d5a4eca189 [SLP] Vectorize jumbled memory loads. adds 32d7f21fff4 Revert the change that accidentally went in r314806. adds 70deadb1713 Use sched_getaffinity instead of std::thread::hardware_conc [...] adds 62d6fa47275 [X86][SSE] Add bool vector extraction test cases from PR15215 adds c3ef7ae13ac Revert "Re-enable "[MachineCopyPropagation] Extend pass to [...] adds 87aa3050e6e [X86] Add non-SSE tests for PR15215 as well adds 05dde13ff85 [dwarfdump] Add -lookup option adds d89c639135b [test] Fix llvm-dwarfdump/cmdline.test adds f6c62f9ae3d [DebugInfo] Correctly coalesce DBG_VALUEs that mix direct a [...] adds 0f3480d826f CodeView: Provide a .def file with the register ids adds 3aeae94e5d8 Implement David Blaikie's suggestion for comparison operators adds c67053f29b9 Fix expectations in MC wasm init-fini-array test adds 771c4b9eb5b Revert r314806 "[SLP] Vectorize jumbled memory loads." adds f8a9b3953bd Revert r314817 "[dwarfdump] Add -lookup option" adds f6bdff925ba Fix -Wcovered-switch-default warnings from r314821 adds 673f1ddc208 [AMDGPU] Avoid predicated execution of the basic blocks con [...] adds 924d87d4be6 [AMDGPU] implemented pal metadata adds b11d8d7e5f8 [InstCombine] Use isSignBitCheck to simplify an if statemen [...] adds 62322d8c8e0 [PowerPC] Revert P9 scheduling model to incomplete adds eac7f31901a [MachineOutliner] Fix off-by-one in cost model adds 4706e74f4b6 [InstCombine] add tests for icmp gt/lt (shr X, C1), C2; NFC adds 92fd2e397c0 Refactor DIBuilder dbg intrinsic insertion, NFC adds 7624630b81c AMDGPU: Add ELFOSABI_AMDGPU_PAL adds 23bcd6d565a Pre-compute the tail of the archive adds 93ca2ee3267 [X86] Remove dead declaration convertArgMovsToPushes, NFC adds 4b145dd1170 AMDGPU: Add ELFOSABI_AMDGPU_MESA3D adds 044f6a47264 [Dominators] Make eraseNode invalidate DFS numbers adds eb47c09ba93 AMDGPU/Docs: Follow up on review feedback in https://review [...] adds b922e2ff025 AMDGPU: Expand setcc for v2i32 and v4i32 adds 9cb20ab95d4 AMDGPU: Expand setcc for v2f32 and v4f32 adds ffbb88fc8ab llvm-dwarfdump: implement the --regex option in combination [...] adds efc17009321 [AArch64] Use LateSimplifyCFG after expanding atomic operations. adds f3dc1163069 Simplify multikey_qsort function. adds f4e8e0363a4 Add a manpage for llvm-dwarfdump. adds 811e9302ebd [FuzzerUtil] Partially revert D38481 on FuzzerUtil adds 138faec1eef Move verbosity check for remarks to the diag handler adds 0df2d3e4b69 [X86] Fix using the SJLJ jump table on x86_64 adds 880b83d5900 [UnreachableBlockElim] Use COPY if PHI input is undef adds 66848ca5f7c Revert r314879 "[UnreachableBlockElim] Use COPY if PHI inpu [...] adds c68f96368b8 [IRCE] Temporarily disable unsigned latch conditions by default adds 2a53f0ee9e3 Recommit [UnreachableBlockElim] Use COPY if PHI input is undef adds e584a7b630a [MC] - Don't assert when non-english characters are used. adds 69863c05230 [llvm-cov] Fix showing title when filtering and not outputt [...] adds 930c4c0ea15 [X86] Improvement in CodeGen instruction selection for LEAs [...] adds 7426522d8b7 [ARM, Asm] Change grammar of immediate operand diagnostics adds 78762a19e4c [ARM] Add diag string for movw/movt immediates in assembly adds 28edec75f19 [AVR] Fix displacement overflow for LDDW/STDW adds 2e07eada6ab [AVR] Insert JMP for long branches adds f0dc6f9696a [AVR] Elaborate LDWRdPtr into `ld r, X++; ld r+1, X` adds 5001c418eb0 [AVR] Factor out mayLoad in tablegen patterns adds c54be30bc81 [AVR] Implement LPMWRdZ pseudo-instruction's expansion. adds c7c50afdcad [gold-plugin] - Fix compilation after LLVM update (r314883). NFC. adds 178d8a3378e [X86][SSE] Add support for lowering unary shuffles to PACKS [...] adds 0f51cc0c6a7 [X86][SSE] Early out from ComputeNumSignBitsForTargetNode. NFCI. adds c0d3fd047b1 [NFC] clang-format lib/Transforms/Scalar/MergeICmps.cpp adds 593ed575ce2 [InstCombine] add 'exact' variants of all tests; NFC adds af1c4151ad2 Also update MachineORE after r314874. adds c5599f675fb [OptRemark] Move YAML writing to IR adds 953b9fd37ae bpf: fix an insn encoding issue for neg insn adds 868d9bb5b7b "[ARM] Mark flaky test MachineBranchProb.ll unsupported aga [...] adds 406408a5da0 [X86] Redefine MOVSS/MOVSD instructions to take VR128 regcl [...] adds a0070218a51 [test] Fix append_path in the empty case adds 21b336006c6 [X86][SSE] Add support for lowering v8i16 binary shuffles t [...] adds 90edfc7134c [Dominators] Take fast path when applying <=1 updates adds 85da10aa69a [llvm-objcopy] Fix major layout bugs in llvm-objcopy adds e8cda5736b7 Revert r314886 "[X86] Improvement in CodeGen instruction se [...] adds cba96dc3b22 [Hexagon] Add a member Subtarget to HexagonInstrInfo, NFC adds d57faf858c7 [X86][AVX] Improve (i8 bitcast (v8i1 x)) handling for v8i64 [...] adds 9f2abf5c52f Revert D38481 due to missing cmake check for CPU_COUNT adds e3f6227d569 Recommit : Use the basic cost if a GEP is not used as addre [...] adds 7afcace1cd8 [TargetTransformInfo] Check if function pointer is valid be [...] adds 2ba1670f7b9 Recommit r314561 after fixing msan build failure adds dfc9ea2a051 [SimplifyCFG] put the optional assumption cache pointer in [...] adds a72e2a9037b Bring r314809 back. adds 2766ade041a [LoopDeletion] Move deleteDeadLoop to to LoopUtils. NFC adds d1dce4497d5 Convert an APInt to int64_t properly in TTI::getGEPCost(). adds 3f5061a5cff Fix a -Wparentheses warning. NFC. adds 587a4b04705 [MachineBlockPlacement] Make sure PreferredLoopExit is clea [...] adds 59b282a39e4 Do not call Loop::getName on possibly dead loops adds c09a13ddab2 delete commented out code. adds b7b34f85c55 clang-format file. adds f1bd8070e1e AMDGPU: Correctly set EI_OSABI based on the os adds b151df8f6db AMDGPU: Fix not accounting for instruction size in bundles adds e86553295b9 [InstCombine] Improve support for ashr in foldICmpAndShift adds 5eacfa4990a AMDGPU: Do not fold clamp instructions when sources are different adds ac8ec29c42d AMDGPU: Add comment about clamps adds 2646cf2c19e [X86] Fix some Clang-tidy modernize-use-using and Include W [...] adds cd539c40a90 Revert r314928 to investigate thinLTO bootstrap failure adds abd8a85848e Enabling new pass manager in LTO (and thinLTO) link step. adds 728dd9a060f [XRay][tools] Support arg1 logging entries in the basic log [...] adds e2da263c289 Minor refactoring regarding Cast::isNoopCast(), NFC adds 17f5bd1520b [MergeICmps] Disable mergeicmps if the target does not want [...] adds 8114ee377bf [InstCombine] Fix a vector splat handling bug in transformZ [...] adds bdbb17febd5 Revert "[MergeICmps] Disable mergeicmps if the target does [...] adds fbdce7000bf [MC] - llvm-mc hangs on non-english characters. adds b71dbeaf08f [DebugInfo] Insert DEBUG_VALUEs after each register redefinition adds 27b9512501c [mips] Place certain 64 bit FPU instructions in their own d [...] adds f7ceddc7e61 Re-land "[MergeICmps] Disable mergeicmps if the target does [...] adds 0e8a63e67fb [LV] Fix PR34711 - widen instruction ranges when sinking casts adds 3c69ee55401 [TablgeGen] : Tidy up CodeGenSchedule. NFC. adds 895743db761 revert r314698 - [InstCombine] remove one-use restriction f [...] adds a9a80eaeeed Revert "Re-land "[MergeICmps] Disable mergeicmps if the tar [...] adds 5eb1a9dfa98 [LV] Fix PR34743 - handle casts that sink after interleaved loads adds 9b90153e769 AMDGPU: Add and set AMDGPU-specific e_flags adds 0292ee9cab3 [X86] Fix chains update when lowering BUILD_VECTOR to a vec [...] adds 5b4e1784b6c [ProfileData] Fix data racing in merging indexed profiles adds 29481eae6bd [RDF] Simplify construction of maximal registers adds 16b0d7598e2 AMDGPU: Set v2i32 any_extend to expand adds 890a6bd126c [mips] implement .set dspr2 directive adds f139ed831d4 [SparsePropagation] Move member definitions to header (NFC) adds 300b37a6ada [PassManager] Run global optimizations after the inliner. adds bfe76f9ddff [PassManager] Improve the interaction between -O2 and ThinLTO. adds dfc1eabfcef [X86] Simplify X86 epilogue frame size calculation, NFC adds 86891507833 [ARM/AARCH64] Make test MachineBranchProb.ll more robust an [...] adds 6bfe1d944a7 [NewPassManager] Run global dead code elimination after the [...] adds 631431e17e9 [llvm-dsymutil] Add support for __swift_ast MachO DWARF section adds ed5f2cfa23f [dsymutil] Fix unused variable warning adds ad31280af50 Revert "[llvm-dsymutil] Add support for __swift_ast MachO D [...] adds 629b8be51be Added phdr upper bound checks to ElfObject. adds 6af8afba5ac [Hexagon] Give uniform names to functions changing addressi [...] adds 49e2cc7d53a [llvm-dsymutil] Add support for __swift_ast MachO DWARF section adds 0b7b0d3b7e4 Annotate VP prof on indirect call if it is ICPed in the pro [...] adds 98ed767d27b [dsymutil] Fix typo in swift-ast.test adds ef0c677e625 [Hexagon] Make PS_fi and PS_fia extendable (they both expan [...] adds b1eb7bb6ec1 [InstCombine] improve folds for icmp gt/lt (shr X, C1), C2 adds 365cb32dfed [WebAssembly] Add the rest of the atomic loads adds 0c3ae2bea6f [X86] Extract CATCHRET handling from emitEpilogue, NFC adds 718dba15cd1 ModuleUtils: Stop using comdat members to generate unique m [...] adds 1a8db32d971 [MBP] Remove an invalid assert. adds bb46295e2f8 Revert "[llvm-dsymutil] Add support for __swift_ast MachO D [...] adds 9d89f00c5e6 NewGVN: Factor out duplicate parts of OpIsSafeForPHIOfOps adds bcebc161537 [CodeExtractor] Fix multiple bugs under certain shape of ex [...] adds 6df72b9a11b [PM] Retire disable unit-at-a-time switch. adds 80d30e12ccf Roll forward r314928 adds f7351883ca6 [TableGen] : CodeGenInsrtuction modify to range loop. NFC. adds 13426d53c59 Re-land "[MergeICmps] Disable mergeicmps if the target does [...] adds d51f64169ed Revert "[MergeICmps] Disable mergeicmps if the target does [...] adds 139a55f53b9 [X86][SSE] Add SKX cpu tests to SSE/AVX scheduling tests (D38443) adds 94302cb16c0 [MergeICmp][NFC] Make test tuple-four-int8.ll more readable. adds da3da48a1c8 [SystemZ] Enable machine scheduler. adds 58cf43cb16f [ARM] GlobalISel: Mark shifts as legal for s32 adds 6f200df43da [llvm-dsymutil] Add support for __swift_ast MachO DWARF section adds 3552a30e85e [ARM] GlobalISel: Map shift operands to GPRs adds f1af77a152a [TableGen] Simplify SubtargetEmitter adds d7c63220746 [llvm-objdump] Add RAII for xar apis adds 89f711604f5 Strip trailing whitespace adds e4864187fd9 [ARM] GlobalISel: Select shifts adds 5124768496a Guard xar RAII behind HAVE_LIBXAR adds 01343e961e7 Directly return promoted direct call instead of rely on str [...] adds 1b6a51a1425 Support: Rewrite Windows implementation of sys::fs::rename [...] adds 91aeb5cbd27 [MC] Use unique_ptr to manage WinFrameInfos, NFC adds 287608ccc37 [AMDGPU] New 64 bit div/rem expansion adds 066f09ec598 [dsymutil] Emit valid debug locations when no symbol flags are set adds 841dee048a5 [ARM] GlobalISel: Make tests less strict adds e959bd0e608 Run pyformat on lit code. adds 19ac6f8ea49 [lit] Improve tool substitution in lit. adds fe63ecd5a01 Bitcode: add an auto-upgrade for LTO section name adds 637eed4139c Revert "[dsymutil] Emit valid debug locations when no symbo [...] adds 5066e855699 [PEI] Remove required properties and use 'if' instead of st [...] adds 0ef919dcd45 [GlobalISel] Fix legalizer trying to process a deleted inst [...] adds eadc313c6ab llvm-dwarfdump: Add an option to collect debug info quality [...] adds e14de92ad45 Unify spelling. adds 44bde8dadb8 [llvm-rc] Add optional serialization support for DIALOG(EX) [...] adds 57c865bc5db Revert "Roll forward r314928" adds 4c72b95c52e [llvm-rc] Serialize CURSOR and ICON resources to .res adds 93bb30da3ff [llvm-rc] Serialize VERSIONINFO resources to .res files. adds 84ad96bc3f0 [llvm-rc] Serialize STRINGTABLE statements to .res file. adds 080f10e7ac1 [llvm-rc] Serialize user-defined resources to .res files. adds b231046a7d1 [llvm-rc] Implement escape sequences in .rc files. adds 9fb72f1b560 [dwarfdump] Verify that unit type matches root DIE adds 03855d14ca9 [AVX512] Fix TERNLOG when folding broadcast adds fa05ed80887 [InstCombine] rename SimplifyDivRemOfSelect to be clearer, [...] adds 88aa4b2a22c [llvm-rc] Fix some endianness errors. adds 1b2747a59f6 [InstCombine] use correct type when propagating constant co [...] adds 98224a5b7b2 [MachineOutliner] Disable outlining from LinkOnceODRs by default adds ee0bb0a0d79 [X86] Correct result type for the flag result of RDSEED and [...] adds 58d1ad0fcd3 [X86] Update an outdated comment about SjLj adds c36f66203e3 [TableGen] Avoid unnecessary std::string creations adds 963a551b0a7 [X86][SSE] Improve shuffling combining with horizontal operations adds f3cf85398c3 [TableGen] Avoid repeated find calls in CodeGenDAGPatterns [...] adds aa08c2ffa61 [InstSimplify] add tests to show we can do better at foldin [...] adds bd27e7ebf8d [X86] Add X86ISD::CMOV to computeKnownBitsForTargetNode and [...] adds 1302400e29a [SelectionDAG} Use KnownBits::isUnknown and hasConflict. NFC adds f55d8baac07 [X86][SSE] Match bitcasted v4i32 BUILD_VECTORS for v2i64 sh [...] adds fd99b118939 [X86][SSE] Match bitcasted BUILD_VECTOR of constants for v2 [...] adds 6fc4cdbca90 [X86] Use getConstantOperandVal to simplify some code. NFC adds ecabb5f6bd1 [X86] Remove ISD::INSERT_SUBVECTOR handling from combineBit [...] adds 0fafb9f9dd4 [X86] If we see an insert of a bitcast into zero vector, ca [...] adds 7e5d086d1e5 [X86] Simplify some code in getInsertVINSERTImmediate and g [...] adds e22eb3ecee0 [X86] Add new attribute to X86 instructions to enable marki [...] adds e583d968d3a [X86] Stop LowerSIGN_EXTEND_AVX512 from creating v8i16/v16i [...] adds cb927390eb0 [X86][TableGen] Recommitting the X86 memory folding tables [...] adds 3268f32591f [X86] Add missing entries in 'MemoryFoldTable2Addr' to get [...] adds 2d2436c4b66 [X86][SKX] Adding the scheduling information for the SKX target. adds d423174935d [X86][XOP] Add XOP oddshuffles tests adds d20b82b8579 [AArch64][GlobalISel] Make G_PHI of p0 types legal. adds 6a8905aab30 [AArch64][GlobalISel] Add a test case for G_PHI of p0 regba [...] adds 0c84366cbf7 [AArch64][GlobalISel] Add a test case for G_PHI of p0 instr [...] adds 38f13eadc70 Make more constructors constexpr or use =default. adds 5c8afd4442a [X86] Prefer MOVSS/SD over BLENDI during legalization. Remo [...] adds 630a56bdcd4 [X86] getTargetConstantBitsFromNode - add support for decod [...] adds 52122df05bd [TableGen] Simplify, add range_loop in CodeGenSchedule adds fc2f034a22f [X86] Regenerate fast-isel-select-pseudo-cmov.ll to prepare [...] adds f02c2bd152c Remove unused variables. No functionality change. adds 5443e842ccf [X86][SSE] Add test case for PR27708 adds 4ba5a28d5f0 Tidyup with clang-format. NFCI. adds a038303fae6 [X86][SSE] Don't call combineTo inside combineX86ShufflesRe [...] adds f78fbad6987 Remove unused variables. No functionality change. adds 9736c3f1956 [X86] Enable extended comparison predicate support for SETU [...] adds 98ac0873118 [X86] Remove a setLoadExtAction from the AVX512 section tha [...] adds ce393d3fb11 [AArch64] fix typos in test assertions adds 18fc4d6b1d8 [x86] regenerate test checks; NFC adds f78df63bf03 [AArch64] Improve codegen for inverted overflow checking in [...] adds d4b67a3fb6c [DAG] combine assertsexts around a trunc adds ed3baeed7e7 [llvm-rc] Have the tokenizer discard single & block comments. adds c453306c9b8 [TableGen] remove make_range where not necessary adds 4902d028516 [SLP] Test for wrongly vectorized set of extractelements, NFC. adds 87b0f4a33ca [dsymutil] Emit valid debug locations when no symbol flags are set adds 24dbfe7f156 Fix after r315079 adds 963e18e5116 [InstCombine] fix formatting; NFC adds 2e2586a99af [MC] Use a unique_ptr<MCAssembler> for MCObjectStreamer's A [...] adds 280c6ad6bc0 [globalisel] Add support for ValueType operands in patterns. adds 5d1b2d36c7b Fix some C++ value / reference semantics issues. adds 9af4e0a8307 [SLP] Add test for reversed load, NFC. adds 8fa507233db [X86] Unsigned saturation subtraction canonicalization [the [...] adds 3444540e65f Add a helper to build Copy instructions in MachineIRBuilder adds fa480807151 [GISel]: Fix generation of illegal COPYs during CallLowering adds 890f4dee43f [llvm-objdump] Use initializer list for scoped xar api cons [...] adds d2b6fe6165d [DWARF] DW_TAG_imported_unit is not a unit type. adds 331cf989fcb [MC] Plumb unique_ptr<MCMachObjectTargetWriter> through cre [...] adds 99cee99bfa1 Fix LLDB build for Android. adds 7541255d534 [llvm-rc] Try again to fix errors on big endian systems. adds 3b8950a6d6b Rename OptimizationDiagnosticInfo.* to OptimizationRemarkEmitter.* adds 37437af14bb [MC] Plumb unique_ptr<MCELFObjectTargetWriter> through crea [...] adds 1d8cdbb64b2 [MC] Plumb unique_ptr<MCWinCOFFObjectTargetWriter> through [...] adds 520952c51d5 Fix Wasm build after r315254 adds 726d93c06ce [MC] Suppress .Lcfi labels when emitting textual assembly adds 4010882fb45 [MC] Plumb unique_ptr<MCWasmObjectTargetWriter> through cre [...] adds be1ef6a68c7 [SEH] Use reportError instead of report_fatal_error for bad [...] adds 261c462b950 Give a test a triple adds 26935e73bc7 [MC] Properly diagnose badly scoped .cfi_ directives adds 60c5ae542c1 Renable r314928 adds 9a553e994e8 [AVX512] Add patterns to commute integer comparison instruc [...] adds b59966146a6 [RISCV] Fix build after r315254 adds 4a53d4080de Ignore all duplicate frame index expression adds cdaf07d82e8 Re-land "[MergeICmps] Disable mergeicmps if the target does [...] adds db2b26768df MCWinCOFFObjectWriter.h: Fix modules build in rL315257. adds a59b5e16be9 SILoadStoreOptimizer.cpp: Fix build; Clang doesn't like "us [...] adds ed65875cbdc Fix for PR34888. adds 36c8eeeaefd [SCCP] Propagate integer range info for parameters in IPSCCP. adds 5c5defdc33a [X86][SKYLAKE] Update regression test to differentiate betw [...] adds 6c69a3d38c9 [SCCP] Fix mem-sanitizer failure introduced by r315288. adds 0e4cc5998cf [AsmParser] Add DiagnosticString to register classes in tablegen adds 098eeb5eccc [llvm-dwarfdump] Print type names in DW_AT_type DIEs adds 269a7003bb6 Revert "[llvm-dwarfdump] Print type names in DW_AT_type DIEs" adds 73de2f1810f AMDGPU: Split MUBUF offset into aligned components adds fe1782b4a97 [ARM, Asm] Add diagnostics for general-purpose register operands adds dd15603e130 [ARM, Asm] Add diagnostics for floating-point register operands adds 40bc0f3ba8b [ARM, Asm] Harden GNU LDRD/STRD aliases against invalid inputs adds 60e48ff0923 [DAGCombine] Fix for shuffle to vector extend for non power [...] adds bceed5cdaf6 [mips] Partially fix PR34391 adds 66e957cb476 after fixing the i386 case adds b41c27781db [x86] add tests for insertelement; NFC adds d4f424c7168 [PowerPC] Add missing record form instructions to the P9 Sc [...] adds 771d2097016 Re-land "[llvm-dwarfdump] Print type names in DW_AT_type DIEs" adds 772b1aac6f7 [mips] Duplicate the reciprocal instruction definitions for FP32 adds 1eab66d0f85 [TableGen] Convert VarDef to range_loop. NFC. adds 768ffd59959 [X86][AVX512] Regenerate element insertion/extraction tests adds 8e46b87a2e8 [WebAssembly] Narrow the scope of WebAssemblyFixFunctionBitcasts adds e471346b606 [MC] Thread unique_ptr<MCObjectWriter> through the create.* [...] adds 9831f636a84 Revert "[SCCP] Fix mem-sanitizer failure introduced by r315288." adds 199012c02cd Revert "[SCCP] Propagate integer range info for parameters [...] adds 39e960bcb47 [MC] Add a missing <memory> include left out of r315327. adds 7f16d502241 [MC] Add another missing <memory> include left out of r315327. adds ba29b4f8b61 [lit] Only enable LSan on darwin when clang supports it adds 6c0a029b61d [WebAssembly] Update MCObjectWriter and associated interfac [...] adds 2e7f7eae9d7 [llvm-objdump] Disable leak checking on an llvm-objdump test adds a37e165e436 Debug Info: Fix the SDLoc propagation for a DAGCombiner rule adds 773d0e069a4 temporary adds cde4888b1c1 Revert "temporary" adds 0ef99ca2943 [llvm-objcopy] Add support for removing sections adds de6c3080eda Simplify. NFC. adds 0e3d04a1c6e Return Expected from createRTDyldELFObject. adds d4ae77eb46a Try to make gcc happy. adds cbdd3896ec2 [opt-viewer] Don't Decode HTML bytes for Python 2 adds d015c78f400 Support: On Windows, use CreateFileW to delete files in sys [...] adds 091c043b907 [AMDGPU] Lower enqueued blocks and generate runtime metadata adds e2d20cb2602 Convert two uses of ErrorOr to Expected. adds 08b65a5b143 [SparseSolver] Rename getLatticeState to getExistingValueSt [...] adds d341fb05641 AMDGPU: Fix incorrect selection of pseudo-branches adds c043e78878a Convert condition to an early exit (NFC). adds 16961e0820c AMDGPU: Fix failure to select branch with optnone adds 2d1082f2c00 AMDGPU: Fix missing skipFunction calls adds 2788c957a55 [mips] Correct the instruction predicates for microMIPSr3 adds f4ea125f2db Classify llvm-cfi-verify. adds a1fdc616eca Simplify. NFC. adds d4fbc1add04 [X86] Fix some patterns that select VLX instructions, but w [...] adds c6f64890a26 [x86] fix prefix typos for CHECK lines; NFC adds ded3597f2c1 Use the first instruction's count to estimate the funciton' [...] adds 668e1d79841 Revert "Classify llvm-cfi-verify." adds 5c1b4435094 Make the ELFObjectFile constructor private. adds f2c4679069e [llvm-objcopy] Fix latent bug that allowed some Sections to [...] adds 26fb5a6e6c4 [SparsePropagation] Use SmallVector for work lists adds 2e192229994 [SparsePropagation] Let the Instruction work list hold Values. adds 4f80a5f9b0b Make the ELFFile constructor private. adds daa4acc2eb6 Support: Have directory_iterator::status() return FindFirst [...] adds 887aef72f39 [CodeGen] Fix some Clang-tidy modernize and Include What Yo [...] adds 6316ee82cce [X86] Add broadcast patterns that allow a scalar_to_vector [...] adds 02ce807db57 [Transforms] Fix some Clang-tidy modernize and Include What [...] adds c9dc2816f16 [llvm-objcopy] Add ability to remove multiple sections by name adds 9c03aa5c0a9 CodeGen: Add MachineInstr::getMF(). NFC adds 1842f4a81b0 CodeGen: Minor cleanups to use MachineInstr::getMF. NFC adds 194d21968b2 [X86] Add 128-bit version of vbroadcasti32x2 to shuffle com [...] adds a6676439bfc [X86] Remove temporary std::string creation from shuffle co [...] adds 061e7017039 Silence MSVC warnings about unsigned wrapping without UB adds 445025a8754 [MC] Have MCObjectStreamer take its MCAsmBackend argument v [...] adds 0ac357a2385 [llvm-objcopy] Add support for --strip-sections to remove a [...] adds 6298944c364 WIN32_FIND_DATA -> WIN32_FIND_DATAW. adds 9f81bdc36b4 Revert "[llvm-objcopy] Add support for --strip-sections to [...] adds c65eb3a4b70 [GVN] Don't replace constants with constants. adds 168a8230000 [IRCE] Do not process empty safe ranges adds ffec7873dea [LICM] Disallow sinking of unordered atomic loads into loops adds 7a02b7083f2 [GVN] Prevent LoadPRE from hoisting across instructions tha [...] adds 96eb407340c [X86] Added tests for TESTM and TESTNM (NFC) adds e2711b8afcd [Asm] Add debug tracing in table-generated assembly matcher adds d138a57d9ac [TableGen] Tidy up CodeGenSchedule.cpp adds f60024ebeb6 [llvm-rc] Fix spelling in message adds 0b9ad079a09 [NFC] Fix variables used only for assert in GVN adds 933d4a5ed6e llvm/module.modulemap: Move Support_TargetRegistry to let L [...] adds 7c1fbc09c9d llvm/module.modulemap: Create LLVM_MC_TableGen. It is used [...] adds 2b88f1857e8 [mips] Add support for parsing target specific flags for MIR adds 4dacf84570e [mips] Add missing tests from rL315451 adds 804feefa211 [RISCV] Fix build after r315327 adds d486e90488c [dsymutil] Timestmap verification for __swift_ast adds a951eff6275 [TargetLowering] Correctly track NumFixedArgs field of Call [...] adds 35e0e292400 Revert "[dsymutil] Timestmap verification for __swift_ast" adds 3c2898ccee0 [DAGCombiner] convert insertelement of bitcasted vector int [...] adds 143ffebf675 [InstCombine] add baseline tests for D38531; NFC adds 9f806a04386 [Pipeliner] Improve serialization order for post-increments adds e9c467fc405 [Pipeliner] Fix offset value for instrs dependent on post-i [...] adds 5075a9ba0a2 [X86] Remove MVT::i1 handling code from LowerTRUNCATE adds bdef5c495b4 Spelling mistake in comment. NFCI. adds 8a5a3a87a09 [Hexagon] Handle non-immediate operands to A2_addi in getIn [...] adds 86ab1f56e4e Convert an ErrorOr to Expected. adds a160c4529a9 Remove an unused include. adds 0aed7aeeba3 Convert a couple of ErrorOr to Expected. NFC. adds 2540c741d5a [NFC] Convert OptimizationRemarkEmitter old emit() calls to [...] adds a8a175e0de5 Convert a few ErrorOr to Expected. adds 7848ae3db61 Convert the last uses of ErrorOr in COFF.h. adds 3e4703639ca Remove unused include. adds e7c6ff09d78 [NFC] update test case so checks are not order dependent wh [...] adds f45980e68e5 Convert the last uses of ErrorOr in include/llvm/Object. adds 233a05308dd Reland "[llvm-objcopy] Add support for --strip-sections to [...] adds b6e79fcc2a2 [x86] avoid infinite loop from SoftenFloatOperand (PR34866) adds 7d7645fe0b3 [SCEV] Properly handle the case of a non-constant start wit [...] adds e315d738d1b [llvm-rc] Use proper search algorithm for finding resources. adds d5b424820cc [PowerPC] Utilize DQ-Form instructions for spill/restore an [...] adds a398a71f79c Fix incorrect integer literal suffix. adds 0782618d522 [MachineCombiner] Fix initialisation of LastUpdate for incr [...] adds 9c28c0a064b Reland 'Classify llvm-cfi-verify.' adds bdeacd17d75 [Hexagon] Make sure that new-value jump is packetized with [...] adds 7d539ce559f [codeview] Implement FPO data assembler directives adds 915045152dc Attempt to fix failing llvm-rc include-paths.text adds 6ac6915cc75 Really fix llvm-rc include-paths.test adds 761e543ac73 [Transforms] Fix some Clang-tidy modernize and Include What [...] adds c6786861d6b [Transforms] Revert r315516 changes in PredicateInfo to fi [...] adds b4627db34f3 Support: Work around missing SetFileInformationByHandle on Wine adds 44bc30dd6d6 AMDGPU/NFC: Rename code object metadata as HSA metadata adds 257828766ce AMDGPU/NFC: Minor clean ups in PAL metadata adds 6eb80ad92a5 AMDGPU/NFC: Minor clean ups in HSA metadata adds 8f9dd89f722 MachineOptimizationRemarkEmitter.h: Appease g++-4.8.2. See [...] adds 3a5178e70a9 MC Helpers for llvm-cfi-verify. adds dc62a47c34a [ADT] Make Twine's copy constructor private. adds 806f68bbab5 [MC] Have MCObjectStreamer take its MCAsmBackend argument v [...] adds b0c68019969 [X86] Sink X86AsmPrinter ctor into .cpp file, NFC adds 1c59d0201f4 Fix AMDGPU build issue adds d4118422e7e Revert "[ADT] Make Twine's copy constructor private." adds 8745c21c5c7 [codeview] Disable FPO in functions using EH funclets adds 00c6511247f Speculative build fix, apparently I built llc without my pa [...] adds 44764ec15d3 Revert r307036 because of PR34919. adds 949e6fe13da Speculative build fix 2 adds 89b77ce2ca3 docs: Add some information about Fuzzing LLVM itself adds 58e4a843472 llvm-isel-fuzzer: Handle a subset of backend flags in the e [...] adds 997df9e38f1 docs: Try to fix sphinx build adds 68b5d4b666e docs: Add some links to OSS Fuzz adds e1cafb1775d [SimplifyIndVar] Replace IVUsers with loop invariant whenev [...] adds fba3ac1b763 Revert r315545 "llvm-isel-fuzzer: Handle a subset of backen [...] adds fff82ffa0ee [cfi-verify] Fix unittest failures w/o x86 target adds 58658afbec9 Re-commit "llvm-isel-fuzzer: Handle a subset of backend fla [...] adds f799d906ab6 [RegisterCoalescer] Don't set read-undef in pruneValues, on [...] adds 0f48afc6226 [ScheduleDAGInstrs] fix behavior of getUnderlyingObjectsFor [...] adds b5e990c4ac8 [AsmParser] Suppress compile warning for targets with no re [...] adds f41d23076e4 Fix warnings. [-Wdocumentation] adds a7f8fe70ae8 Reinstantiate old/bad deduplication logic that was removed [...] adds 109da1d6748 MachineInstr: Make isEqual agree with getHashValue in Machi [...] adds e8c3c21d5e7 [cfi-verify] Fix typo, actually check X86 target adds 40ec2ef67db [X86][SSE] Pull out repeated INSERT_VECTOR_ELT code from Lo [...] adds eb998271ba6 [x86] replace isEqualTo with == for efficiency adds 5298935fe70 [dump] Remove NDEBUG from test to enable dump methods [NFC] adds fadd83b09ca [AMDGPU] For amdpal, widen interpolation mode workaround adds 818cdb5df7f [PowerPC] Add profitablilty check for conversion to mtctr loops adds 3bbc1ee830f Reintroduce "[SCCP] Propagate integer range info for parame [...] adds dc813ccd3fc [ValueTracking] return zero when there's conflict in known [...] adds 499a404a37c AMDGPU: Fix warnings introduced in r315526 adds 7e513564e2a Work around lack of Wine support for SetFileInformationByHa [...] adds 3df0d5d1718 [TableGen] Allow intrinsics to have up to 8 return values. adds c209885bf3b llvm-isel-fuzzer: Work around BUILD_SHARED_LIBS testing issues adds f00e16113a7 [codeview] Don't emit FPO data in funclet prologues adds a187b4878e7 [NVPTX] Implemented wmma intrinsics and instructions. adds 6beab2ebecb [X86] Add a bunch of -mcpu strings to the cpus.ll test. adds fb0b5f597f6 AMDGPU/NFC: Move AMDGPU specific note types to ELF.h adds 29de9d738ea Implement custom lowering for ISD::CTTZ_ZERO_UNDEF and ISD::CTTZ. adds 0aacd96bb74 [X86] Add CLWB intrinsic. llvm part adds 946dd324214 [LoopPredication] Support ule, sle latch predicates adds f392c19b446 Revert "Reintroduce "[SCCP] Propagate integer range info fo [...] adds 4d6b50c6a7c [DWARF] Fix bad comparator in sortGlobalExprs. adds 2a079134ab7 [LoopPredication] Check whether the loop is already guarded [...] adds 9eddd8e7ad8 [lit] Raise the logic for enabling clang & lld substitution [...] adds fcc479bedce [SelectionDAG] Simplify the ISD::SIGN_EXTEND/ZERO_EXTEND ha [...] adds 8520e4812b6 [cmake] Allow building fuzzers with OSS-Fuzz flags. adds a063107f8d1 TargetMachine: Merge TargetMachine and LLVMTargetMachine adds f157979d5fe [CVP] Process binary operations even when def is local adds 959cfda8753 [XRay][tools] Updated stacks tool with flamegraph output. adds 35546904813 Deprecate DwarfUnit::addBlockByrefAddress(). adds 9385cf15d1c Revert "TargetMachine: Merge TargetMachine and LLVMTargetMachine" adds 8187e7e3019 [Transforms] Fix some Clang-tidy modernize and Include What [...] adds b0d6477e54f [SelectionDAG] Const-correct the DemandedMask argument to o [...] adds 18264d1854a Add DK_Remark to SMDiagnostic adds 4d725c63e3f Removing default case statement from covered switch. adds 7e667e4d944 llvm-isel-fuzzer: Use the right REQUIRES line for r315599 adds 5cb6ac0fdba [llvm-isel-fuzzer] Use "--" as separator rather than '='. adds 862291753bb [SelectionDAG] Correct the early out in SelectionDAG::getZe [...] adds 19a3d870298 [X86] Add the test case for r315613 that I forgot to 'git add'. adds c88052663b0 docs: Improve the docs about llvm-isel-fuzzer on OSS Fuzz adds 8b8bd277b9e [SelectionDAG] Fix typo in comment. NFC adds 1a4f916514f [SelectionDAG] Cleanup the SIGN_EXTEND_INREG handling in co [...] adds ce7f87b95af [SCEV] Maintain loop use lists, and use them in forgetLoop adds 84540f4d964 [X86] Remove patterns that select unmasked vbroadcastf2x32/ [...] adds 18c35eb7c97 docs: Improve wording on building for fuzzing adds 44847b2e983 Disable gcov instrumentation of functions using funclet-bas [...] adds a0af046f398 [FileCheck] regexp doc update/fix adds e9712285e9e Revert r314923: "Recommit : Use the basic cost if a GEP is [...] new f5fafaf67c3 Updating branches/google/stable to r315680

The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.

Summary of changes: CMakeLists.txt | 12 +- bindings/ocaml/llvm/llvm_ocaml.c | 2 +- cmake/config-ix.cmake | 3 + cmake/modules/AddLLVM.cmake | 18 +- docs/AMDGPUUsage.rst | 72 +- docs/CMakeLists.txt | 1 + docs/CommandGuide/FileCheck.rst | 11 +- docs/CommandGuide/llvm-cov.rst | 17 +- docs/CommandGuide/llvm-dwarfdump.rst | 134 +- docs/DeveloperPolicy.rst | 2 +- docs/FuzzingLLVM.rst | 245 + docs/GlobalISel.rst | 9 +- docs/LangRef.rst | 4 +- docs/LibFuzzer.rst | 72 +- docs/SourceLevelDebugging.rst | 62 +- docs/TypeMetadata.rst | 2 +- docs/index.rst | 4 + include/llvm/ADT/ArrayRef.h | 2 +- include/llvm/ADT/PointerIntPair.h | 2 +- include/llvm/ADT/PointerSumType.h | 2 +- include/llvm/ADT/STLExtras.h | 7 + include/llvm/ADT/StringExtras.h | 15 + include/llvm/ADT/Triple.h | 3 +- include/llvm/ADT/iterator.h | 8 +- include/llvm/Analysis/ConstantFolding.h | 6 + include/llvm/Analysis/DominanceFrontier.h | 2 +- include/llvm/Analysis/DominanceFrontierImpl.h | 2 +- include/llvm/Analysis/InlineCost.h | 2 +- include/llvm/Analysis/LoopInfo.h | 82 +- include/llvm/Analysis/LoopInfoImpl.h | 2 +- include/llvm/Analysis/LoopPass.h | 4 + include/llvm/Analysis/OptimizationDiagnosticInfo.h | 174 - include/llvm/Analysis/OptimizationRemarkEmitter.h | 168 + include/llvm/Analysis/RegionInfo.h | 4 +- include/llvm/Analysis/RegionInfoImpl.h | 4 +- include/llvm/Analysis/ScalarEvolution.h | 8 + include/llvm/Analysis/SparsePropagation.h | 403 +- include/llvm/Analysis/TargetLibraryInfo.h | 8 +- include/llvm/Analysis/TargetTransformInfo.h | 8 +- include/llvm/Analysis/TargetTransformInfoImpl.h | 45 +- include/llvm/Analysis/ValueLattice.h | 250 + include/llvm/Analysis/ValueTracking.h | 2 +- include/llvm/AsmParser/Parser.h | 28 +- include/llvm/BinaryFormat/Dwarf.h | 57 +- include/llvm/BinaryFormat/ELF.h | 78 +- include/llvm/BinaryFormat/Wasm.h | 5 +- include/llvm/CodeGen/AsmPrinter.h | 18 +- include/llvm/CodeGen/BasicTTIImpl.h | 104 +- include/llvm/CodeGen/CalcSpillWeights.h | 20 +- include/llvm/CodeGen/CallingConvLower.h | 9 +- .../llvm/CodeGen/GlobalISel/InstructionSelector.h | 3 +- .../CodeGen/GlobalISel/InstructionSelectorImpl.h | 51 +- .../llvm/CodeGen/GlobalISel/LegalizerCombiner.h | 29 +- include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h | 11 +- include/llvm/CodeGen/MIRYamlMapping.h | 10 +- include/llvm/CodeGen/MachineInstr.h | 11 + include/llvm/CodeGen/MachineLoopInfo.h | 4 +- include/llvm/CodeGen/MachineModuleInfo.h | 26 + include/llvm/CodeGen/MachineModuleInfoImpls.h | 11 +- .../CodeGen/MachineOptimizationRemarkEmitter.h | 17 +- include/llvm/CodeGen/MachineRegisterInfo.h | 2 - include/llvm/CodeGen/MachineScheduler.h | 4 +- include/llvm/CodeGen/Passes.h | 2 +- include/llvm/CodeGen/SelectionDAGNodes.h | 3 + include/llvm/CodeGen/SlotIndexes.h | 2 +- include/llvm/CodeGen/TargetSchedule.h | 2 +- include/llvm/Config/config.h.cmake | 6 + include/llvm/Config/llvm-config.h.cmake | 4 + include/llvm/DebugInfo/CodeView/CodeView.h | 52 +- .../llvm/DebugInfo/CodeView/CodeViewRegisters.def | 268 + .../llvm/DebugInfo/CodeView/CodeViewSymbols.def | 2 +- include/llvm/DebugInfo/CodeView/CodeViewTypes.def | 3 +- include/llvm/DebugInfo/DIContext.h | 32 +- .../DebugInfo/DWARF/DWARFAbbreviationDeclaration.h | 41 +- .../llvm/DebugInfo/DWARF/DWARFAcceleratorTable.h | 46 +- include/llvm/DebugInfo/DWARF/DWARFContext.h | 17 + include/llvm/DebugInfo/DWARF/DWARFDebugFrame.h | 7 +- include/llvm/DebugInfo/DWARF/DWARFDebugLine.h | 3 +- include/llvm/DebugInfo/DWARF/DWARFDebugLoc.h | 14 +- include/llvm/DebugInfo/DWARF/DWARFDebugRangeList.h | 2 + include/llvm/DebugInfo/DWARF/DWARFUnit.h | 21 +- include/llvm/DebugInfo/DWARF/DWARFVerifier.h | 22 +- .../llvm/ExecutionEngine/Orc/GlobalMappingLayer.h | 11 +- .../ExecutionEngine/Orc/RTDyldObjectLinkingLayer.h | 5 +- include/llvm/FuzzMutate/FuzzerCLI.h | 12 + include/llvm/IR/Attributes.h | 2 +- include/llvm/IR/AutoUpgrade.h | 2 + include/llvm/IR/CallSite.h | 6 +- include/llvm/IR/CallingConv.h | 23 +- include/llvm/IR/DIBuilder.h | 11 + include/llvm/IR/DebugInfoMetadata.h | 12 +- include/llvm/IR/DiagnosticInfo.h | 6 + include/llvm/IR/InstrTypes.h | 21 +- include/llvm/IR/Instruction.h | 15 + include/llvm/IR/IntrinsicInst.h | 34 +- include/llvm/IR/Intrinsics.td | 8 +- include/llvm/IR/IntrinsicsNVVM.td | 235 + include/llvm/IR/IntrinsicsX86.td | 25 +- include/llvm/IR/ModuleSummaryIndex.h | 2 +- include/llvm/IR/PassManager.h | 4 +- include/llvm/IRReader/IRReader.h | 12 +- include/llvm/LTO/LTO.h | 2 +- include/llvm/LTO/legacy/LTOCodeGenerator.h | 2 +- include/llvm/MC/MCAsmBackend.h | 3 +- include/llvm/MC/MCCodeView.h | 8 +- include/llvm/MC/MCELFObjectWriter.h | 10 +- include/llvm/MC/MCELFStreamer.h | 12 +- include/llvm/MC/MCMachObjectWriter.h | 13 +- include/llvm/MC/MCObjectFileInfo.h | 4 + include/llvm/MC/MCObjectStreamer.h | 13 +- include/llvm/MC/MCParser/MCAsmParser.h | 72 +- include/llvm/MC/MCParser/MCTargetAsmParser.h | 140 +- include/llvm/MC/MCSchedule.h | 4 +- include/llvm/MC/MCStreamer.h | 52 +- include/llvm/MC/MCValue.h | 9 +- include/llvm/MC/MCWasmObjectWriter.h | 5 +- include/llvm/MC/MCWasmStreamer.h | 7 +- include/llvm/MC/MCWinCOFFObjectWriter.h | 7 +- include/llvm/MC/MCWinCOFFStreamer.h | 6 +- include/llvm/Object/ArchiveWriter.h | 9 +- include/llvm/Object/COFF.h | 28 +- include/llvm/Object/COFFImportFile.h | 8 +- include/llvm/Object/ELF.h | 16 +- include/llvm/Object/ELFObjectFile.h | 102 +- include/llvm/Object/IRObjectFile.h | 4 +- include/llvm/Object/MachO.h | 10 + include/llvm/Object/ObjectFile.h | 11 +- include/llvm/Object/RelocVisitor.h | 8 +- include/llvm/Object/Wasm.h | 23 +- include/llvm/ObjectYAML/WasmYAML.h | 15 +- include/llvm/ProfileData/InstrProfReader.h | 4 +- include/llvm/ProfileData/SampleProf.h | 39 +- include/llvm/Support/AArch64TargetParser.def | 2 + include/llvm/Support/AMDGPUCodeObjectMetadata.h | 422 - include/llvm/Support/AMDGPUMetadata.h | 464 + include/llvm/Support/Allocator.h | 3 + include/llvm/Support/Compiler.h | 6 +- include/llvm/Support/FileSystem.h | 153 +- include/llvm/Support/GenericDomTree.h | 28 +- include/llvm/Support/GenericDomTreeConstruction.h | 117 +- include/llvm/Support/Process.h | 12 +- include/llvm/Support/ScaledNumber.h | 8 +- include/llvm/Support/SourceMgr.h | 3 +- include/llvm/Support/SpecialCaseList.h | 76 +- include/llvm/Support/TargetRegistry.h | 87 +- include/llvm/Support/ThreadPool.h | 4 +- include/llvm/Support/Threading.h | 8 + include/llvm/Support/ToolOutputFile.h | 12 +- include/llvm/Target/GenericOpcodes.td | 5 +- include/llvm/Target/Target.td | 28 + include/llvm/Target/TargetInstrInfo.h | 70 +- include/llvm/Target/TargetLowering.h | 18 +- include/llvm/Target/TargetRegisterInfo.h | 4 +- include/llvm/Target/TargetSelectionDAG.td | 2 +- include/llvm/Transforms/IPO/ConstantMerge.h | 6 +- .../llvm/Transforms/IPO/DeadArgumentElimination.h | 39 +- include/llvm/Transforms/IPO/ElimAvailExtern.h | 6 +- include/llvm/Transforms/IPO/FunctionImport.h | 28 +- include/llvm/Transforms/IPO/GlobalOpt.h | 5 +- include/llvm/Transforms/IPO/GlobalSplit.h | 8 +- include/llvm/Transforms/IPO/PartialInlining.h | 9 +- include/llvm/Transforms/SampleProfile.h | 4 +- include/llvm/Transforms/Scalar/GVN.h | 7 + include/llvm/Transforms/Scalar/LoopPassManager.h | 4 +- include/llvm/Transforms/Scalar/SimplifyCFG.h | 21 +- include/llvm/Transforms/Utils/CodeExtractor.h | 51 +- include/llvm/Transforms/Utils/FunctionComparator.h | 25 +- include/llvm/Transforms/Utils/Local.h | 61 +- include/llvm/Transforms/Utils/LoopUtils.h | 14 + include/llvm/Transforms/Utils/ModuleUtils.h | 3 +- include/llvm/Transforms/Utils/SSAUpdater.h | 29 +- include/llvm/Transforms/Utils/SSAUpdaterImpl.h | 75 +- include/llvm/Transforms/Utils/SimplifyIndVar.h | 3 +- include/llvm/Transforms/Utils/SymbolRewriter.h | 8 +- include/llvm/Transforms/Utils/UnrollLoop.h | 4 +- include/llvm/Transforms/Vectorize/LoopVectorize.h | 31 +- include/llvm/XRay/XRayRecord.h | 5 +- include/llvm/XRay/YAMLXRayRecord.h | 13 + include/llvm/module.modulemap | 24 +- lib/Analysis/AliasSetTracker.cpp | 2 +- lib/Analysis/BlockFrequencyInfoImpl.cpp | 2 +- lib/Analysis/CGSCCPassManager.cpp | 2 +- lib/Analysis/CMakeLists.txt | 4 +- lib/Analysis/CallGraph.cpp | 6 +- lib/Analysis/DependenceAnalysis.cpp | 2 +- lib/Analysis/DominanceFrontier.cpp | 2 +- lib/Analysis/IVUsers.cpp | 2 +- lib/Analysis/InlineCost.cpp | 160 +- lib/Analysis/InstructionSimplify.cpp | 5 +- lib/Analysis/LazyCallGraph.cpp | 6 +- lib/Analysis/LazyValueInfo.cpp | 480 +- lib/Analysis/Lint.cpp | 2 +- lib/Analysis/LoopAccessAnalysis.cpp | 2 +- lib/Analysis/LoopAnalysisManager.cpp | 6 +- lib/Analysis/LoopInfo.cpp | 8 +- lib/Analysis/LoopPass.cpp | 26 +- lib/Analysis/MemorySSA.cpp | 4 +- lib/Analysis/MemorySSAUpdater.cpp | 5 +- lib/Analysis/OptimizationDiagnosticInfo.cpp | 225 - lib/Analysis/OptimizationRemarkEmitter.cpp | 136 + lib/Analysis/PHITransAddr.cpp | 2 +- lib/Analysis/RegionInfo.cpp | 2 +- lib/Analysis/ScalarEvolution.cpp | 148 +- lib/Analysis/SparsePropagation.cpp | 351 - lib/Analysis/TargetLibraryInfo.cpp | 11 +- lib/Analysis/TargetTransformInfo.cpp | 4 +- lib/Analysis/Trace.cpp | 2 +- lib/Analysis/ValueLattice.cpp | 26 + lib/Analysis/ValueTracking.cpp | 50 +- lib/AsmParser/LLLexer.cpp | 2 + lib/AsmParser/LLParser.cpp | 10 +- lib/AsmParser/LLParser.h | 9 +- lib/AsmParser/LLToken.h | 2 + lib/AsmParser/Parser.cpp | 24 +- lib/BinaryFormat/Dwarf.cpp | 7 + lib/Bitcode/Reader/BitcodeReader.cpp | 2 +- lib/Bitcode/Writer/ValueEnumerator.cpp | 2 +- lib/CodeGen/AggressiveAntiDepBreaker.cpp | 54 +- lib/CodeGen/AggressiveAntiDepBreaker.h | 43 +- lib/CodeGen/AntiDepBreaker.h | 26 +- lib/CodeGen/AsmPrinter/AsmPrinter.cpp | 47 +- lib/CodeGen/AsmPrinter/CodeViewDebug.cpp | 4 + lib/CodeGen/AsmPrinter/DIE.cpp | 6 +- lib/CodeGen/AsmPrinter/DebugLocEntry.h | 2 +- lib/CodeGen/AsmPrinter/DwarfAccelTable.h | 9 +- lib/CodeGen/AsmPrinter/DwarfCompileUnit.cpp | 6 + lib/CodeGen/AsmPrinter/DwarfDebug.cpp | 56 +- lib/CodeGen/AsmPrinter/DwarfDebug.h | 25 +- lib/CodeGen/AsmPrinter/DwarfExpression.cpp | 4 +- lib/CodeGen/AsmPrinter/EHStreamer.cpp | 19 +- lib/CodeGen/AsmPrinter/EHStreamer.h | 21 +- lib/CodeGen/AtomicExpandPass.cpp | 63 +- lib/CodeGen/BasicTargetTransformInfo.cpp | 15 +- lib/CodeGen/BranchFolding.cpp | 12 +- lib/CodeGen/BranchFolding.h | 41 +- lib/CodeGen/BranchRelaxation.cpp | 2 +- lib/CodeGen/CalcSpillWeights.cpp | 10 +- lib/CodeGen/CodeGenPrepare.cpp | 199 +- lib/CodeGen/CriticalAntiDepBreaker.cpp | 32 +- lib/CodeGen/CriticalAntiDepBreaker.h | 33 +- lib/CodeGen/DwarfEHPrepare.cpp | 28 +- lib/CodeGen/GlobalISel/CallLowering.cpp | 7 +- lib/CodeGen/GlobalISel/IRTranslator.cpp | 2 +- lib/CodeGen/GlobalISel/InstructionSelector.cpp | 6 +- lib/CodeGen/GlobalISel/LegalizerHelper.cpp | 44 + lib/CodeGen/GlobalISel/LegalizerInfo.cpp | 1 + lib/CodeGen/GlobalISel/RegBankSelect.cpp | 2 +- lib/CodeGen/GlobalISel/RegisterBank.cpp | 2 +- lib/CodeGen/GlobalISel/RegisterBankInfo.cpp | 18 +- lib/CodeGen/GlobalMerge.cpp | 53 +- lib/CodeGen/IfConversion.cpp | 60 +- lib/CodeGen/InlineSpiller.cpp | 2 +- lib/CodeGen/InterferenceCache.cpp | 16 +- lib/CodeGen/InterferenceCache.h | 75 +- lib/CodeGen/InterleavedAccessPass.cpp | 32 +- lib/CodeGen/LLVMTargetMachine.cpp | 8 +- lib/CodeGen/LexicalScopes.cpp | 2 +- lib/CodeGen/LiveDebugValues.cpp | 6 +- lib/CodeGen/LiveDebugVariables.cpp | 299 +- lib/CodeGen/LiveInterval.cpp | 6 +- lib/CodeGen/LiveIntervalAnalysis.cpp | 2 +- lib/CodeGen/LivePhysRegs.cpp | 2 +- lib/CodeGen/LiveVariables.cpp | 2 +- lib/CodeGen/LocalStackSlotAllocation.cpp | 36 +- lib/CodeGen/MIRParser/MILexer.cpp | 18 +- lib/CodeGen/MIRParser/MILexer.h | 10 +- lib/CodeGen/MIRParser/MIRParser.cpp | 15 +- lib/CodeGen/MIRPrinter.cpp | 22 +- lib/CodeGen/MachineBasicBlock.cpp | 4 +- lib/CodeGen/MachineBlockPlacement.cpp | 4 + lib/CodeGen/MachineCombiner.cpp | 6 +- lib/CodeGen/MachineFrameInfo.cpp | 2 +- lib/CodeGen/MachineFunction.cpp | 69 +- lib/CodeGen/MachineInstr.cpp | 24 +- lib/CodeGen/MachineLICM.cpp | 68 +- lib/CodeGen/MachineLoopInfo.cpp | 2 +- lib/CodeGen/MachineModuleInfo.cpp | 1 + lib/CodeGen/MachineModuleInfoImpls.cpp | 10 +- lib/CodeGen/MachineOptimizationRemarkEmitter.cpp | 10 +- lib/CodeGen/MachineOutliner.cpp | 380 +- lib/CodeGen/MachinePipeliner.cpp | 81 +- lib/CodeGen/MachineRegionInfo.cpp | 2 +- lib/CodeGen/MachineRegisterInfo.cpp | 2 +- lib/CodeGen/MachineScheduler.cpp | 26 +- lib/CodeGen/PostRASchedulerList.cpp | 2 +- lib/CodeGen/PrologEpilogInserter.cpp | 144 +- lib/CodeGen/RegAllocGreedy.cpp | 49 +- lib/CodeGen/RegAllocPBQP.cpp | 2 +- lib/CodeGen/RegisterCoalescer.cpp | 93 +- lib/CodeGen/RegisterCoalescer.h | 37 +- lib/CodeGen/RegisterPressure.cpp | 2 +- lib/CodeGen/RegisterScavenging.cpp | 4 +- lib/CodeGen/SafeStackColoring.cpp | 19 +- lib/CodeGen/SafeStackColoring.h | 35 +- lib/CodeGen/SafeStackLayout.cpp | 12 +- lib/CodeGen/SafeStackLayout.h | 18 +- lib/CodeGen/ScalarizeMaskedMemIntrin.cpp | 46 +- lib/CodeGen/ScheduleDAG.cpp | 2 +- lib/CodeGen/ScheduleDAGInstrs.cpp | 33 +- lib/CodeGen/ScoreboardHazardRecognizer.cpp | 3 +- lib/CodeGen/SelectionDAG/CMakeLists.txt | 2 +- lib/CodeGen/SelectionDAG/DAGCombiner.cpp | 428 +- lib/CodeGen/SelectionDAG/FastISel.cpp | 3 +- lib/CodeGen/SelectionDAG/LegalizeDAG.cpp | 498 +- lib/CodeGen/SelectionDAG/LegalizeTypes.cpp | 9 +- lib/CodeGen/SelectionDAG/LegalizeVectorOps.cpp | 36 +- lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp | 2 +- lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp | 140 +- lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.cpp | 42 +- lib/CodeGen/SelectionDAG/SelectionDAG.cpp | 42 +- lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp | 227 +- lib/CodeGen/SelectionDAG/SelectionDAGBuilder.h | 197 +- lib/CodeGen/SelectionDAG/SelectionDAGDumper.cpp | 46 +- lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp | 2 +- lib/CodeGen/SelectionDAG/StatepointLowering.cpp | 35 +- lib/CodeGen/SelectionDAG/StatepointLowering.h | 16 +- lib/CodeGen/SelectionDAG/TargetLowering.cpp | 245 +- lib/CodeGen/ShrinkWrap.cpp | 55 +- lib/CodeGen/SlotIndexes.cpp | 4 +- lib/CodeGen/SpillPlacement.cpp | 36 +- lib/CodeGen/SpillPlacement.h | 20 +- lib/CodeGen/SplitKit.cpp | 2 +- lib/CodeGen/StackColoring.cpp | 79 +- lib/CodeGen/StackProtector.cpp | 46 +- lib/CodeGen/TargetInstrInfo.cpp | 172 +- lib/CodeGen/TargetLoweringBase.cpp | 59 +- lib/CodeGen/TargetLoweringObjectFileImpl.cpp | 8 +- lib/CodeGen/TargetPassConfig.cpp | 7 +- lib/CodeGen/TargetRegisterInfo.cpp | 2 +- lib/CodeGen/TargetSchedule.cpp | 2 +- lib/CodeGen/TwoAddressInstructionPass.cpp | 45 +- lib/CodeGen/UnreachableBlockElim.cpp | 5 +- lib/CodeGen/VirtRegMap.cpp | 2 +- lib/CodeGen/XRayInstrumentation.cpp | 70 +- lib/DebugInfo/CodeView/EnumTables.cpp | 52 +- lib/DebugInfo/CodeView/SymbolDumper.cpp | 11 +- .../DWARF/DWARFAbbreviationDeclaration.cpp | 21 +- lib/DebugInfo/DWARF/DWARFAcceleratorTable.cpp | 69 +- lib/DebugInfo/DWARF/DWARFContext.cpp | 88 +- lib/DebugInfo/DWARF/DWARFDebugFrame.cpp | 39 +- lib/DebugInfo/DWARF/DWARFDebugLine.cpp | 81 +- lib/DebugInfo/DWARF/DWARFDebugLoc.cpp | 50 +- lib/DebugInfo/DWARF/DWARFDebugRangeList.cpp | 5 + lib/DebugInfo/DWARF/DWARFDie.cpp | 129 +- lib/DebugInfo/DWARF/DWARFVerifier.cpp | 201 +- lib/DebugInfo/DWARF/SyntaxHighlighting.cpp | 15 +- lib/DebugInfo/DWARF/SyntaxHighlighting.h | 16 +- lib/DebugInfo/PDB/PDBExtras.cpp | 53 +- lib/ExecutionEngine/Orc/OrcMCJITReplacement.h | 2 +- lib/ExecutionEngine/RuntimeDyld/RuntimeDyldELF.cpp | 91 +- lib/FuzzMutate/FuzzerCLI.cpp | 38 +- lib/IR/AsmWriter.cpp | 4 +- lib/IR/Attributes.cpp | 18 +- lib/IR/AutoUpgrade.cpp | 63 +- lib/IR/ConstantRange.cpp | 2 +- lib/IR/Core.cpp | 2 +- lib/IR/DIBuilder.cpp | 119 +- lib/IR/DebugInfo.cpp | 25 +- lib/IR/DebugLoc.cpp | 2 +- lib/IR/DiagnosticInfo.cpp | 80 + lib/IR/Function.cpp | 15 +- lib/IR/GCOV.cpp | 6 +- lib/IR/Instructions.cpp | 22 +- lib/IR/LLVMContext.cpp | 14 +- lib/IR/Metadata.cpp | 1 - lib/IR/Pass.cpp | 2 +- lib/IR/ValueSymbolTable.cpp | 2 +- lib/IR/Verifier.cpp | 36 +- lib/IRReader/IRReader.cpp | 11 +- lib/LTO/Caching.cpp | 10 +- lib/LTO/LTO.cpp | 4 +- lib/LTO/LTOBackend.cpp | 2 +- lib/LTO/LTOCodeGenerator.cpp | 17 +- lib/LTO/LTOModule.cpp | 14 +- lib/LTO/ThinLTOCodeGenerator.cpp | 4 +- lib/MC/ELFObjectWriter.cpp | 35 +- lib/MC/MCAsmStreamer.cpp | 94 +- lib/MC/MCELFObjectTargetWriter.cpp | 12 +- lib/MC/MCELFStreamer.cpp | 24 +- lib/MC/MCExpr.cpp | 2 +- lib/MC/MCFragment.cpp | 2 +- lib/MC/MCInst.cpp | 4 +- lib/MC/MCLabel.cpp | 2 +- lib/MC/MCMachOStreamer.cpp | 21 +- lib/MC/MCObjectFileInfo.cpp | 4 + lib/MC/MCObjectStreamer.cpp | 25 +- lib/MC/MCParser/AsmLexer.cpp | 25 +- lib/MC/MCParser/AsmParser.cpp | 38 +- lib/MC/MCParser/COFFAsmParser.cpp | 66 +- lib/MC/MCParser/ELFAsmParser.cpp | 3 +- lib/MC/MCParser/MCAsmParser.cpp | 2 +- lib/MC/MCParser/MCTargetAsmParser.cpp | 5 +- lib/MC/MCSection.cpp | 2 +- lib/MC/MCStreamer.cpp | 314 +- lib/MC/MCSubtargetInfo.cpp | 2 +- lib/MC/MCSymbol.cpp | 2 +- lib/MC/MCValue.cpp | 2 +- lib/MC/MCWasmStreamer.cpp | 9 +- lib/MC/MCWin64EH.cpp | 8 +- lib/MC/MCWinCOFFStreamer.cpp | 11 +- lib/MC/MachObjectWriter.cpp | 9 +- lib/MC/StringTableBuilder.cpp | 43 +- lib/MC/SubtargetFeature.cpp | 2 +- lib/MC/WasmObjectWriter.cpp | 51 +- lib/MC/WinCOFFObjectWriter.cpp | 16 +- lib/Object/ArchiveWriter.cpp | 417 +- lib/Object/COFFImportFile.cpp | 11 +- lib/Object/COFFObjectFile.cpp | 21 +- lib/Object/ELFObjectFile.cpp | 34 +- lib/Object/IRObjectFile.cpp | 22 +- lib/Object/MachOObjectFile.cpp | 6 + lib/Object/ObjectFile.cpp | 6 +- lib/Object/SymbolicFile.cpp | 6 +- lib/Object/WasmObjectFile.cpp | 47 +- lib/ObjectYAML/ELFYAML.cpp | 19 +- lib/ObjectYAML/WasmYAML.cpp | 11 +- lib/Option/Arg.cpp | 2 +- lib/Option/ArgList.cpp | 2 +- lib/Option/Option.cpp | 2 +- lib/Passes/PassBuilder.cpp | 6 +- lib/ProfileData/InstrProfReader.cpp | 2 - lib/ProfileData/SampleProf.cpp | 6 +- lib/ProfileData/SampleProfReader.cpp | 4 - lib/ProfileData/SampleProfWriter.cpp | 4 - lib/Support/AMDGPUCodeObjectMetadata.cpp | 216 - lib/Support/AMDGPUMetadata.cpp | 228 + lib/Support/APFloat.cpp | 2 +- lib/Support/APInt.cpp | 2 +- lib/Support/BranchProbability.cpp | 2 +- lib/Support/CMakeLists.txt | 2 +- lib/Support/CachePruning.cpp | 22 +- lib/Support/FileOutputBuffer.cpp | 9 +- lib/Support/FormatVariadic.cpp | 2 - lib/Support/Host.cpp | 2 + lib/Support/MD5.cpp | 2 +- lib/Support/Parallel.cpp | 4 +- lib/Support/Path.cpp | 19 +- lib/Support/Process.cpp | 17 +- lib/Support/SourceMgr.cpp | 5 + lib/Support/SpecialCaseList.cpp | 214 +- lib/Support/TarWriter.cpp | 58 +- lib/Support/ThreadPool.cpp | 5 +- lib/Support/Threading.cpp | 14 + lib/Support/ToolOutputFile.cpp | 14 +- lib/Support/Triple.cpp | 2 + lib/Support/Twine.cpp | 2 +- lib/Support/Unix/Path.inc | 30 +- lib/Support/Windows/Path.inc | 267 +- lib/TableGen/Main.cpp | 4 +- lib/TableGen/Record.cpp | 10 +- lib/TableGen/TGParser.cpp | 2 +- lib/Target/AArch64/AArch64.td | 15 + lib/Target/AArch64/AArch64CallLowering.cpp | 14 +- lib/Target/AArch64/AArch64CallingConvention.td | 3 + lib/Target/AArch64/AArch64FalkorHWPFFix.cpp | 119 +- lib/Target/AArch64/AArch64ISelLowering.cpp | 61 +- lib/Target/AArch64/AArch64InstrInfo.cpp | 186 +- lib/Target/AArch64/AArch64InstrInfo.h | 18 +- lib/Target/AArch64/AArch64LegalizerInfo.cpp | 2 +- lib/Target/AArch64/AArch64Subtarget.cpp | 5 + lib/Target/AArch64/AArch64Subtarget.h | 1 + lib/Target/AArch64/AArch64TargetMachine.cpp | 2 +- lib/Target/AArch64/AsmParser/AArch64AsmParser.cpp | 2 +- .../AArch64/InstPrinter/AArch64InstPrinter.cpp | 2 +- .../AArch64/MCTargetDesc/AArch64AsmBackend.cpp | 9 +- .../MCTargetDesc/AArch64ELFObjectWriter.cpp | 14 +- .../AArch64/MCTargetDesc/AArch64ELFStreamer.cpp | 18 +- .../AArch64/MCTargetDesc/AArch64ELFStreamer.h | 6 +- .../AArch64/MCTargetDesc/AArch64MCTargetDesc.cpp | 33 +- .../AArch64/MCTargetDesc/AArch64MCTargetDesc.h | 18 +- .../MCTargetDesc/AArch64MachObjectWriter.cpp | 8 +- .../MCTargetDesc/AArch64WinCOFFObjectWriter.cpp | 8 +- .../MCTargetDesc/AArch64WinCOFFStreamer.cpp | 21 +- .../AArch64/MCTargetDesc/AArch64WinCOFFStreamer.h | 9 +- lib/Target/AMDGPU/AMDGPU.h | 7 +- lib/Target/AMDGPU/AMDGPU.td | 20 +- lib/Target/AMDGPU/AMDGPUAliasAnalysis.cpp | 5 +- lib/Target/AMDGPU/AMDGPUAsmPrinter.cpp | 154 +- lib/Target/AMDGPU/AMDGPUAsmPrinter.h | 10 +- lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp | 42 +- lib/Target/AMDGPU/AMDGPUISelLowering.cpp | 276 +- lib/Target/AMDGPU/AMDGPUISelLowering.h | 7 +- lib/Target/AMDGPU/AMDGPUInstrInfo.td | 2 + lib/Target/AMDGPU/AMDGPUInstructions.td | 50 +- lib/Target/AMDGPU/AMDGPULibCalls.cpp | 33 +- lib/Target/AMDGPU/AMDGPUMCInstLower.cpp | 2 +- lib/Target/AMDGPU/AMDGPUMachineCFGStructurizer.cpp | 2 +- .../AMDGPU/AMDGPUOpenCLEnqueuedBlockLowering.cpp | 98 + lib/Target/AMDGPU/AMDGPUPTNote.h | 8 +- lib/Target/AMDGPU/AMDGPUSubtarget.h | 4 + lib/Target/AMDGPU/AMDGPUTargetMachine.cpp | 17 +- lib/Target/AMDGPU/AMDGPUTargetMachine.h | 2 + lib/Target/AMDGPU/AMDGPUTargetTransformInfo.cpp | 2 + .../AMDGPU/AMDGPUUnifyDivergentExitNodes.cpp | 2 +- lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp | 122 +- lib/Target/AMDGPU/BUFInstructions.td | 112 +- lib/Target/AMDGPU/CMakeLists.txt | 1 + lib/Target/AMDGPU/CaymanInstructions.td | 42 +- lib/Target/AMDGPU/DSInstructions.td | 26 +- lib/Target/AMDGPU/EvergreenInstructions.td | 73 +- lib/Target/AMDGPU/FLATInstructions.td | 38 +- lib/Target/AMDGPU/GCNIterativeScheduler.cpp | 2 +- lib/Target/AMDGPU/GCNRegPressure.cpp | 6 +- .../AMDGPU/MCTargetDesc/AMDGPUAsmBackend.cpp | 23 +- .../AMDGPUCodeObjectMetadataStreamer.cpp | 432 - .../AMDGPUCodeObjectMetadataStreamer.h | 99 - .../AMDGPU/MCTargetDesc/AMDGPUELFObjectWriter.cpp | 21 +- .../AMDGPU/MCTargetDesc/AMDGPUELFStreamer.cpp | 39 +- lib/Target/AMDGPU/MCTargetDesc/AMDGPUELFStreamer.h | 15 +- .../MCTargetDesc/AMDGPUHSAMetadataStreamer.cpp | 428 + .../MCTargetDesc/AMDGPUHSAMetadataStreamer.h | 98 + .../AMDGPU/MCTargetDesc/AMDGPUMCTargetDesc.cpp | 14 +- .../AMDGPU/MCTargetDesc/AMDGPUMCTargetDesc.h | 8 +- .../AMDGPU/MCTargetDesc/AMDGPUTargetStreamer.cpp | 65 +- .../AMDGPU/MCTargetDesc/AMDGPUTargetStreamer.h | 27 +- lib/Target/AMDGPU/MCTargetDesc/CMakeLists.txt | 2 +- lib/Target/AMDGPU/MIMGInstructions.td | 26 +- lib/Target/AMDGPU/R600InstrFormats.td | 14 +- lib/Target/AMDGPU/R600Instructions.td | 75 +- lib/Target/AMDGPU/SIDefines.h | 2 + lib/Target/AMDGPU/SIFoldOperands.cpp | 3 + lib/Target/AMDGPU/SIFrameLowering.cpp | 61 +- lib/Target/AMDGPU/SIFrameLowering.h | 6 + lib/Target/AMDGPU/SIISelLowering.cpp | 41 +- lib/Target/AMDGPU/SIInsertSkips.cpp | 10 + lib/Target/AMDGPU/SIInstrFormats.td | 9 + lib/Target/AMDGPU/SIInstrInfo.cpp | 38 +- lib/Target/AMDGPU/SIInstrInfo.h | 1 + lib/Target/AMDGPU/SIInstrInfo.td | 12 +- lib/Target/AMDGPU/SIInstructions.td | 303 +- lib/Target/AMDGPU/SILoadStoreOptimizer.cpp | 2 +- lib/Target/AMDGPU/SILowerI1Copies.cpp | 5 +- lib/Target/AMDGPU/SIMachineFunctionInfo.cpp | 8 +- lib/Target/AMDGPU/SIMachineFunctionInfo.h | 9 + lib/Target/AMDGPU/SIOptimizeExecMasking.cpp | 3 + lib/Target/AMDGPU/SIPeepholeSDWA.cpp | 2 +- lib/Target/AMDGPU/SIRegisterInfo.cpp | 3 +- lib/Target/AMDGPU/SIRegisterInfo.h | 4 +- lib/Target/AMDGPU/SIRegisterInfo.td | 2 + lib/Target/AMDGPU/SMInstructions.td | 30 +- lib/Target/AMDGPU/SOPInstructions.td | 32 +- lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp | 6 + lib/Target/AMDGPU/VOP1Instructions.td | 22 +- lib/Target/AMDGPU/VOP2Instructions.td | 28 +- lib/Target/AMDGPU/VOP3Instructions.td | 8 +- lib/Target/AMDGPU/VOP3PInstructions.td | 10 +- lib/Target/AMDGPU/VOPCInstructions.td | 8 +- lib/Target/ARM/ARM.td | 5 + lib/Target/ARM/ARMAsmPrinter.cpp | 72 +- lib/Target/ARM/ARMBaseRegisterInfo.cpp | 15 +- lib/Target/ARM/ARMBaseRegisterInfo.h | 5 +- lib/Target/ARM/ARMCallLowering.cpp | 23 +- lib/Target/ARM/ARMCallingConv.td | 7 + lib/Target/ARM/ARMConstantIslandPass.cpp | 2 +- lib/Target/ARM/ARMConstantPoolValue.cpp | 2 +- lib/Target/ARM/ARMFrameLowering.cpp | 13 +- lib/Target/ARM/ARMISelLowering.cpp | 13 +- lib/Target/ARM/ARMInstrFormats.td | 75 + lib/Target/ARM/ARMInstrInfo.td | 33 +- lib/Target/ARM/ARMInstrNEON.td | 139 + lib/Target/ARM/ARMInstrVFP.td | 99 +- lib/Target/ARM/ARMInstructionSelector.cpp | 16 + lib/Target/ARM/ARMLegalizerInfo.cpp | 3 + lib/Target/ARM/ARMLoadStoreOptimizer.cpp | 11 + lib/Target/ARM/ARMRegisterBankInfo.cpp | 3 + lib/Target/ARM/ARMRegisterInfo.td | 39 +- lib/Target/ARM/ARMSubtarget.cpp | 4 +- lib/Target/ARM/AsmParser/ARMAsmParser.cpp | 491 +- lib/Target/ARM/Disassembler/ARMDisassembler.cpp | 61 + lib/Target/ARM/InstPrinter/ARMInstPrinter.cpp | 9 + lib/Target/ARM/InstPrinter/ARMInstPrinter.h | 3 + lib/Target/ARM/MCTargetDesc/ARMAsmBackendDarwin.h | 3 +- lib/Target/ARM/MCTargetDesc/ARMAsmBackendELF.h | 3 +- lib/Target/ARM/MCTargetDesc/ARMAsmBackendWinCOFF.h | 3 +- lib/Target/ARM/MCTargetDesc/ARMBaseInfo.h | 1 + lib/Target/ARM/MCTargetDesc/ARMELFObjectWriter.cpp | 11 +- lib/Target/ARM/MCTargetDesc/ARMELFStreamer.cpp | 34 +- lib/Target/ARM/MCTargetDesc/ARMMCTargetDesc.cpp | 26 +- lib/Target/ARM/MCTargetDesc/ARMMCTargetDesc.h | 23 +- .../ARM/MCTargetDesc/ARMMachObjectWriter.cpp | 13 +- .../ARM/MCTargetDesc/ARMWinCOFFObjectWriter.cpp | 9 +- lib/Target/ARM/MCTargetDesc/ARMWinCOFFStreamer.cpp | 16 +- lib/Target/ARM/Thumb1FrameLowering.cpp | 4 +- lib/Target/AVR/AVRExpandPseudoInsts.cpp | 69 +- lib/Target/AVR/AVRISelLowering.cpp | 6 +- lib/Target/AVR/AVRISelLowering.h | 5 + lib/Target/AVR/AVRInstrInfo.cpp | 18 +- lib/Target/AVR/AVRInstrInfo.h | 6 + lib/Target/AVR/AVRInstrInfo.td | 10 +- lib/Target/AVR/AVRRegisterInfo.cpp | 2 +- lib/Target/AVR/AVRTargetMachine.cpp | 2 +- lib/Target/AVR/AsmParser/AVRAsmParser.cpp | 2 +- lib/Target/AVR/MCTargetDesc/AVRELFObjectWriter.cpp | 2 +- lib/Target/BPF/AsmParser/BPFAsmParser.cpp | 44 +- lib/Target/BPF/BPFInstrFormats.td | 85 +- lib/Target/BPF/BPFInstrInfo.td | 534 +- lib/Target/BPF/BPFRegisterInfo.td | 53 +- lib/Target/BPF/Disassembler/BPFDisassembler.cpp | 18 +- lib/Target/BPF/MCTargetDesc/BPFAsmBackend.cpp | 6 +- lib/Target/BPF/MCTargetDesc/BPFELFObjectWriter.cpp | 10 +- lib/Target/BPF/MCTargetDesc/BPFMCTargetDesc.cpp | 10 +- lib/Target/BPF/MCTargetDesc/BPFMCTargetDesc.h | 7 +- lib/Target/Hexagon/AsmParser/HexagonAsmParser.cpp | 11 +- lib/Target/Hexagon/BitTracker.cpp | 23 +- lib/Target/Hexagon/BitTracker.h | 10 + lib/Target/Hexagon/CMakeLists.txt | 1 + lib/Target/Hexagon/Hexagon.td | 26 +- lib/Target/Hexagon/HexagonBitSimplify.cpp | 14 +- lib/Target/Hexagon/HexagonBitTracker.cpp | 55 +- lib/Target/Hexagon/HexagonBitTracker.h | 5 + lib/Target/Hexagon/HexagonBlockRanges.cpp | 5 +- lib/Target/Hexagon/HexagonBlockRanges.h | 21 +- lib/Target/Hexagon/HexagonCFGOptimizer.cpp | 50 +- lib/Target/Hexagon/HexagonConstPropagation.cpp | 2 +- lib/Target/Hexagon/HexagonGenExtract.cpp | 16 +- lib/Target/Hexagon/HexagonISelDAGToDAG.cpp | 1 - lib/Target/Hexagon/HexagonISelLowering.cpp | 9 +- lib/Target/Hexagon/HexagonInstrInfo.cpp | 325 +- lib/Target/Hexagon/HexagonInstrInfo.h | 47 +- lib/Target/Hexagon/HexagonMachineScheduler.cpp | 41 +- lib/Target/Hexagon/HexagonMachineScheduler.h | 84 +- lib/Target/Hexagon/HexagonNewValueJump.cpp | 51 +- lib/Target/Hexagon/HexagonOptAddrMode.cpp | 24 +- lib/Target/Hexagon/HexagonPseudo.td | 9 +- lib/Target/Hexagon/HexagonRegisterInfo.cpp | 8 +- lib/Target/Hexagon/HexagonRegisterInfo.h | 2 +- lib/Target/Hexagon/HexagonSplitDouble.cpp | 2 +- lib/Target/Hexagon/HexagonStoreWidening.cpp | 25 +- lib/Target/Hexagon/HexagonSubtarget.cpp | 54 +- lib/Target/Hexagon/HexagonSubtarget.h | 2 - lib/Target/Hexagon/HexagonTargetMachine.cpp | 8 + lib/Target/Hexagon/HexagonVLIWPacketizer.cpp | 139 +- lib/Target/Hexagon/HexagonVLIWPacketizer.h | 40 +- .../Hexagon/HexagonVectorLoopCarriedReuse.cpp | 637 + lib/Target/Hexagon/HexagonVectorPrint.cpp | 25 +- .../Hexagon/MCTargetDesc/HexagonAsmBackend.cpp | 3 +- .../MCTargetDesc/HexagonELFObjectWriter.cpp | 11 +- .../Hexagon/MCTargetDesc/HexagonMCELFStreamer.cpp | 24 +- .../Hexagon/MCTargetDesc/HexagonMCELFStreamer.h | 24 +- .../Hexagon/MCTargetDesc/HexagonMCTargetDesc.cpp | 12 +- .../Hexagon/MCTargetDesc/HexagonMCTargetDesc.h | 5 +- lib/Target/Hexagon/RDFGraph.cpp | 46 +- lib/Target/Hexagon/RDFGraph.h | 6 +- lib/Target/Lanai/AsmParser/LanaiAsmParser.cpp | 6 +- lib/Target/Lanai/MCTargetDesc/LanaiAsmBackend.cpp | 5 +- .../Lanai/MCTargetDesc/LanaiELFObjectWriter.cpp | 9 +- .../Lanai/MCTargetDesc/LanaiMCTargetDesc.cpp | 9 +- lib/Target/Lanai/MCTargetDesc/LanaiMCTargetDesc.h | 4 +- lib/Target/MSP430/MSP430ISelDAGToDAG.cpp | 2 +- lib/Target/Mips/AsmParser/MipsAsmParser.cpp | 23 +- lib/Target/Mips/Disassembler/MipsDisassembler.cpp | 14 +- lib/Target/Mips/MCTargetDesc/MipsAsmBackend.cpp | 2 +- lib/Target/Mips/MCTargetDesc/MipsAsmBackend.h | 3 +- .../Mips/MCTargetDesc/MipsELFObjectWriter.cpp | 21 +- lib/Target/Mips/MCTargetDesc/MipsELFStreamer.cpp | 23 +- lib/Target/Mips/MCTargetDesc/MipsELFStreamer.h | 16 +- lib/Target/Mips/MCTargetDesc/MipsMCNaCl.h | 6 +- lib/Target/Mips/MCTargetDesc/MipsMCTargetDesc.cpp | 13 +- lib/Target/Mips/MCTargetDesc/MipsMCTargetDesc.h | 6 +- .../Mips/MCTargetDesc/MipsNaClELFStreamer.cpp | 17 +- .../Mips/MCTargetDesc/MipsTargetStreamer.cpp | 6 + lib/Target/Mips/MicroMips32r6InstrInfo.td | 6 +- lib/Target/Mips/MicroMipsDSPInstrInfo.td | 7 + lib/Target/Mips/MicroMipsInstrFPU.td | 434 +- lib/Target/Mips/Mips16InstrInfo.cpp | 42 - lib/Target/Mips/Mips16InstrInfo.h | 3 - lib/Target/Mips/MipsCondMov.td | 4 +- lib/Target/Mips/MipsConstantIslandPass.cpp | 2 +- lib/Target/Mips/MipsDSPInstrInfo.td | 6 + lib/Target/Mips/MipsISelLowering.cpp | 39 +- lib/Target/Mips/MipsISelLowering.h | 14 +- lib/Target/Mips/MipsInstrFPU.td | 74 +- lib/Target/Mips/MipsInstrInfo.cpp | 36 + lib/Target/Mips/MipsInstrInfo.h | 6 + lib/Target/Mips/MipsInstrInfo.td | 48 +- lib/Target/Mips/MipsSEInstrInfo.cpp | 4 + lib/Target/Mips/MipsTargetMachine.cpp | 6 +- lib/Target/Mips/MipsTargetStreamer.h | 2 + lib/Target/NVPTX/NVPTXISelDAGToDAG.cpp | 546 + lib/Target/NVPTX/NVPTXISelDAGToDAG.h | 3 + lib/Target/NVPTX/NVPTXISelLowering.cpp | 126 + lib/Target/NVPTX/NVPTXInstrInfo.td | 4 + lib/Target/NVPTX/NVPTXIntrinsics.td | 325 + lib/Target/NVPTX/NVPTXVector.td | 1479 -- lib/Target/PowerPC/AsmParser/PPCAsmParser.cpp | 3 +- lib/Target/PowerPC/MCTargetDesc/PPCAsmBackend.cpp | 6 +- .../PowerPC/MCTargetDesc/PPCELFObjectWriter.cpp | 12 +- lib/Target/PowerPC/MCTargetDesc/PPCMCTargetDesc.h | 14 +- .../PowerPC/MCTargetDesc/PPCMachObjectWriter.cpp | 8 +- lib/Target/PowerPC/P9InstrResources.td | 680 +- lib/Target/PowerPC/PPC.h | 5 + lib/Target/PowerPC/PPCAsmPrinter.cpp | 80 +- lib/Target/PowerPC/PPCCTRLoops.cpp | 33 +- lib/Target/PowerPC/PPCISelDAGToDAG.cpp | 664 +- lib/Target/PowerPC/PPCInstrFormats.td | 1 + lib/Target/PowerPC/PPCInstrInfo.cpp | 93 +- lib/Target/PowerPC/PPCInstrInfo.td | 3 +- lib/Target/PowerPC/PPCInstrVSX.td | 24 + lib/Target/PowerPC/PPCMCInstLower.cpp | 81 +- lib/Target/PowerPC/PPCMIPeephole.cpp | 203 +- lib/Target/PowerPC/PPCRegisterInfo.cpp | 37 +- lib/Target/PowerPC/PPCRegisterInfo.td | 5 + lib/Target/PowerPC/PPCScheduleP9.td | 108 +- lib/Target/PowerPC/PPCTargetTransformInfo.cpp | 2 +- lib/Target/PowerPC/PPCTargetTransformInfo.h | 2 +- lib/Target/PowerPC/PPCVSXSwapRemoval.cpp | 2 +- lib/Target/RISCV/AsmParser/RISCVAsmParser.cpp | 185 +- lib/Target/RISCV/MCTargetDesc/CMakeLists.txt | 3 +- lib/Target/RISCV/MCTargetDesc/RISCVAsmBackend.cpp | 112 +- lib/Target/RISCV/MCTargetDesc/RISCVBaseInfo.h | 1 + .../RISCV/MCTargetDesc/RISCVELFObjectWriter.cpp | 34 +- lib/Target/RISCV/MCTargetDesc/RISCVFixupKinds.h | 46 + .../RISCV/MCTargetDesc/RISCVMCCodeEmitter.cpp | 58 +- lib/Target/RISCV/MCTargetDesc/RISCVMCExpr.cpp | 99 + lib/Target/RISCV/MCTargetDesc/RISCVMCExpr.h | 75 + lib/Target/RISCV/MCTargetDesc/RISCVMCTargetDesc.h | 5 +- lib/Target/RISCV/RISCVInstrFormats.td | 37 +- lib/Target/RISCV/RISCVInstrInfo.td | 1 + lib/Target/Sparc/AsmParser/SparcAsmParser.cpp | 2 +- lib/Target/Sparc/MCTargetDesc/SparcAsmBackend.cpp | 3 +- .../Sparc/MCTargetDesc/SparcELFObjectWriter.cpp | 12 +- lib/Target/Sparc/MCTargetDesc/SparcMCTargetDesc.h | 7 +- lib/Target/Sparc/Sparc.td | 9 + lib/Target/SystemZ/AsmParser/SystemZAsmParser.cpp | 2 +- .../SystemZ/MCTargetDesc/SystemZMCAsmBackend.cpp | 3 +- .../SystemZ/MCTargetDesc/SystemZMCObjectWriter.cpp | 9 +- .../SystemZ/MCTargetDesc/SystemZMCTargetDesc.h | 5 +- lib/Target/SystemZ/SystemZElimCompare.cpp | 43 +- lib/Target/SystemZ/SystemZISelLowering.cpp | 68 +- lib/Target/SystemZ/SystemZISelLowering.h | 6 +- lib/Target/SystemZ/SystemZInstrInfo.td | 4 +- lib/Target/SystemZ/SystemZOperators.td | 17 +- lib/Target/SystemZ/SystemZRegisterInfo.cpp | 67 + lib/Target/SystemZ/SystemZRegisterInfo.h | 12 + lib/Target/SystemZ/SystemZSubtarget.h | 5 + .../MCTargetDesc/WebAssemblyAsmBackend.cpp | 10 +- .../MCTargetDesc/WebAssemblyELFObjectWriter.cpp | 13 +- .../MCTargetDesc/WebAssemblyMCTargetDesc.h | 17 +- .../MCTargetDesc/WebAssemblyWasmObjectWriter.cpp | 10 +- .../WebAssembly/WebAssemblyFixFunctionBitcasts.cpp | 12 +- lib/Target/WebAssembly/WebAssemblyInstrAtomics.td | 177 +- lib/Target/WebAssembly/WebAssemblyInstrMemory.td | 65 +- .../WebAssembly/WebAssemblySetP2AlignOperands.cpp | 6 + lib/Target/X86/AsmParser/X86AsmParser.cpp | 262 +- lib/Target/X86/CMakeLists.txt | 4 + lib/Target/X86/InstPrinter/X86InstComments.cpp | 35 +- lib/Target/X86/InstPrinter/X86IntelInstPrinter.cpp | 1 + lib/Target/X86/MCTargetDesc/CMakeLists.txt | 3 +- lib/Target/X86/MCTargetDesc/X86AsmBackend.cpp | 21 +- lib/Target/X86/MCTargetDesc/X86ELFObjectWriter.cpp | 12 +- lib/Target/X86/MCTargetDesc/X86MCCodeEmitter.cpp | 2 +- lib/Target/X86/MCTargetDesc/X86MCTargetDesc.cpp | 175 +- lib/Target/X86/MCTargetDesc/X86MCTargetDesc.h | 36 +- .../X86/MCTargetDesc/X86MachObjectWriter.cpp | 13 +- lib/Target/X86/MCTargetDesc/X86TargetStreamer.h | 34 + .../X86/MCTargetDesc/X86WinCOFFObjectWriter.cpp | 9 +- lib/Target/X86/MCTargetDesc/X86WinCOFFStreamer.cpp | 31 +- .../X86/MCTargetDesc/X86WinCOFFTargetStreamer.cpp | 415 + lib/Target/X86/X86.td | 6 +- lib/Target/X86/X86AsmPrinter.cpp | 30 +- lib/Target/X86/X86AsmPrinter.h | 10 +- lib/Target/X86/X86CallLowering.cpp | 83 +- lib/Target/X86/X86CallLowering.h | 24 +- lib/Target/X86/X86CallingConv.td | 2 + lib/Target/X86/X86CmovConversion.cpp | 61 +- lib/Target/X86/X86EvexToVex.cpp | 16 +- lib/Target/X86/X86FastISel.cpp | 10 +- lib/Target/X86/X86FloatingPoint.cpp | 2 +- lib/Target/X86/X86FrameLowering.cpp | 132 +- lib/Target/X86/X86FrameLowering.h | 14 +- lib/Target/X86/X86ISelDAGToDAG.cpp | 60 +- lib/Target/X86/X86ISelLowering.cpp | 1463 +- lib/Target/X86/X86ISelLowering.h | 60 +- lib/Target/X86/X86InstrAVX512.td | 1041 +- lib/Target/X86/X86InstrArithmetic.td | 21 +- lib/Target/X86/X86InstrCompiler.td | 40 +- lib/Target/X86/X86InstrControl.td | 8 +- lib/Target/X86/X86InstrFormats.td | 5 + lib/Target/X86/X86InstrFragmentsSIMD.td | 36 +- lib/Target/X86/X86InstrInfo.cpp | 235 +- lib/Target/X86/X86InstrInfo.h | 17 +- lib/Target/X86/X86InstrInfo.td | 76 +- lib/Target/X86/X86InstrSSE.td | 218 +- lib/Target/X86/X86InstrVecCompiler.td | 84 +- lib/Target/X86/X86InstrXOP.td | 16 +- lib/Target/X86/X86InstructionSelector.cpp | 52 +- lib/Target/X86/X86InterleavedAccess.cpp | 438 +- lib/Target/X86/X86IntrinsicsInfo.h | 51 +- lib/Target/X86/X86MCInstLower.cpp | 107 +- lib/Target/X86/X86MacroFusion.cpp | 8 +- lib/Target/X86/X86OptimizeLEAs.cpp | 39 +- lib/Target/X86/X86RegisterInfo.cpp | 39 +- lib/Target/X86/X86SchedHaswell.td | 4 +- lib/Target/X86/X86SchedSandyBridge.td | 4 +- lib/Target/X86/X86SchedSkylakeClient.td | 4 +- lib/Target/X86/X86SchedSkylakeServer.td | 6949 ++++++++ lib/Target/X86/X86Schedule.td | 2 + lib/Target/X86/X86Subtarget.h | 8 +- lib/Target/X86/X86TargetMachine.cpp | 2 + lib/Target/X86/X86TargetTransformInfo.cpp | 2 +- lib/Target/X86/X86TargetTransformInfo.h | 2 +- lib/Target/X86/X86VZeroUpper.cpp | 40 +- lib/ToolDrivers/llvm-lib/LibDriver.cpp | 14 +- lib/Transforms/Coroutines/CoroFrame.cpp | 2 +- lib/Transforms/IPO/ConstantMerge.cpp | 22 +- lib/Transforms/IPO/DeadArgumentElimination.cpp | 66 +- lib/Transforms/IPO/ElimAvailExtern.cpp | 18 +- lib/Transforms/IPO/FunctionImport.cpp | 82 +- lib/Transforms/IPO/GlobalOpt.cpp | 92 +- lib/Transforms/IPO/GlobalSplit.cpp | 31 +- lib/Transforms/IPO/Inliner.cpp | 90 +- lib/Transforms/IPO/LoopExtractor.cpp | 5 +- lib/Transforms/IPO/PartialInlining.cpp | 122 +- lib/Transforms/IPO/PassManagerBuilder.cpp | 127 +- lib/Transforms/IPO/SampleProfile.cpp | 210 +- lib/Transforms/IPO/WholeProgramDevirt.cpp | 2 +- lib/Transforms/InstCombine/InstCombineCasts.cpp | 4 +- lib/Transforms/InstCombine/InstCombineCompares.cpp | 576 +- lib/Transforms/InstCombine/InstCombineInternal.h | 40 +- .../InstCombine/InstCombineLoadStoreAlloca.cpp | 3 +- .../InstCombine/InstCombineMulDivRem.cpp | 43 +- lib/Transforms/InstCombine/InstCombinePHI.cpp | 258 +- .../InstCombine/InstCombineVectorOps.cpp | 49 +- .../InstCombine/InstructionCombining.cpp | 20 +- .../Instrumentation/DataFlowSanitizer.cpp | 11 +- lib/Transforms/Instrumentation/GCOVProfiling.cpp | 25 +- .../Instrumentation/IndirectCallPromotion.cpp | 63 +- .../Instrumentation/PGOInstrumentation.cpp | 8 +- lib/Transforms/Instrumentation/PGOMemOPSizeOpt.cpp | 10 +- .../Scalar/CorrelatedValuePropagation.cpp | 20 +- lib/Transforms/Scalar/DeadStoreElimination.cpp | 102 +- lib/Transforms/Scalar/GVN.cpp | 102 +- lib/Transforms/Scalar/IndVarSimplify.cpp | 3 +- .../Scalar/InductiveRangeCheckElimination.cpp | 39 +- lib/Transforms/Scalar/LICM.cpp | 56 +- lib/Transforms/Scalar/LoopDataPrefetch.cpp | 8 +- lib/Transforms/Scalar/LoopDeletion.cpp | 182 +- lib/Transforms/Scalar/LoopDistribute.cpp | 22 +- lib/Transforms/Scalar/LoopInterchange.cpp | 190 +- lib/Transforms/Scalar/LoopPredication.cpp | 279 +- lib/Transforms/Scalar/LoopStrengthReduce.cpp | 14 +- lib/Transforms/Scalar/LoopUnrollPass.cpp | 138 +- lib/Transforms/Scalar/LoopUnswitch.cpp | 2 +- lib/Transforms/Scalar/MergeICmps.cpp | 108 +- lib/Transforms/Scalar/NewGVN.cpp | 340 +- lib/Transforms/Scalar/SROA.cpp | 40 +- lib/Transforms/Scalar/SimplifyCFGPass.cpp | 51 +- lib/Transforms/Scalar/TailRecursionElimination.cpp | 20 +- lib/Transforms/Utils/CloneFunction.cpp | 2 +- lib/Transforms/Utils/CodeExtractor.cpp | 176 +- lib/Transforms/Utils/FunctionComparator.cpp | 45 +- lib/Transforms/Utils/Local.cpp | 93 +- lib/Transforms/Utils/LoopSimplify.cpp | 2 +- lib/Transforms/Utils/LoopUnroll.cpp | 52 +- lib/Transforms/Utils/LoopUtils.cpp | 122 + lib/Transforms/Utils/ModuleUtils.cpp | 2 +- lib/Transforms/Utils/PromoteMemoryToRegister.cpp | 44 +- lib/Transforms/Utils/SSAUpdater.cpp | 39 +- lib/Transforms/Utils/SimplifyCFG.cpp | 130 +- lib/Transforms/Utils/SimplifyIndVar.cpp | 207 +- lib/Transforms/Utils/SimplifyInstructions.cpp | 2 +- lib/Transforms/Utils/SimplifyLibCalls.cpp | 11 +- lib/Transforms/Utils/SymbolRewriter.cpp | 101 +- lib/Transforms/Vectorize/LoopVectorize.cpp | 571 +- lib/Transforms/Vectorize/SLPVectorizer.cpp | 482 +- lib/XRay/Trace.cpp | 101 +- test/Analysis/CostModel/ARM/gep.ll | 3 + test/Analysis/CostModel/X86/costmodel.ll | 10 + test/Analysis/CostModel/X86/gep.ll | 11 + test/Analysis/CostModel/X86/trunc.ll | 13 + test/Analysis/GlobalsModRef/memset-escape.ll | 2 +- test/Analysis/GlobalsModRef/no-escape.ll | 2 +- test/Analysis/GlobalsModRef/pr12351.ll | 2 +- test/Analysis/GlobalsModRef/weak-interposition.ll | 2 +- test/Analysis/Lint/noop-cast-expr-no-pointer.ll | 23 + test/Analysis/ValueTracking/known-signbit-shift.ll | 14 +- test/Bitcode/DIExpression-4.0.ll | 6 +- test/Bitcode/DIExpression-4.0.ll.bc | Bin 980 -> 980 bytes test/Bitcode/DIExpression-deref.ll | 6 +- test/Bitcode/DIExpression-deref.ll.bc | Bin 1012 -> 1072 bytes test/Bitcode/compatibility.ll | 8 + test/Bitcode/upgrade-section-name.ll | 31 + .../AArch64/GlobalISel/arm64-callingconv.ll | 6 +- test/CodeGen/AArch64/GlobalISel/arm64-fallback.ll | 2 +- .../AArch64/GlobalISel/arm64-irtranslator.ll | 27 +- test/CodeGen/AArch64/GlobalISel/call-translator.ll | 6 +- .../AArch64/GlobalISel/combine-anyext-crash.mir | 42 + test/CodeGen/AArch64/GlobalISel/debug-insts.ll | 3 +- test/CodeGen/AArch64/GlobalISel/legalize-or.mir | 59 +- test/CodeGen/AArch64/GlobalISel/legalize-phi.mir | 51 + .../AArch64/GlobalISel/regbankselect-default.mir | 42 + test/CodeGen/AArch64/GlobalISel/select-phi.mir | 45 + test/CodeGen/AArch64/aarch64-loop-gep-opt.ll | 6 +- test/CodeGen/AArch64/arm64-memset-inline.ll | 4 +- test/CodeGen/AArch64/arm64-neon-copy.ll | 2 +- test/CodeGen/AArch64/arm64-neon-v8.1a.ll | 1 + .../AArch64/arm64-patchpoint-webkit_jscc.ll | 6 - test/CodeGen/AArch64/arm64-xaluo.ll | 138 + test/CodeGen/AArch64/atomic-ops-lse.ll | 1 + test/CodeGen/AArch64/cmpxchg-idioms.ll | 60 + test/CodeGen/AArch64/cpus.ll | 1 + test/CodeGen/AArch64/falkor-hwpf-fix.mir | 325 +- test/CodeGen/AArch64/fastcc.ll | 12 +- test/CodeGen/AArch64/fp16-v16-instructions.ll | 4 +- test/CodeGen/AArch64/ldst-opt.ll | 15 +- test/CodeGen/AArch64/machine-combiner.mir | 48 + test/CodeGen/AArch64/machine-outliner.ll | 37 +- test/CodeGen/AArch64/machine-outliner.mir | 85 +- test/CodeGen/AArch64/remat.ll | 1 + test/CodeGen/AArch64/swift-error.ll | 18 + test/CodeGen/AMDGPU/amdpal-cs.ll | 12 + test/CodeGen/AMDGPU/amdpal-es.ll | 12 + test/CodeGen/AMDGPU/amdpal-gs.ll | 13 + test/CodeGen/AMDGPU/amdpal-hs.ll | 13 + test/CodeGen/AMDGPU/amdpal-ls.ll | 12 + test/CodeGen/AMDGPU/amdpal-ps.ll | 17 + test/CodeGen/AMDGPU/amdpal-psenable.ll | 21 + test/CodeGen/AMDGPU/amdpal-vs.ll | 13 + test/CodeGen/AMDGPU/amdpal.ll | 55 + test/CodeGen/AMDGPU/anyext.ll | 41 +- test/CodeGen/AMDGPU/branch-relax-bundle.ll | 53 + test/CodeGen/AMDGPU/calling-conventions.ll | 47 +- test/CodeGen/AMDGPU/clamp.ll | 22 + .../code-object-metadata-from-llvm-ir-full.ll | 1262 -- test/CodeGen/AMDGPU/combine-ftrunc.ll | 92 + test/CodeGen/AMDGPU/control-flow-optnone.ll | 54 + test/CodeGen/AMDGPU/cttz_zero_undef.ll | 194 +- .../AMDGPU/dagcomb-shuffle-vecextend-non2.ll | 32 + test/CodeGen/AMDGPU/early-inline.ll | 2 +- test/CodeGen/AMDGPU/elf-header.ll | 49 + test/CodeGen/AMDGPU/elf.ll | 4 +- test/CodeGen/AMDGPU/elf.r600.ll | 2 +- test/CodeGen/AMDGPU/enqueue-kernel.ll | 92 + ...uce-ro-arg.ll => hsa-metadata-deduce-ro-arg.ll} | 0 .../AMDGPU/hsa-metadata-from-llvm-ir-full.ll | 1303 ++ ...t-metadata-images.ll => hsa-metadata-images.ll} | 0 ...-1.ll => hsa-metadata-invalid-ocl-version-1.ll} | 0 ...-2.ll => hsa-metadata-invalid-ocl-version-2.ll} | 0 ...-3.ll => hsa-metadata-invalid-ocl-version-3.ll} | 0 ...-props.ll => hsa-metadata-kernel-code-props.ll} | 0 ...props.ll => hsa-metadata-kernel-debug-props.ll} | 0 test/CodeGen/AMDGPU/inline-attr.ll | 33 + test/CodeGen/AMDGPU/llvm.amdgcn.buffer.atomic.ll | 12 +- .../AMDGPU/llvm.amdgcn.buffer.load.format.ll | 26 +- test/CodeGen/AMDGPU/llvm.amdgcn.buffer.load.ll | 12 +- test/CodeGen/AMDGPU/llvm.amdgcn.ps.live.ll | 5 +- test/CodeGen/AMDGPU/load-hi16.ll | 16 +- .../CodeGen/AMDGPU/load-private-double16-amdgiz.ll | 24 + .../AMDGPU/macro-fusion-cluster-vcc-uses.mir | 34 +- test/CodeGen/AMDGPU/readlane_exec0.mir | 32 + test/CodeGen/AMDGPU/sdivrem64.ll | 80 +- test/CodeGen/AMDGPU/setcc.ll | 52 + test/CodeGen/AMDGPU/shrink-carry.mir | 16 +- test/CodeGen/AMDGPU/shrink-vop3-carry-out.mir | 8 +- test/CodeGen/AMDGPU/udivrem64.ll | 78 +- test/CodeGen/ARM/ARMLoadStoreDBG.mir | 4 +- .../ARM/GlobalISel/arm-instruction-select.mir | 103 + test/CodeGen/ARM/GlobalISel/arm-irtranslator.ll | 78 +- test/CodeGen/ARM/GlobalISel/arm-isel-divmod.ll | 53 +- test/CodeGen/ARM/GlobalISel/arm-isel.ll | 2 - test/CodeGen/ARM/GlobalISel/arm-legalizer.mir | 79 + test/CodeGen/ARM/GlobalISel/arm-regbankselect.mir | 82 + test/CodeGen/ARM/crash-on-pow2-shufflevector.ll | 24 + test/CodeGen/ARM/fnmscs.ll | 69 +- test/CodeGen/ARM/sched-it-debug-nodes.mir | 2 +- test/CodeGen/ARM/setjmp_longjmp.ll | 12 + .../ARM/sjljehprepare-lower-empty-struct.ll | 7 + test/CodeGen/ARM/swifterror.ll | 84 +- test/CodeGen/ARM/vcvt.ll | 315 +- test/CodeGen/ARM/vshll.ll | 2 +- test/CodeGen/AVR/atomics/load16.ll | 22 +- test/CodeGen/AVR/branch-relaxation-long.ll | 4137 +++++ test/CodeGen/AVR/call.ll | 6 +- test/CodeGen/AVR/directmem.ll | 8 +- test/CodeGen/AVR/load.ll | 14 +- test/CodeGen/AVR/pseudo/LDWRdPtr-same-src-dst.mir | 4 +- test/CodeGen/AVR/pseudo/LDWRdPtr.mir | 4 +- test/CodeGen/AVR/pseudo/LDWRdPtrPd.mir | 4 +- test/CodeGen/AVR/pseudo/LDWRdPtrPi.mir | 4 +- test/CodeGen/AVR/std-ldd-immediate-overflow.ll | 18 + test/CodeGen/AVR/varargs.ll | 4 +- test/CodeGen/BPF/intrinsics.ll | 39 +- test/CodeGen/BPF/objdump_intrinsics.ll | 39 +- test/CodeGen/Generic/MachineBranchProb.ll | 4 + .../Hexagon/hexagon_vector_loop_carried_reuse.ll | 86 + .../hexagon_vector_loop_carried_reuse_constant.ll | 86 + test/CodeGen/Hexagon/packetize-nvj-no-prune.mir | 31 + test/CodeGen/Hexagon/swp-order-copies.ll | 37 + test/CodeGen/Hexagon/vect/vect-extract-i1.ll | 9 + .../MIR/AArch64/stack-object-local-offset.mir | 4 +- test/CodeGen/MIR/X86/callee-saved-info.mir | 7 +- .../X86/simple-register-allocation-read-undef.mir | 30 + .../MIR/X86/spill-slot-fixed-stack-objects.mir | 2 +- test/CodeGen/MIR/X86/stack-object-debug-info.mir | 4 +- test/CodeGen/MIR/X86/stack-objects.mir | 12 +- test/CodeGen/MIR/X86/unreachable-mbb-undef-phi.mir | 38 + .../MIR/X86/variable-sized-stack-objects.mir | 8 +- test/CodeGen/Mips/dsp-spill-reload.ll | 52 + test/CodeGen/Mips/largeimmprinting.ll | 11 +- test/CodeGen/Mips/llvm-ir/and.ll | 24 +- test/CodeGen/Mips/llvm-ir/mul.ll | 2 +- test/CodeGen/Mips/llvm-ir/not.ll | 15 +- test/CodeGen/Mips/llvm-ir/or.ll | 24 +- test/CodeGen/Mips/llvm-ir/sdiv.ll | 2 +- test/CodeGen/Mips/llvm-ir/srem.ll | 2 +- test/CodeGen/Mips/llvm-ir/udiv.ll | 2 +- test/CodeGen/Mips/llvm-ir/urem.ll | 2 +- test/CodeGen/Mips/llvm-ir/xor.ll | 24 +- .../Mips/mirparser/target-flags-pic-mxgot-tls.mir | 275 + .../Mips/mirparser/target-flags-pic-o32.mir | 95 + test/CodeGen/Mips/mirparser/target-flags-pic.mir | 98 + .../Mips/mirparser/target-flags-static-tls.mir | 236 + test/CodeGen/Mips/nmadd.ll | 3 +- test/CodeGen/NVPTX/barrier.ll | 32 + test/CodeGen/NVPTX/match.ll | 117 + test/CodeGen/NVPTX/vote.ll | 65 + test/CodeGen/NVPTX/wmma.py | 201 + test/CodeGen/PowerPC/2016-04-28-setjmp.ll | 2 +- .../PowerPC/CompareEliminationSpillIssue.ll | 57 + test/CodeGen/PowerPC/PR3488.ll | 121 + test/CodeGen/PowerPC/atomics-regression.ll | 24 - test/CodeGen/PowerPC/cmp_elimination.ll | 34 + test/CodeGen/PowerPC/crbits.ll | 1 + test/CodeGen/PowerPC/ctr-minmaxnum.ll | 47 +- test/CodeGen/PowerPC/ctrloop-shortLoops.ll | 116 + test/CodeGen/PowerPC/debuginfo-split-int.ll | 66 + test/CodeGen/PowerPC/debuginfo-stackarg.ll | 87 + test/CodeGen/PowerPC/empty-functions.ll | 2 - test/CodeGen/PowerPC/expand-isel.ll | 1 + test/CodeGen/PowerPC/fast-isel-call.ll | 20 +- test/CodeGen/PowerPC/fast-isel-conversion.ll | 341 +- test/CodeGen/PowerPC/fast-isel-ext.ll | 6 +- test/CodeGen/PowerPC/fast-isel-ret.ll | 11 +- test/CodeGen/PowerPC/gpr-vsr-spill.ll | 24 + test/CodeGen/PowerPC/logic-ops-on-compares.ll | 1 + .../PowerPC/memCmpUsedInZeroEqualityComparison.ll | 10 +- test/CodeGen/PowerPC/no-pref-jumps.ll | 11 +- test/CodeGen/PowerPC/optcmp.ll | 3 +- test/CodeGen/PowerPC/ppc-crbits-onoff.ll | 1 + test/CodeGen/PowerPC/setcc-logic.ll | 1 + test/CodeGen/PowerPC/sjlj.ll | 12 +- test/CodeGen/PowerPC/testComparesi32gtu.ll | 53 + test/CodeGen/PowerPC/testComparesi32leu.ll | 27 + test/CodeGen/PowerPC/testComparesi32ltu.ll | 53 + test/CodeGen/PowerPC/testComparesieqsc.ll | 17 +- test/CodeGen/PowerPC/testComparesieqsi.ll | 17 +- test/CodeGen/PowerPC/testComparesieqsll.ll | 1 + test/CodeGen/PowerPC/testComparesieqss.ll | 17 +- test/CodeGen/PowerPC/testComparesiequc.ll | 17 +- test/CodeGen/PowerPC/testComparesiequi.ll | 17 +- test/CodeGen/PowerPC/testComparesiequll.ll | 1 + test/CodeGen/PowerPC/testComparesiequs.ll | 17 +- test/CodeGen/PowerPC/testComparesigesc.ll | 69 + test/CodeGen/PowerPC/testComparesigesi.ll | 69 + test/CodeGen/PowerPC/testComparesigesll.ll | 129 + test/CodeGen/PowerPC/testComparesigess.ll | 69 + test/CodeGen/PowerPC/testComparesigeuc.ll | 113 + test/CodeGen/PowerPC/testComparesigeui.ll | 113 + test/CodeGen/PowerPC/testComparesigeus.ll | 114 + test/CodeGen/PowerPC/testComparesigtsc.ll | 117 + test/CodeGen/PowerPC/testComparesigtsi.ll | 117 + test/CodeGen/PowerPC/testComparesigtsll.ll | 135 + test/CodeGen/PowerPC/testComparesigtss.ll | 118 + test/CodeGen/PowerPC/testComparesigtuc.ll | 115 + test/CodeGen/PowerPC/testComparesigtui.ll | 116 + test/CodeGen/PowerPC/testComparesigtus.ll | 118 + test/CodeGen/PowerPC/testComparesilesc.ll | 69 + test/CodeGen/PowerPC/testComparesilesi.ll | 69 + test/CodeGen/PowerPC/testComparesilesll.ll | 131 + test/CodeGen/PowerPC/testComparesiless.ll | 69 + test/CodeGen/PowerPC/testComparesileuc.ll | 118 + test/CodeGen/PowerPC/testComparesileui.ll | 118 + test/CodeGen/PowerPC/testComparesileus.ll | 118 + test/CodeGen/PowerPC/testComparesiltsc.ll | 84 + test/CodeGen/PowerPC/testComparesiltsi.ll | 86 + test/CodeGen/PowerPC/testComparesiltsll.ll | 100 + test/CodeGen/PowerPC/testComparesiltss.ll | 84 + test/CodeGen/PowerPC/testComparesiltuc.ll | 57 + test/CodeGen/PowerPC/testComparesiltui.ll | 57 + test/CodeGen/PowerPC/testComparesiltus.ll | 57 + test/CodeGen/PowerPC/testComparesinesc.ll | 1 + test/CodeGen/PowerPC/testComparesinesi.ll | 1 + test/CodeGen/PowerPC/testComparesinesll.ll | 1 + test/CodeGen/PowerPC/testComparesiness.ll | 1 + test/CodeGen/PowerPC/testComparesineuc.ll | 1 + test/CodeGen/PowerPC/testComparesineui.ll | 1 + test/CodeGen/PowerPC/testComparesineull.ll | 1 + test/CodeGen/PowerPC/testComparesineus.ll | 1 + test/CodeGen/PowerPC/testCompareslleqsc.ll | 17 +- test/CodeGen/PowerPC/testCompareslleqsi.ll | 17 +- test/CodeGen/PowerPC/testCompareslleqsll.ll | 1 + test/CodeGen/PowerPC/testCompareslleqss.ll | 17 +- test/CodeGen/PowerPC/testComparesllequc.ll | 17 +- test/CodeGen/PowerPC/testComparesllequi.ll | 17 +- test/CodeGen/PowerPC/testComparesllequll.ll | 1 + test/CodeGen/PowerPC/testComparesllequs.ll | 17 +- test/CodeGen/PowerPC/testComparesllgesc.ll | 69 + test/CodeGen/PowerPC/testComparesllgesi.ll | 69 + test/CodeGen/PowerPC/testComparesllgesll.ll | 129 + test/CodeGen/PowerPC/testComparesllgess.ll | 69 + test/CodeGen/PowerPC/testComparesllgeuc.ll | 113 + test/CodeGen/PowerPC/testComparesllgeui.ll | 113 + test/CodeGen/PowerPC/testComparesllgeus.ll | 114 + test/CodeGen/PowerPC/testComparesllgtsll.ll | 135 + test/CodeGen/PowerPC/testComparesllgtuc.ll | 115 + test/CodeGen/PowerPC/testComparesllgtui.ll | 115 + test/CodeGen/PowerPC/testComparesllgtus.ll | 128 + test/CodeGen/PowerPC/testCompareslllesc.ll | 70 + test/CodeGen/PowerPC/testCompareslllesi.ll | 70 + test/CodeGen/PowerPC/testCompareslllesll.ll | 139 + test/CodeGen/PowerPC/testComparesllless.ll | 70 + test/CodeGen/PowerPC/testComparesllleuc.ll | 117 + test/CodeGen/PowerPC/testComparesllleui.ll | 118 + test/CodeGen/PowerPC/testComparesllleus.ll | 118 + test/CodeGen/PowerPC/testComparesllltsll.ll | 100 + test/CodeGen/PowerPC/testComparesllltuc.ll | 61 + test/CodeGen/PowerPC/testComparesllltui.ll | 109 + test/CodeGen/PowerPC/testComparesllltus.ll | 60 + test/CodeGen/PowerPC/testComparesllnesll.ll | 1 + test/CodeGen/PowerPC/testComparesllneull.ll | 1 + test/CodeGen/PowerPC/vsx-spill.ll | 7 +- test/CodeGen/PowerPC/vsx.ll | 35 +- test/CodeGen/PowerPC/vsxD-Form-spills.ll | 65 + test/CodeGen/PowerPC/xray-conditional-return.ll | 79 + test/CodeGen/PowerPC/xray-ret-is-terminator.ll | 32 + test/CodeGen/PowerPC/zext-bitperm.ll | 23 + test/CodeGen/SPARC/LeonCASAInstructionUT.ll | 14 + test/CodeGen/SystemZ/alloca-01.ll | 10 +- test/CodeGen/SystemZ/alloca-02.ll | 14 +- test/CodeGen/SystemZ/alloca-03.ll | 36 +- test/CodeGen/SystemZ/args-06.ll | 4 +- test/CodeGen/SystemZ/atomicrmw-add-01.ll | 8 +- test/CodeGen/SystemZ/atomicrmw-add-02.ll | 8 +- test/CodeGen/SystemZ/atomicrmw-and-01.ll | 4 +- test/CodeGen/SystemZ/atomicrmw-and-02.ll | 8 +- test/CodeGen/SystemZ/atomicrmw-minmax-01.ll | 16 +- test/CodeGen/SystemZ/atomicrmw-minmax-02.ll | 16 +- test/CodeGen/SystemZ/atomicrmw-minmax-04.ll | 4 +- test/CodeGen/SystemZ/atomicrmw-nand-01.ll | 8 +- test/CodeGen/SystemZ/atomicrmw-nand-02.ll | 8 +- test/CodeGen/SystemZ/atomicrmw-or-01.ll | 8 +- test/CodeGen/SystemZ/atomicrmw-or-02.ll | 8 +- test/CodeGen/SystemZ/atomicrmw-sub-01.ll | 8 +- test/CodeGen/SystemZ/atomicrmw-sub-02.ll | 8 +- test/CodeGen/SystemZ/atomicrmw-xchg-01.ll | 4 +- test/CodeGen/SystemZ/atomicrmw-xchg-02.ll | 4 +- test/CodeGen/SystemZ/atomicrmw-xchg-03.ll | 4 +- test/CodeGen/SystemZ/atomicrmw-xchg-04.ll | 4 +- test/CodeGen/SystemZ/atomicrmw-xor-01.ll | 8 +- test/CodeGen/SystemZ/atomicrmw-xor-02.ll | 8 +- test/CodeGen/SystemZ/backchain.ll | 24 +- test/CodeGen/SystemZ/call-03.ll | 5 +- test/CodeGen/SystemZ/cmpxchg-01.ll | 38 +- test/CodeGen/SystemZ/cmpxchg-02.ll | 38 +- test/CodeGen/SystemZ/cmpxchg-03.ll | 14 + test/CodeGen/SystemZ/cmpxchg-04.ll | 15 + test/CodeGen/SystemZ/cmpxchg-05.ll | 25 - test/CodeGen/SystemZ/cmpxchg-06.ll | 18 + test/CodeGen/SystemZ/fp-add-03.ll | 12 +- test/CodeGen/SystemZ/fp-cmp-03.ll | 6 +- test/CodeGen/SystemZ/fp-cmp-04.ll | 4 +- test/CodeGen/SystemZ/fp-cmp-07.mir | 44 + test/CodeGen/SystemZ/fp-conv-02.ll | 80 - test/CodeGen/SystemZ/fp-conv-17.mir | 202 + test/CodeGen/SystemZ/fp-copysign-02.ll | 12 +- test/CodeGen/SystemZ/fp-div-03.ll | 6 +- test/CodeGen/SystemZ/fp-mul-05.ll | 12 +- test/CodeGen/SystemZ/fp-sub-03.ll | 6 +- test/CodeGen/SystemZ/pr32505.ll | 4 +- test/CodeGen/SystemZ/regalloc-GR128.ll | 18 + test/CodeGen/SystemZ/swift-return.ll | 6 +- test/CodeGen/SystemZ/tdc-06.ll | 16 +- test/CodeGen/SystemZ/tls-01.ll | 4 +- test/CodeGen/SystemZ/tls-02.ll | 4 +- test/CodeGen/SystemZ/vec-cmp-cmp-logic-select.ll | 6135 +------ test/CodeGen/SystemZ/vec-cmpsel.ll | 3392 +--- test/CodeGen/SystemZ/vec-div-01.ll | 44 +- test/CodeGen/SystemZ/vec-sub-01.ll | 5 +- test/CodeGen/Thumb/tbb-reuse.mir | 2 +- test/CodeGen/WebAssembly/atomics.ll | 16 - test/CodeGen/WebAssembly/function-bitcasts.ll | 146 +- .../WebAssembly/i32-load-store-alignment.ll | 28 +- .../WebAssembly/i64-load-store-alignment.ll | 25 +- test/CodeGen/WebAssembly/load-ext-atomic.ll | 102 + test/CodeGen/WebAssembly/offset-atomics.ll | 307 + test/CodeGen/X86/2011-10-19-widen_vselect.ll | 1 - test/CodeGen/X86/GlobalISel/add-scalar.ll | 7 +- test/CodeGen/X86/GlobalISel/brcond.ll | 1 - test/CodeGen/X86/GlobalISel/callingconv.ll | 44 +- test/CodeGen/X86/GlobalISel/ext-x86-64.ll | 2 +- test/CodeGen/X86/GlobalISel/frameIndex.ll | 1 - .../X86/GlobalISel/irtranslator-callingconv.ll | 60 +- test/CodeGen/X86/TruncAssertZext.ll | 1 - test/CodeGen/X86/absolute-bit-mask.ll | 2 +- test/CodeGen/X86/atomic128.ll | 28 - test/CodeGen/X86/avx-cvt-2.ll | 4 +- test/CodeGen/X86/avx-schedule.ll | 577 + test/CodeGen/X86/avx2-intrinsics-x86.ll | 104 +- test/CodeGen/X86/avx2-schedule.ll | 1009 ++ test/CodeGen/X86/avx2-shift.ll | 4 +- test/CodeGen/X86/avx2-vbroadcast.ll | 45 +- test/CodeGen/X86/avx2-vector-shifts.ll | 4 +- test/CodeGen/X86/avx512-any_extend_load.ll | 2 +- test/CodeGen/X86/avx512-calling-conv.ll | 25 - test/CodeGen/X86/avx512-cvt.ll | 1163 +- test/CodeGen/X86/avx512-fsel.ll | 1 - test/CodeGen/X86/avx512-hadd-hsub.ll | 143 +- test/CodeGen/X86/avx512-insert-extract.ll | 1058 +- test/CodeGen/X86/avx512-insert-extract_i1.ll | 3 - test/CodeGen/X86/avx512-mask-op.ll | 657 +- test/CodeGen/X86/avx512-mask-spills.ll | 5 - test/CodeGen/X86/avx512-mask-zext-bugfix.ll | 1 - test/CodeGen/X86/avx512-mov.ll | 24 +- test/CodeGen/X86/avx512-schedule.ll | 7214 ++++++++ test/CodeGen/X86/avx512-select.ll | 3 - test/CodeGen/X86/avx512-shuffle-schedule.ll | 10535 ++++++++++++ .../X86/avx512-shuffles/broadcast-vector-fp.ll | 4 +- .../X86/avx512-shuffles/broadcast-vector-int.ll | 20 +- test/CodeGen/X86/avx512-trunc.ll | 8 +- test/CodeGen/X86/avx512-vbroadcast.ll | 2 - test/CodeGen/X86/avx512-vec-cmp.ll | 115 +- test/CodeGen/X86/avx512-vpternlog-commute.ll | 8 +- test/CodeGen/X86/avx512bw-intrinsics-fast-isel.ll | 28 +- test/CodeGen/X86/avx512bw-intrinsics-upgrade.ll | 1712 +- test/CodeGen/X86/avx512bw-intrinsics.ll | 4 - test/CodeGen/X86/avx512bw-vec-test-testn.ll | 161 + test/CodeGen/X86/avx512bwvl-intrinsics-upgrade.ll | 152 +- test/CodeGen/X86/avx512bwvl-vec-test-testn.ll | 320 + test/CodeGen/X86/avx512dq-intrinsics-upgrade.ll | 45 + test/CodeGen/X86/avx512dq-intrinsics.ll | 40 - test/CodeGen/X86/avx512dqvl-intrinsics-upgrade.ll | 67 + test/CodeGen/X86/avx512dqvl-intrinsics.ll | 67 - test/CodeGen/X86/avx512f-vec-test-testn.ll | 163 + test/CodeGen/X86/avx512ifma-intrinsics.ll | 152 + test/CodeGen/X86/avx512vl-intrinsics-fast-isel.ll | 30 - test/CodeGen/X86/avx512vl-mov.ll | 12 +- test/CodeGen/X86/avx512vl-vbroadcast.ll | 3 - test/CodeGen/X86/avx512vl-vec-cmp.ll | 17 +- test/CodeGen/X86/avx512vl-vec-masked-cmp.ll | 16967 +++++++++---------- test/CodeGen/X86/avx512vl-vec-test-testn.ll | 504 + test/CodeGen/X86/bitcast-and-setcc-256.ll | 80 +- test/CodeGen/X86/bitcast-and-setcc-512.ll | 112 +- .../CodeGen/X86/bitcast-int-to-vector-bool-sext.ll | 3632 +--- .../CodeGen/X86/bitcast-int-to-vector-bool-zext.ll | 3355 +--- test/CodeGen/X86/bitcast-int-to-vector-bool.ll | 706 +- test/CodeGen/X86/bitcast-int-to-vector.ll | 33 +- test/CodeGen/X86/bitcast-setcc-128.ll | 62 +- test/CodeGen/X86/bitcast-setcc-256.ll | 28 +- test/CodeGen/X86/bitcast-setcc-512.ll | 32 +- test/CodeGen/X86/block-placement.ll | 2 +- test/CodeGen/X86/bmi-schedule.ll | 103 +- test/CodeGen/X86/bool-vector.ll | 200 + test/CodeGen/X86/broadcastm-lowering.ll | 263 + test/CodeGen/X86/buildvec-insertvec.ll | 4 +- test/CodeGen/X86/clwb.ll | 13 + test/CodeGen/X86/cmov-promotion.ll | 48 +- test/CodeGen/X86/cmovcmov.ll | 6 +- test/CodeGen/X86/cmp.ll | 367 +- test/CodeGen/X86/combine-mul.ll | 2 +- test/CodeGen/X86/combine-shl.ll | 11 +- test/CodeGen/X86/commute-fcmp.ll | 277 +- test/CodeGen/X86/cpus.ll | 11 + test/CodeGen/X86/deopt-intrinsic-cconv.ll | 1 - test/CodeGen/X86/deopt-intrinsic.ll | 2 - test/CodeGen/X86/divide-by-constant.ll | 12 +- test/CodeGen/X86/empty-functions.ll | 4 - test/CodeGen/X86/fast-isel-select-pseudo-cmov.ll | 269 +- test/CodeGen/X86/fast-isel-store.ll | 14 - test/CodeGen/X86/fma-schedule.ll | 193 + test/CodeGen/X86/fmf-flags.ll | 57 + test/CodeGen/X86/fp128-cast.ll | 65 + .../X86/frame-lowering-debug-intrinsic-2.ll | 3 +- test/CodeGen/X86/haddsub-2.ll | 24 - test/CodeGen/X86/horizontal-shuffle.ll | 176 +- test/CodeGen/X86/illegal-bitfield-loadstore.ll | 2 - test/CodeGen/X86/imul.ll | 6 - test/CodeGen/X86/inline-asm-fpstack.ll | 3 - test/CodeGen/X86/insert-into-constant-vector.ll | 882 + test/CodeGen/X86/insertelement-shuffle.ll | 145 + test/CodeGen/X86/known-bits.ll | 4 +- test/CodeGen/X86/lea-opt-cse1.ll | 2 - test/CodeGen/X86/lea-opt-cse2.ll | 4 - test/CodeGen/X86/lea-opt-cse3.ll | 4 - test/CodeGen/X86/lea-opt-cse4.ll | 6 - test/CodeGen/X86/lea32-schedule.ll | 83 +- test/CodeGen/X86/lea64-schedule.ll | 66 +- test/CodeGen/X86/legalize-shift-64.ll | 11 - test/CodeGen/X86/live-out-reg-info.ll | 16 +- test/CodeGen/X86/load-combine-dbg.ll | 37 + test/CodeGen/X86/load-combine.ll | 4 - test/CodeGen/X86/lower-vec-shift.ll | 56 +- test/CodeGen/X86/lzcnt-schedule.ll | 24 +- test/CodeGen/X86/machine-outliner.ll | 4 +- test/CodeGen/X86/masked_gather_scatter.ll | 30 - test/CodeGen/X86/memset-nonzero.ll | 1 - test/CodeGen/X86/merge-consecutive-loads-128.ll | 236 +- test/CodeGen/X86/movbe-schedule.ll | 20 +- test/CodeGen/X86/movpc32-check.ll | 2 - test/CodeGen/X86/mul-constant-result.ll | 113 - test/CodeGen/X86/mul-i256.ll | 12 - test/CodeGen/X86/not-and-simplify.ll | 4 +- test/CodeGen/X86/oddshuffles.ll | 266 + test/CodeGen/X86/overflow-intrinsic-setcc-fold.ll | 174 + test/CodeGen/X86/patchpoint-webkit_jscc.ll | 6 - test/CodeGen/X86/popcnt-schedule.ll | 24 +- test/CodeGen/X86/post-ra-sched-with-debug.mir | 2 +- test/CodeGen/X86/pr21792.ll | 1 - test/CodeGen/X86/pr2656.ll | 1 - test/CodeGen/X86/pr29061.ll | 40 + test/CodeGen/X86/pr29112.ll | 1 - test/CodeGen/X86/pr30430.ll | 3 - test/CodeGen/X86/pr32241.ll | 3 - test/CodeGen/X86/pr32256.ll | 1 - test/CodeGen/X86/pr32282.ll | 7 - test/CodeGen/X86/pr32329.ll | 8 - test/CodeGen/X86/pr32345.ll | 9 - test/CodeGen/X86/pr32451.ll | 3 - test/CodeGen/X86/pr34080.ll | 12 - test/CodeGen/X86/pr34088.ll | 3 - test/CodeGen/X86/pr34855.ll | 32 + test/CodeGen/X86/pr9743.ll | 3 - test/CodeGen/X86/psubus.ll | 1667 +- test/CodeGen/X86/push-cfi.ll | 12 - test/CodeGen/X86/recip-fastmath.ll | 78 +- test/CodeGen/X86/recip-fastmath2.ll | 130 +- test/CodeGen/X86/recip-pic.ll | 2 - test/CodeGen/X86/rtm.ll | 1 - test/CodeGen/X86/sad.ll | 15 +- test/CodeGen/X86/segmented-stacks.ll | 19 + test/CodeGen/X86/select-mmx.ll | 6 - test/CodeGen/X86/select.ll | 76 +- test/CodeGen/X86/select_const.ll | 21 +- test/CodeGen/X86/setcc-lowering.ll | 2 - test/CodeGen/X86/sext-i1.ll | 5 +- test/CodeGen/X86/shift-and.ll | 140 +- .../CodeGen/X86/shuffle-strided-with-offset-256.ll | 676 +- .../CodeGen/X86/shuffle-strided-with-offset-512.ll | 422 +- test/CodeGen/X86/shuffle-vs-trunc-256.ll | 272 +- test/CodeGen/X86/shuffle-vs-trunc-512.ll | 356 +- test/CodeGen/X86/sincos.ll | 6 - test/CodeGen/X86/sjlj-eh.ll | 81 +- test/CodeGen/X86/split-store.ll | 203 +- test/CodeGen/X86/sse-schedule.ll | 327 + test/CodeGen/X86/sse2-intrinsics-x86.ll | 80 +- test/CodeGen/X86/sse2-schedule.ll | 830 + test/CodeGen/X86/sse2-vector-shifts.ll | 1 - test/CodeGen/X86/sse3-schedule.ll | 77 + test/CodeGen/X86/sse41-intrinsics-x86.ll | 26 + test/CodeGen/X86/sse41-schedule.ll | 313 + test/CodeGen/X86/sse42-intrinsics-x86.ll | 2 +- test/CodeGen/X86/sse42-schedule.ll | 88 + test/CodeGen/X86/ssse3-schedule.ll | 100 + test/CodeGen/X86/statepoint-live-in.ll | 12 - test/CodeGen/X86/swift-error.ll | 4 +- test/CodeGen/X86/tbm_patterns.ll | 4 +- test/CodeGen/X86/test-shrink-bug.ll | 2 +- test/CodeGen/X86/test-shrink.ll | 56 +- test/CodeGen/X86/testl-commute.ll | 6 +- test/CodeGen/X86/tls-pie.ll | 4 - test/CodeGen/X86/tls-shrink-wrapping.ll | 4 - test/CodeGen/X86/urem-i8-constant.ll | 4 +- test/CodeGen/X86/use-add-flags.ll | 74 +- test/CodeGen/X86/vec_int_to_fp.ll | 16 +- test/CodeGen/X86/vector-blend.ll | 6 +- test/CodeGen/X86/vector-compare-results.ll | 587 +- test/CodeGen/X86/vector-idiv-sdiv-128.ll | 131 +- test/CodeGen/X86/vector-idiv-sdiv-256.ll | 175 +- test/CodeGen/X86/vector-idiv-sdiv-512.ll | 2243 +-- test/CodeGen/X86/vector-idiv-udiv-128.ll | 113 +- test/CodeGen/X86/vector-idiv-udiv-256.ll | 157 +- test/CodeGen/X86/vector-idiv-udiv-512.ll | 1889 +-- test/CodeGen/X86/vector-mul.ll | 322 +- test/CodeGen/X86/vector-rotate-128.ll | 128 +- test/CodeGen/X86/vector-rotate-256.ll | 6 +- test/CodeGen/X86/vector-sext.ll | 25 - test/CodeGen/X86/vector-shift-ashr-128.ll | 144 +- test/CodeGen/X86/vector-shift-lshr-128.ll | 92 +- test/CodeGen/X86/vector-shift-shl-128.ll | 28 +- test/CodeGen/X86/vector-shuffle-128-v8.ll | 78 + test/CodeGen/X86/vector-shuffle-256-v16.ll | 18 + test/CodeGen/X86/vector-shuffle-256-v8.ll | 20 +- test/CodeGen/X86/vector-shuffle-512-v32.ll | 6 +- test/CodeGen/X86/vector-shuffle-avx512.ll | 6 - test/CodeGen/X86/vector-shuffle-combining-avx2.ll | 74 + test/CodeGen/X86/vector-shuffle-combining-ssse3.ll | 114 + test/CodeGen/X86/vector-shuffle-masked.ll | 4 +- test/CodeGen/X86/vector-shuffle-mmx.ll | 3 - test/CodeGen/X86/vector-shuffle-v1.ll | 235 +- test/CodeGen/X86/vector-shuffle-variable-128.ll | 76 +- test/CodeGen/X86/vector-shuffle-variable-256.ll | 200 +- test/CodeGen/X86/vector-trunc-math.ll | 207 +- test/CodeGen/X86/vector-trunc.ll | 774 +- test/CodeGen/X86/vector-truncate-combine.ll | 10 +- test/CodeGen/X86/vselect-avx.ll | 10 +- test/CodeGen/X86/vshift-4.ll | 20 +- test/CodeGen/X86/wide-fma-contraction.ll | 6 - test/CodeGen/X86/wide-integer-cmp.ll | 2 - test/CodeGen/X86/widen_arith-2.ll | 11 +- test/CodeGen/X86/widen_cast-4.ll | 2 +- test/CodeGen/X86/widen_load-3.ll | 142 + test/CodeGen/X86/win32-pic-jumptable.ll | 2 - test/CodeGen/X86/x86-interleaved-access.ll | 2064 ++- .../X86/x86-no_caller_saved_registers-preserve.ll | 3 - test/CodeGen/X86/x86-shifts.ll | 4 +- test/CodeGen/X86/xor-icmp.ll | 10 +- test/CodeGen/XCore/epilogue_prologue.ll | 22 - test/DebugInfo/AMDGPU/pointer-address-space.ll | 10 +- test/DebugInfo/COFF/asan-module-ctor.ll | 2 +- test/DebugInfo/COFF/fp-stack.ll | 2 +- test/DebugInfo/COFF/fpo-argsize.ll | 454 + test/DebugInfo/COFF/fpo-csrs.ll | 559 + test/DebugInfo/COFF/fpo-funclet.ll | 85 + test/DebugInfo/COFF/fpo-realign-alloca.ll | 110 + test/DebugInfo/COFF/fpo-shrink-wrap.ll | 154 + test/DebugInfo/COFF/fpo-stack-protect.ll | 114 + test/DebugInfo/COFF/local-variable-gap.ll | 2 +- test/DebugInfo/COFF/local-variables.ll | 10 +- test/DebugInfo/COFF/multifunction.ll | 16 + test/DebugInfo/COFF/pieces.ll | 14 +- test/DebugInfo/COFF/register-variables.ll | 14 +- test/DebugInfo/COFF/simple.ll | 17 +- test/DebugInfo/COFF/types-array.ll | 2 +- test/DebugInfo/Generic/cross-cu-inlining.ll | 2 +- test/DebugInfo/Generic/enum-types.ll | 2 +- test/DebugInfo/Generic/invalid.ll | 3 +- test/DebugInfo/Generic/location-verifier.ll | 3 +- test/DebugInfo/Generic/lto-comp-dir.ll | 4 +- test/DebugInfo/Generic/member-pointers.ll | 2 +- test/DebugInfo/Generic/piece-verifier.ll | 3 +- test/DebugInfo/Generic/tu-composite.ll | 10 +- test/DebugInfo/Generic/tu-member-pointer.ll | 2 +- test/DebugInfo/Generic/unconditional-branch.ll | 2 +- test/DebugInfo/MIR/X86/empty-inline.mir | 34 +- .../X86/live-debug-vars-unused-arg-debugonly.mir | 163 + .../MIR/X86/live-debug-vars-unused-arg.mir | 158 + test/DebugInfo/Mips/delay-slot.ll | 2 +- test/DebugInfo/X86/dbg-addr-dse.ll | 99 + test/DebugInfo/X86/dbg-addr.ll | 67 + test/DebugInfo/X86/dbg-declare-inalloca.ll | 6 +- test/DebugInfo/X86/dbg-value-transfer-order.ll | 149 + test/DebugInfo/X86/default-subrange-array.ll | 2 +- test/DebugInfo/X86/empty-array.ll | 6 +- test/DebugInfo/X86/fission-cu.ll | 2 +- test/DebugInfo/X86/live-debug-vars-dse.mir | 147 + test/DebugInfo/X86/nondefault-subrange-array.ll | 6 +- test/DebugInfo/X86/pr34545.ll | 58 + test/DebugInfo/X86/ref_addr_relocation.ll | 4 +- test/DebugInfo/X86/sroasplit-5.ll | 4 +- test/DebugInfo/X86/sroasplit-dbg-declare.ll | 59 + .../X86/stmt-list-multiple-compile-units.ll | 8 +- test/DebugInfo/X86/subrange-type.ll | 2 +- test/DebugInfo/dwarfdump-header.test | 1 + test/DebugInfo/dwarfdump-type-units.test | 4 +- test/DebugInfo/pr34186.ll | 12 +- test/DebugInfo/pr34672.ll | 16 + test/LTO/X86/strip-debug-info-no-call-loc.ll | 5 +- test/LTO/X86/strip-debug-info.ll | 24 +- test/Linker/Inputs/type-unique-simple2-a.ll | 4 +- test/Linker/type-unique-simple-a.ll | 4 +- test/Linker/type-unique-type-array-a.ll | 2 +- test/MC/AArch64/arm64-diags.s | 8 +- test/MC/AArch64/basic-a64-diagnostics.s | 20 +- test/MC/AMDGPU/code-object-metadata-kernel-args.s | 70 - test/MC/AMDGPU/code-object-metadata-kernel-attrs.s | 30 - .../code-object-metadata-kernel-code-props.s | 24 - .../code-object-metadata-kernel-debug-props.s | 26 - test/MC/AMDGPU/code-object-metadata-unknown-key.s | 41 - test/MC/AMDGPU/hsa-metadata-kernel-args.s | 70 + test/MC/AMDGPU/hsa-metadata-kernel-attrs.s | 30 + test/MC/AMDGPU/hsa-metadata-kernel-code-props.s | 24 + test/MC/AMDGPU/hsa-metadata-kernel-debug-props.s | 26 + test/MC/AMDGPU/hsa-metadata-unknown-key.s | 41 + test/MC/AMDGPU/hsa.s | 8 +- test/MC/AMDGPU/pal.s | 9 + test/MC/AMDGPU/vop2.s | 8 - test/MC/ARM/arm-branch-errors.s | 12 +- test/MC/ARM/armv8.2a-dotprod-error.s | 4 +- test/MC/ARM/basic-arm-instructions-v8.1a.s | 32 +- test/MC/ARM/basic-arm-instructions-v8.s | 2 +- test/MC/ARM/basic-thumb2-instructions-v8.s | 16 +- test/MC/ARM/cps.s | 2 +- test/MC/ARM/d16.s | 12 +- test/MC/ARM/diagnostics.s | 98 +- test/MC/ARM/directive-arch_extension-fp.s | 244 +- test/MC/ARM/directive-arch_extension-idiv.s | 8 +- test/MC/ARM/dwarf-asm-multiple-sections-dwarf-2.s | 12 +- test/MC/ARM/dwarf-asm-multiple-sections.s | 13 +- test/MC/ARM/dwarf-asm-nonstandard-section.s | 12 +- test/MC/ARM/dwarf-asm-single-section.s | 12 +- test/MC/ARM/fp-const-errors.s | 6 +- test/MC/ARM/fullfp16-neg.s | 136 +- test/MC/ARM/fullfp16-neon-neg.s | 234 +- test/MC/ARM/invalid-fp-armv8.s | 36 +- test/MC/ARM/invalid-hint-arm.s | 4 +- test/MC/ARM/invalid-hint-thumb.s | 11 +- test/MC/ARM/invalid-idiv.s | 12 +- test/MC/ARM/invalid-neon-v8.s | 50 +- test/MC/ARM/invalid-special-reg.s | 6 +- test/MC/ARM/ldr-pseudo-unpredictable.s | 4 +- test/MC/ARM/ldrd-strd-gnu-arm-bad-imm.s | 8 +- test/MC/ARM/ldrd-strd-gnu-arm-bad-regs.s | 19 + test/MC/ARM/ldrd-strd-gnu-bad-inst.s | 29 + test/MC/ARM/ldrd-strd-gnu-sp.s | 26 +- test/MC/ARM/ldrd-strd-gnu-thumb-bad-regs.s | 5 +- test/MC/ARM/ldrd-strd-gnu-thumb.s | 15 + test/MC/ARM/lsl-zero-errors.s | 90 +- test/MC/ARM/negative-immediates-fail.s | 21 +- test/MC/ARM/negative-immediates-thumb1-fail.s | 24 +- test/MC/ARM/negative-immediates-thumb1.s | 8 +- test/MC/ARM/negative-immediates.s | 68 +- test/MC/ARM/neon-complex.s | 190 + test/MC/ARM/neon-vld-vst-align.s | 2822 +-- test/MC/ARM/not-armv4.s | 4 +- test/MC/ARM/register-token-source-loc.s | 12 + test/MC/ARM/single-precision-fp.s | 2 +- test/MC/ARM/t2-modified-immediate-fixup-error2.s | 10 +- test/MC/ARM/thumb-branch-errors.s | 6 +- test/MC/ARM/thumb-diagnostics.s | 115 +- test/MC/ARM/thumb-mov.s | 28 +- test/MC/ARM/thumb-not-mclass.s | 6 +- test/MC/ARM/thumb2-bxj-v8.s | 2 +- test/MC/ARM/thumb2-bxj.s | 2 +- test/MC/ARM/thumb2-diagnostics.s | 64 +- test/MC/ARM/thumb2-dsp-diag.s | 20 +- test/MC/ARM/thumb2-strd.s | 6 +- test/MC/ARM/thumbv7m.s | 12 +- test/MC/ARM/thumbv8m.s | 44 +- test/MC/ARM/udf-arm-diagnostics.s | 2 +- test/MC/ARM/udf-thumb-2-diagnostics.s | 6 +- test/MC/ARM/udf-thumb-diagnostics.s | 4 +- test/MC/ARM/vfp4.s | 12 +- test/MC/ARM/vmov-vmvn-illegal-cases.s | 48 +- test/MC/ARM/vmrs_vmsr.s | 180 + test/MC/ARM/vorr-vbic-illegal-cases.s | 24 +- .../Inputs/non-english-characters-comments.s | 10 + .../Inputs/non-english-characters-section-name.s | 1 + test/MC/AsmParser/directive_print.s | 18 + test/MC/AsmParser/non-english-characters.s | 9 + test/MC/AsmParser/seh-directive-errors.s | 96 + test/MC/AsmParser/seh-unfinished-frame.s | 6 + test/MC/BPF/insn-unit-32.s | 55 + test/MC/BPF/insn-unit.s | 14 +- test/MC/COFF/cv-def-range-gap.s | 8 +- test/MC/COFF/cv-fpo-csrs.s | 141 + test/MC/COFF/cv-fpo-errors.s | 47 + test/MC/COFF/cv-fpo-setframe.s | 144 + test/MC/COFF/seh-stackalloc-zero.s | 3 +- test/MC/Disassembler/ARM/arm-vmrs_vmsr.txt | 60 + test/MC/Disassembler/ARM/neon-complex-arm.txt | 66 + test/MC/Disassembler/ARM/neon-complex-thumb.txt | 66 + test/MC/Disassembler/ARM/thumb-vmrs_vmsr.txt | 123 + .../Mips/mips32r2/valid-mips32r2-el.txt | 1 + .../Disassembler/Mips/mips32r2/valid-mips32r2.txt | 1 + .../Mips/mips32r3/valid-mips32r3-el.txt | 1 + .../Disassembler/Mips/mips32r3/valid-mips32r3.txt | 1 + .../Mips/mips32r5/valid-mips32r5-el.txt | 1 + .../Disassembler/Mips/mips32r5/valid-mips32r5.txt | 1 + test/MC/Disassembler/X86/fp-stack.txt | 2122 +-- test/MC/Disassembler/X86/x86-16.txt | 1586 +- test/MC/MachO/gen-dwarf.s | 58 +- test/MC/Mips/eh-frame.s | 193 +- test/MC/Mips/elf-N32.s | 22 + test/MC/Mips/macro-aliases-invalid-wrong-error.s | 38 + test/MC/Mips/macro-aliases.s | 35 + test/MC/Mips/mips-jump-delay-slots.s | 35 +- test/MC/Mips/mips32r2/valid.s | 2 +- test/MC/Mips/mips32r3/valid.s | 2 +- test/MC/Mips/mips32r5/valid.s | 2 +- test/MC/Mips/mips64r2/invalid.s | 7 +- test/MC/Mips/mips64r2/valid.s | 5 + test/MC/Mips/mips64r6/invalid.s | 25 + test/MC/Mips/mips64r6/valid.s | 5 + test/MC/Mips/mips_directives.s | 7 + test/MC/Mips/module-directive-bad.s | 4 + test/MC/Mips/set-nodsp.s | 11 +- test/MC/RISCV/fixups-diagnostics.s | 18 + test/MC/RISCV/fixups.s | 49 + test/MC/RISCV/hilo-constaddr.s | 39 + test/MC/RISCV/relocations.s | 65 + test/MC/RISCV/rv32i-invalid.s | 61 +- test/MC/RISCV/rv32i-valid.s | 21 + test/MC/WebAssembly/array-fill.ll | 5 +- test/MC/WebAssembly/bss.ll | 5 +- test/MC/WebAssembly/explicit-sections.ll | 9 +- test/MC/WebAssembly/init-fini-array.ll | 101 + test/MC/WebAssembly/unnamed-data.ll | 11 +- test/MC/WebAssembly/weak-alias.ll | 74 +- test/MC/WebAssembly/weak.ll | 1 - test/MC/X86/cfi-scope-errors.s | 18 + test/MC/X86/intel-syntax-encoding.s | 5 + test/MC/X86/intel-syntax-var-offset.ll | 49 + test/MC/X86/intel-syntax.s | 23 +- test/MC/X86/x86-16.s | 4 +- test/MC/X86/x86-32.s | 4 +- test/MC/X86/x86_64-encoding.s | 12 + test/Object/AMDGPU/elf-definitions.yaml | 21 - test/Object/AMDGPU/elf32-r600-definitions.yaml | 34 + .../AMDGPU/elf64-amdgcn-amdhsa-definitions.yaml | 34 + .../AMDGPU/elf64-amdgcn-amdpal-definitions.yaml | 34 + .../AMDGPU/elf64-amdgcn-mesa3d-definitions.yaml | 34 + test/Object/AMDGPU/objdump.s | 2 +- test/Object/Inputs/invalid-buffer.elf | 1 + test/Object/Inputs/invalid-phdr.elf | Bin 0 -> 4162 bytes test/Object/RISCV/elf-flags.yaml | 24 + test/Object/RISCV/lit.local.cfg | 2 + test/Object/archive-symtab.test | 18 +- test/Object/elf-invalid-phdr.test | 26 + test/Object/invalid.test | 15 +- test/Object/nm-archive.test | 2 +- test/ObjectYAML/ELF/shf-compressed.yaml | 28 + test/ObjectYAML/wasm/weak_symbols.yaml | 2 - test/Other/loop-pm-invalidation.ll | 16 +- test/Other/new-pm-defaults.ll | 1 + test/Other/new-pm-thinlto-defaults.ll | 1 + test/Other/pass-pipelines.ll | 4 +- test/TableGen/GlobalISelEmitter.td | 85 +- test/TableGen/intrinsic-struct.td | 32 + .../Transforms/CodeGenPrepare/X86/sink-addrmode.ll | 17 + test/Transforms/CorrelatedValuePropagation/add.ll | 23 + test/Transforms/CorrelatedValuePropagation/ashr.ll | 43 + test/Transforms/CorrelatedValuePropagation/sdiv.ll | 43 + test/Transforms/CorrelatedValuePropagation/srem.ll | 23 + .../DeadStoreElimination/PartialStore.ll | 2 +- .../combined-partial-overwrites.ll | 2 +- .../merge-stores-big-endian.ll | 173 + .../DeadStoreElimination/merge-stores.ll | 220 + test/Transforms/GVN/PRE/pre-load-guards.ll | 146 + test/Transforms/GVN/PRE/pre-load.ll | 28 + test/Transforms/GVN/pr34908.ll | 13 + test/Transforms/IRCE/clamp.ll | 2 +- test/Transforms/IRCE/correct-loop-info.ll | 12 +- test/Transforms/IRCE/eq_ne.ll | 2 +- test/Transforms/IRCE/range_intersect_miscompile.ll | 45 + test/Transforms/IRCE/single-access-no-preloop.ll | 66 + test/Transforms/IRCE/stride_more_than_1.ll | 2 +- test/Transforms/IRCE/unsigned_comparisons_ugt.ll | 2 +- test/Transforms/IRCE/unsigned_comparisons_ult.ll | 2 +- test/Transforms/IndVarSimplify/constant-fold.ll | 47 + test/Transforms/IndVarSimplify/eliminate-rem.ll | 6 +- .../replace-iv-with-loop-invariant.ll | 88 + .../IndVarSimplify/replace-srem-by-urem.ll | 109 + test/Transforms/Inline/AArch64/select.ll | 251 + test/Transforms/Inline/optimization-remarks.ll | 7 +- test/Transforms/InstCombine/div.ll | 9 + test/Transforms/InstCombine/icmp-add.ll | 42 +- test/Transforms/InstCombine/icmp-shr-lt-gt.ll | 3546 ++++ test/Transforms/InstCombine/icmp-shr.ll | 29 + test/Transforms/InstCombine/icmp.ll | 202 + test/Transforms/InstCombine/intptr1.ll | 193 + test/Transforms/InstCombine/intptr2.ll | 39 + test/Transforms/InstCombine/intptr3.ll | 39 + test/Transforms/InstCombine/intptr4.ll | 53 + test/Transforms/InstCombine/intptr5.ll | 56 + test/Transforms/InstCombine/intptr6.ll | 90 + test/Transforms/InstCombine/intptr7.ll | 58 + test/Transforms/InstCombine/minmax-fold.ll | 104 +- .../InstCombine/select-extractelement.ll | 55 +- test/Transforms/InstCombine/select.ll | 93 +- test/Transforms/InstCombine/select_arithmetic.ll | 48 +- .../InstCombine/udiv_select_to_select_shift.ll | 16 + test/Transforms/InstCombine/wcslen-1.ll | 3 + test/Transforms/InstCombine/wcslen-2.ll | 3 + test/Transforms/InstCombine/wcslen-4.ll | 20 + test/Transforms/InstSimplify/icmp-constant.ll | 43 + test/Transforms/InstSimplify/select.ll | 8 + .../InterleavedAccess/X86/interleavedLoad.ll | 53 +- .../InterleavedAccess/X86/interleavedStore.ll | 151 +- test/Transforms/LICM/loopsink.ll | 95 +- test/Transforms/LoopPredication/basic.ll | 464 +- test/Transforms/LoopPredication/nested.ll | 83 +- test/Transforms/LoopPredication/visited.ll | 5 +- .../LoopUnroll/unroll-loop-invalidation.ll | 4 +- .../LoopVectorize/first-order-recurrence.ll | 49 + .../LoopVectorize/interleaved-accesses.ll | 52 + test/Transforms/LoopVectorize/minmax_reduction.ll | 58 +- .../LoopVectorize/reduction-small-size.ll | 40 + test/Transforms/Mem2Reg/dbg-addr-inline-dse.ll | 94 + test/Transforms/Mem2Reg/dbg-addr.ll | 91 + .../MergeICmps}/X86/lit.local.cfg | 0 test/Transforms/MergeICmps/X86/pair-int32-int32.ll | 91 + test/Transforms/MergeICmps/X86/tuple-four-int8.ll | 84 + test/Transforms/MergeICmps/X86/volatile.ll | 48 + test/Transforms/MergeICmps/pair-int32-int32.ll | 81 +- test/Transforms/MergeICmps/tuple-four-int8.ll | 73 - test/Transforms/MergeICmps/volatile.ll | 30 - test/Transforms/NewGVN/completeness.ll | 137 +- test/Transforms/NewGVN/pr33461.ll | 2 +- test/Transforms/NewGVN/storeoverstore.ll | 16 +- test/Transforms/SLPVectorizer/X86/PR32086.ll | 62 + .../SLPVectorizer/X86/blending-shuffle.ll | 30 + .../SLPVectorizer/X86/horizontal-list.ll | 194 +- .../SLPVectorizer/X86/horizontal-minmax.ll | 2507 +-- test/Transforms/SLPVectorizer/X86/undef_vect.ll | 86 + test/Transforms/SROA/dbg-addr-diamond.ll | 127 + test/Transforms/SampleProfile/Inputs/import.prof | 2 +- .../SampleProfile/Inputs/indirect-call.prof | 6 + test/Transforms/SampleProfile/import.ll | 8 +- test/Transforms/SampleProfile/indirect-call.ll | 37 +- .../SimplifyCFG/X86/switch_to_lookup_table.ll | 6 +- test/Transforms/SimplifyCFG/remove-debug.ll | 22 +- .../ThinLTOBitcodeWriter/filter-alias.ll | 2 + .../ThinLTOBitcodeWriter/unsplittable.ll | 6 + test/Verifier/DILocation-parents.ll | 4 +- test/Verifier/DISubprogram.ll | 3 +- test/Verifier/callsite-dbgloc.ll | 4 +- test/Verifier/dbg-difile-crash.ll | 6 +- test/Verifier/dbg-invalid-compileunit.ll | 4 +- test/Verifier/dbg-invalid-named-metadata.ll | 4 +- test/Verifier/dbg-invalid-retaintypes.ll | 4 +- test/Verifier/dbg-line-without-file.ll | 4 +- test/Verifier/dbg-null-retained-type.ll | 6 +- test/Verifier/dbg.ll | 3 +- test/Verifier/diglobalvariable.ll | 3 +- test/Verifier/fnarg-debuginfo.ll | 4 +- test/Verifier/fragment.ll | 3 +- test/Verifier/func-dbg.ll | 3 +- test/Verifier/llvm.dbg.declare-address.ll | 3 +- test/Verifier/llvm.dbg.declare-expression.ll | 3 +- test/Verifier/llvm.dbg.declare-variable.ll | 3 +- test/Verifier/llvm.dbg.value-expression.ll | 3 +- test/Verifier/llvm.dbg.value-value.ll | 3 +- test/Verifier/llvm.dbg.value-variable.ll | 3 +- test/Verifier/metadata-function-dbg.ll | 3 +- test/Verifier/pr34325.ll | 3 +- test/Verifier/tbaa.ll | 2 +- test/lit.cfg.py | 268 +- test/tools/dsymutil/Inputs/alias/bar.o | Bin 0 -> 1956 bytes test/tools/dsymutil/Inputs/alias/foo.o | Bin 0 -> 1656 bytes test/tools/dsymutil/Inputs/alias/foobar | Bin 0 -> 8688 bytes test/tools/dsymutil/Inputs/swift-ast.macho.x86_64 | Bin 0 -> 8464 bytes test/tools/dsymutil/Inputs/swift-ast.swiftmodule | 1 + .../dsymutil/Inputs/swift-dwarf-loc.macho.x86_64 | Bin 0 -> 4320 bytes .../dsymutil/Inputs/swift-dwarf-loc.macho.x86_64.o | Bin 0 -> 1704 bytes test/tools/dsymutil/X86/alias.test | 19 + test/tools/dsymutil/X86/basic-linking-bundle.test | 8 +- test/tools/dsymutil/X86/basic-linking-x86.test | 236 +- .../dsymutil/X86/basic-lto-dw4-linking-x86.test | 206 +- test/tools/dsymutil/X86/basic-lto-linking-x86.test | 254 +- test/tools/dsymutil/X86/modules.m | 8 +- test/tools/dsymutil/X86/multiple-inputs.test | 16 +- test/tools/dsymutil/X86/odr-member-functions.cpp | 2 +- test/tools/dsymutil/X86/swift-ast-x86_64.test | 14 + test/tools/dsymutil/X86/swift-dwarf-loc.test | 37 + .../llvm-cov/Inputs/dir-with-filtering.covmapping | Bin 0 -> 264 bytes .../llvm-cov/Inputs/dir-with-filtering.proftext | 32 + test/tools/llvm-cov/Inputs/dir-with-filtering1.cpp | 8 + test/tools/llvm-cov/Inputs/dir-with-filtering2.cpp | 8 + test/tools/llvm-cov/dir-with-filtering.test | 85 + test/tools/llvm-cov/report.cpp | 5 +- test/tools/llvm-cov/showLineExecutionCounts.cpp | 8 +- test/tools/llvm-cov/showProjectSummary.cpp | 5 +- test/tools/llvm-cov/showTemplateInstantiations.cpp | 4 +- test/tools/llvm-cov/style.test | 7 +- test/tools/llvm-dwarfdump/X86/Inputs/empty.dSYM | Bin 0 -> 4098 bytes .../llvm-dwarfdump/X86/apple_names_verify_form.s | 4 +- .../X86/apple_names_verify_num_atoms.s | 6 +- test/tools/llvm-dwarfdump/X86/archive.test | 15 +- test/tools/llvm-dwarfdump/X86/brief.s | 21 +- .../llvm-dwarfdump/X86/debug_frame_offset.test | 14 + .../llvm-dwarfdump/X86/debug_line_offset.test | 28 + .../tools/llvm-dwarfdump/X86/debug_loc_offset.test | 17 + test/tools/llvm-dwarfdump/X86/debugloc.s | 277 + test/tools/llvm-dwarfdump/X86/empty-CU.s | 21 + test/tools/llvm-dwarfdump/X86/find.test | 44 + test/tools/llvm-dwarfdump/X86/form.test | 40 + test/tools/llvm-dwarfdump/X86/name.test | 63 + test/tools/llvm-dwarfdump/X86/statistics.ll | 134 + test/tools/llvm-dwarfdump/X86/stripped.test | 11 + test/tools/llvm-dwarfdump/X86/verbose.test | 25 + .../tools/llvm-dwarfdump/X86/verify_debug_abbrev.s | 5 +- test/tools/llvm-dwarfdump/X86/verify_debug_info.s | 11 +- test/tools/llvm-dwarfdump/X86/verify_die_ranges.s | 5 +- .../llvm-dwarfdump/X86/verify_unit_header_chain.s | 20 +- test/tools/llvm-dwarfdump/cmdline.test | 8 +- .../llvm-isel-fuzzer/aarch64-execname-options.ll | 18 + test/tools/llvm-isel-fuzzer/execname-options.ll | 19 + test/tools/llvm-nm/wasm/exports.yaml | 1 - test/tools/llvm-nm/wasm/imports.yaml | 1 - test/tools/llvm-nm/wasm/weak-symbols.yaml | 1 - test/tools/llvm-objcopy/Inputs/dynrel.elf | Bin 0 -> 13560 bytes test/tools/llvm-objcopy/dynamic-relocations.test | 19 + .../llvm-objcopy/dynsym-error-remove-strtab.test | 3 + .../llvm-objcopy/reloc-error-remove-symtab.test | 32 + .../llvm-objcopy/remove-multiple-sections.test | 130 + .../llvm-objcopy/remove-section-with-symbol.test | 54 + test/tools/llvm-objcopy/remove-section.test | 109 + test/tools/llvm-objcopy/remove-shstrtab-error.test | 11 + test/tools/llvm-objcopy/remove-symtab.test | 57 + .../llvm-objcopy/segment-shift-section-remove.test | 164 + test/tools/llvm-objcopy/segment-shift.test | 70 + .../llvm-objcopy/segment-test-remove-section.test | 156 + test/tools/llvm-objcopy/strip-sections.test | 66 + .../symtab-error-on-remove-strtab.test | 11 + .../AArch64/Inputs/fat.macho-armv7s-arm64 | Bin 0 -> 33112 bytes .../llvm-objdump/AArch64/macho-fat-arm-disasm.test | 6 + test/tools/llvm-objdump/macho-LLVM-bundle.test | 2 +- .../Inputs/multiple-profdata-merge.proftext | 106 + .../llvm-profdata/multiple-profdata-merge.test | 11 + test/tools/llvm-rc/Inputs/bitmap.bmp | Bin 0 -> 110 bytes test/tools/llvm-rc/Inputs/deep-include.rc | 3 + test/tools/llvm-rc/Inputs/include.rc | 2 + test/tools/llvm-rc/Inputs/nested/nested-bitmap.bmp | Bin 0 -> 110 bytes .../llvm-rc/Inputs/parser-correct-everything.rc | 45 +- .../llvm-rc/Inputs/parser-dialog-simple-font.rc | 4 + .../llvm-rc/Inputs/parser-expr-bad-binary-1.rc | 1 + .../llvm-rc/Inputs/parser-expr-bad-binary-2.rc | 1 + .../llvm-rc/Inputs/parser-expr-bad-binary-3.rc | 1 + test/tools/llvm-rc/Inputs/parser-expr-bad-unary.rc | 1 + .../llvm-rc/Inputs/parser-expr-unbalanced-1.rc | 1 + .../llvm-rc/Inputs/parser-expr-unbalanced-2.rc | 1 + .../llvm-rc/Inputs/parser-expr-unbalanced-3.rc | 1 + test/tools/llvm-rc/Inputs/parser-expr.rc | 15 + .../llvm-rc/Inputs/parser-user-invalid-contents.rc | 4 + .../llvm-rc/Inputs/parser-versioninfo-bad-type.rc | 4 + .../Inputs/parser-versioninfo-named-main-block.rc | 4 + .../Inputs/parser-versioninfo-repeated-fixed.rc | 6 + .../parser-versioninfo-unnamed-inner-block.rc | 4 + .../Inputs/parser-versioninfo-unnamed-value.rc | 7 + .../Inputs/parser-versioninfo-wrong-fixed.rc | 3 + .../llvm-rc/Inputs/tag-accelerators-ascii-alt.rc | 4 + .../Inputs/tag-accelerators-ascii-control.rc | 4 + .../llvm-rc/Inputs/tag-accelerators-ascii-shift.rc | 4 + .../Inputs/tag-accelerators-ascii-virtkey.rc | 4 + .../llvm-rc/Inputs/tag-accelerators-bad-id.rc | 4 + .../llvm-rc/Inputs/tag-accelerators-bad-key-id.rc | 3 + .../Inputs/tag-accelerators-control-nonalpha.rc | 4 + .../Inputs/tag-accelerators-long-virtkey.rc | 4 + .../llvm-rc/Inputs/tag-accelerators-no-caret.rc | 4 + .../llvm-rc/Inputs/tag-accelerators-no-type.rc | 4 + .../llvm-rc/Inputs/tag-accelerators-only-caret.rc | 4 + .../llvm-rc/Inputs/tag-accelerators-too-long.rc | 4 + .../llvm-rc/Inputs/tag-accelerators-too-short.rc | 4 + .../Inputs/tag-accelerators-virtual-nonalpha.rc | 4 + test/tools/llvm-rc/Inputs/tag-accelerators.rc | 114 + test/tools/llvm-rc/Inputs/tag-dialog-bad-style.rc | 2 + .../Inputs/tag-dialog-ctl-large-coord-neg.rc | 3 + .../llvm-rc/Inputs/tag-dialog-ctl-large-coord.rc | 3 + .../llvm-rc/Inputs/tag-dialog-ctl-large-id.rc | 3 + .../llvm-rc/Inputs/tag-dialog-ctl-large-ref-id.rc | 3 + .../llvm-rc/Inputs/tag-dialog-ctl-large-size.rc | 3 + .../llvm-rc/Inputs/tag-dialog-ctl-negative-size.rc | 3 + test/tools/llvm-rc/Inputs/tag-dialog-headers.rc | 53 + .../llvm-rc/Inputs/tag-dialog-large-coord-neg.rc | 1 + .../tools/llvm-rc/Inputs/tag-dialog-large-coord.rc | 1 + test/tools/llvm-rc/Inputs/tag-dialog-large-size.rc | 1 + .../llvm-rc/Inputs/tag-dialog-negative-size.rc | 1 + test/tools/llvm-rc/Inputs/tag-dialog.rc | 44 + test/tools/llvm-rc/Inputs/tag-escape.rc | 70 + test/tools/llvm-rc/Inputs/tag-html-wrong.rc | 1 + test/tools/llvm-rc/Inputs/tag-html.rc | 2 + .../llvm-rc/Inputs/tag-icon-cursor-bad-offset.rc | 2 + .../llvm-rc/Inputs/tag-icon-cursor-bad-type.rc | 1 + test/tools/llvm-rc/Inputs/tag-icon-cursor-eof.rc | 1 + .../llvm-rc/Inputs/tag-icon-cursor-nonexistent.rc | 1 + .../llvm-rc/Inputs/tag-icon-cursor-nonsense.rc | 1 + test/tools/llvm-rc/Inputs/tag-icon-cursor.rc | 6 + .../llvm-rc/Inputs/tag-menu-bad-menuitem-id.rc | 3 + test/tools/llvm-rc/Inputs/tag-menu.rc | 60 + test/tools/llvm-rc/Inputs/tag-stringtable-basic.rc | 45 + .../llvm-rc/Inputs/tag-stringtable-same-ids.rc | 5 + test/tools/llvm-rc/Inputs/tag-user.rc | 8 + .../Inputs/tag-versioninfo-mixed-ints-strings.rc | 18 + .../Inputs/tag-versioninfo-word-too-large.rc | 18 + test/tools/llvm-rc/Inputs/tag-versioninfo.rc | 32 + test/tools/llvm-rc/Inputs/tokens.rc | 8 + test/tools/llvm-rc/Inputs/webpage1.html | 5 + test/tools/llvm-rc/Inputs/webpage2.html | 2 + test/tools/llvm-rc/helpmsg.test | 1 + test/tools/llvm-rc/include-paths.test | 45 + test/tools/llvm-rc/parser-expr.test | 52 + test/tools/llvm-rc/parser.test | 142 +- test/tools/llvm-rc/tag-accelerators.test | 157 + test/tools/llvm-rc/tag-dialog.test | 592 + test/tools/llvm-rc/tag-escape.test | 160 + test/tools/llvm-rc/tag-html.test | 35 + test/tools/llvm-rc/tag-icon-cursor.test | 357 + test/tools/llvm-rc/tag-menu.test | 75 + test/tools/llvm-rc/tag-stringtable.test | 170 + test/tools/llvm-rc/tag-user.test | 53 + test/tools/llvm-rc/tag-versioninfo.test | 66 + test/tools/llvm-rc/tokenizer.test | 9 + .../tools/llvm-readobj/amdgpu-elf-definitions.test | 4 +- test/tools/llvm-readobj/sections.test | 1 - test/tools/llvm-xray/X86/Inputs/fdr-log-arg1.xray | Bin 0 -> 288 bytes .../X86/Inputs/naive-with-arg1-entries.xray | Bin 0 -> 192 bytes .../llvm-xray/X86/convert-basic-arg1-to-yaml.txt | 15 + .../llvm-xray/X86/convert-fdr-arg1-to-yaml.txt | 13 + test/tools/lto/lit.local.cfg | 6 +- test/tools/obj2yaml/Inputs/crt1.o | Bin 0 -> 2712 bytes test/tools/obj2yaml/missing_symtab.test | 5 + tools/bugpoint/CrashDebugger.cpp | 2 +- tools/bugpoint/ExtractFunction.cpp | 2 +- tools/bugpoint/OptimizerDriver.cpp | 8 +- tools/dsymutil/BinaryHolder.h | 12 +- tools/dsymutil/DebugMap.cpp | 12 +- tools/dsymutil/DebugMap.h | 8 +- tools/dsymutil/DwarfLinker.cpp | 44 +- tools/dsymutil/MachODebugMapParser.cpp | 38 +- tools/gold/gold-plugin.cpp | 18 +- tools/llc/llc.cpp | 17 +- tools/llvm-ar/llvm-ar.cpp | 4 +- tools/llvm-as/llvm-as.cpp | 7 +- tools/llvm-cfi-verify/CMakeLists.txt | 4 +- tools/llvm-cfi-verify/LLVMBuild.txt | 2 +- tools/llvm-cfi-verify/lib/CMakeLists.txt | 9 + tools/llvm-cfi-verify/lib/FileAnalysis.cpp | 354 + tools/llvm-cfi-verify/lib/FileAnalysis.h | 181 + tools/llvm-cfi-verify/lib/LLVMBuild.txt | 22 + tools/llvm-cfi-verify/llvm-cfi-verify.cpp | 212 +- tools/llvm-cov/CodeCoverage.cpp | 92 +- tools/llvm-cov/CoverageFilters.cpp | 25 +- tools/llvm-cov/CoverageFilters.h | 16 +- tools/llvm-cov/CoverageReport.cpp | 19 +- tools/llvm-cov/CoverageReport.h | 10 +- tools/llvm-cov/SourceCoverageView.cpp | 5 +- tools/llvm-cov/SourceCoverageView.h | 6 +- tools/llvm-cov/SourceCoverageViewHTML.cpp | 13 +- tools/llvm-cov/SourceCoverageViewHTML.h | 3 +- tools/llvm-cov/SourceCoverageViewText.cpp | 9 +- tools/llvm-cov/SourceCoverageViewText.h | 3 +- tools/llvm-dis/llvm-dis.cpp | 4 +- tools/llvm-dwarfdump/CMakeLists.txt | 1 + tools/llvm-dwarfdump/Statistics.cpp | 239 + tools/llvm-dwarfdump/llvm-dwarfdump.cpp | 262 +- tools/llvm-dwp/llvm-dwp.cpp | 5 +- tools/llvm-extract/llvm-extract.cpp | 2 +- tools/llvm-isel-fuzzer/llvm-isel-fuzzer.cpp | 3 +- tools/llvm-link/llvm-link.cpp | 2 +- tools/llvm-lto/llvm-lto.cpp | 4 +- .../llvm-mc-assemble-fuzzer.cpp | 4 +- tools/llvm-mc/llvm-mc.cpp | 12 +- tools/llvm-modextract/llvm-modextract.cpp | 4 +- tools/llvm-objcopy/Object.cpp | 258 +- tools/llvm-objcopy/Object.h | 133 +- tools/llvm-objcopy/llvm-objcopy.cpp | 28 +- tools/llvm-objdump/COFFDump.cpp | 4 +- tools/llvm-objdump/MachODump.cpp | 61 +- tools/llvm-pdbutil/MinimalSymbolDumper.cpp | 54 +- tools/llvm-profdata/llvm-profdata.cpp | 4 +- tools/llvm-rc/CMakeLists.txt | 1 + tools/llvm-rc/Opts.td | 3 + tools/llvm-rc/ResourceFileWriter.cpp | 1448 ++ tools/llvm-rc/ResourceFileWriter.h | 192 + tools/llvm-rc/ResourceScriptParser.cpp | 335 +- tools/llvm-rc/ResourceScriptParser.h | 46 +- tools/llvm-rc/ResourceScriptStmt.cpp | 126 +- tools/llvm-rc/ResourceScriptStmt.h | 584 +- tools/llvm-rc/ResourceScriptToken.cpp | 74 +- tools/llvm-rc/ResourceScriptToken.h | 4 + tools/llvm-rc/ResourceScriptTokenList.h | 2 + tools/llvm-rc/ResourceVisitor.h | 57 + tools/llvm-rc/llvm-rc.cpp | 51 +- tools/llvm-readobj/COFFDumper.cpp | 8 +- tools/llvm-readobj/ELFDumper.cpp | 69 +- tools/llvm-readobj/WasmDumper.cpp | 2 - tools/llvm-readobj/WindowsResourceDumper.cpp | 2 +- tools/llvm-split/llvm-split.cpp | 4 +- tools/llvm-stress/llvm-stress.cpp | 4 +- tools/llvm-xray/xray-account.cc | 6 +- tools/llvm-xray/xray-converter.cc | 3 +- tools/llvm-xray/xray-graph.cc | 3 +- tools/llvm-xray/xray-stacks.cc | 231 +- tools/obj2yaml/dwarf2yaml.cpp | 2 +- tools/obj2yaml/elf2yaml.cpp | 2 + tools/obj2yaml/wasm2yaml.cpp | 11 +- tools/opt-viewer/opt-diff.py | 4 +- tools/opt-viewer/opt-stats.py | 2 +- tools/opt-viewer/opt-viewer.py | 9 +- tools/opt-viewer/optrecord.py | 4 +- tools/opt/NewPMDriver.cpp | 5 +- tools/opt/NewPMDriver.h | 6 +- tools/opt/opt.cpp | 21 +- tools/sancov/sancov.cc | 11 +- tools/yaml2obj/yaml2obj.cpp | 4 +- tools/yaml2obj/yaml2wasm.cpp | 19 +- unittests/ADT/TripleTest.cpp | 6 + unittests/Analysis/CMakeLists.txt | 1 + unittests/Analysis/ScalarEvolutionTest.cpp | 104 + unittests/Analysis/ValueLatticeTest.cpp | 148 + unittests/CMakeLists.txt | 1 + unittests/CodeGen/CMakeLists.txt | 4 + unittests/CodeGen/MachineInstrTest.cpp | 246 + unittests/DebugInfo/DWARF/DwarfGenerator.cpp | 3 +- .../Orc/CompileOnDemandLayerTest.cpp | 21 +- .../ExecutionEngine/Orc/GlobalMappingLayerTest.cpp | 28 +- unittests/ExecutionEngine/Orc/OrcTestCommon.h | 90 +- .../Orc/RTDyldObjectLinkingLayerTest.cpp | 8 + unittests/IR/VerifierTest.cpp | 38 +- unittests/Support/BinaryStreamTest.cpp | 3 - unittests/Support/Host.cpp | 6 + unittests/Support/Path.cpp | 4 +- unittests/Support/ReplaceFileTest.cpp | 88 +- unittests/Support/SourceMgrTest.cpp | 10 + unittests/Support/SpecialCaseListTest.cpp | 138 +- unittests/Support/TarWriterTest.cpp | 73 +- unittests/Support/TargetParserTest.cpp | 14 + .../Transforms/Scalar/LoopPassManagerTest.cpp | 17 +- unittests/Transforms/Utils/CMakeLists.txt | 2 + unittests/Transforms/Utils/CodeExtractor.cpp | 69 + unittests/Transforms/Utils/Local.cpp | 71 + unittests/tools/CMakeLists.txt | 1 + unittests/tools/llvm-cfi-verify/CMakeLists.txt | 18 + unittests/tools/llvm-cfi-verify/FileAnalysis.cpp | 479 + utils/TableGen/AsmMatcherEmitter.cpp | 470 +- utils/TableGen/CMakeLists.txt | 1 + utils/TableGen/CodeGenDAGPatterns.cpp | 36 +- utils/TableGen/CodeGenDAGPatterns.h | 69 +- utils/TableGen/CodeGenInstruction.cpp | 4 +- utils/TableGen/CodeGenRegisters.cpp | 2 +- utils/TableGen/CodeGenSchedule.cpp | 96 +- utils/TableGen/DAGISelMatcherEmitter.cpp | 10 +- utils/TableGen/FastISelEmitter.cpp | 16 +- utils/TableGen/GlobalISelEmitter.cpp | 10 +- utils/TableGen/InfoByHwMode.cpp | 70 +- utils/TableGen/InfoByHwMode.h | 14 +- utils/TableGen/IntrinsicEmitter.cpp | 8 +- utils/TableGen/SubtargetEmitter.cpp | 14 +- utils/TableGen/SubtargetFeatureInfo.cpp | 2 +- utils/TableGen/TableGen.cpp | 6 + utils/TableGen/TableGenBackends.h | 1 + utils/TableGen/X86FoldTablesEmitter.cpp | 663 + utils/lit/CMakeLists.txt | 7 +- utils/lit/lit/discovery.py | 1 - utils/lit/lit/llvm/__init__.py | 4 +- utils/lit/lit/llvm/config.py | 359 +- utils/lit/lit/llvm/subst.py | 140 + utils/lit/lit/util.py | 142 +- .../tests/Inputs/config-map-discovery/driver.py | 16 + .../Inputs/config-map-discovery/invalid-test.txt | 0 .../tests/Inputs/config-map-discovery/lit.alt.cfg | 9 + .../config-map-discovery/main-config/lit.cfg | 1 + .../Inputs/config-map-discovery/tests/test1.txt | 0 .../Inputs/config-map-discovery/tests/test2.txt | 0 utils/lit/tests/discovery.py | 22 + utils/lit/tests/lit.cfg | 2 +- utils/llvm-lit/llvm-lit.in | 1 - 2036 files changed, 129383 insertions(+), 62770 deletions(-) create mode 100644 docs/FuzzingLLVM.rst delete mode 100644 include/llvm/Analysis/OptimizationDiagnosticInfo.h create mode 100644 include/llvm/Analysis/OptimizationRemarkEmitter.h create mode 100644 include/llvm/Analysis/ValueLattice.h create mode 100644 include/llvm/DebugInfo/CodeView/CodeViewRegisters.def delete mode 100644 include/llvm/Support/AMDGPUCodeObjectMetadata.h create mode 100644 include/llvm/Support/AMDGPUMetadata.h delete mode 100644 lib/Analysis/OptimizationDiagnosticInfo.cpp create mode 100644 lib/Analysis/OptimizationRemarkEmitter.cpp delete mode 100644 lib/Analysis/SparsePropagation.cpp create mode 100644 lib/Analysis/ValueLattice.cpp delete mode 100644 lib/Support/AMDGPUCodeObjectMetadata.cpp create mode 100644 lib/Support/AMDGPUMetadata.cpp create mode 100644 lib/Target/AMDGPU/AMDGPUOpenCLEnqueuedBlockLowering.cpp delete mode 100644 lib/Target/AMDGPU/MCTargetDesc/AMDGPUCodeObjectMetadataStreamer.cpp delete mode 100644 lib/Target/AMDGPU/MCTargetDesc/AMDGPUCodeObjectMetadataStreamer.h create mode 100644 lib/Target/AMDGPU/MCTargetDesc/AMDGPUHSAMetadataStreamer.cpp create mode 100644 lib/Target/AMDGPU/MCTargetDesc/AMDGPUHSAMetadataStreamer.h create mode 100644 lib/Target/Hexagon/HexagonVectorLoopCarriedReuse.cpp delete mode 100644 lib/Target/NVPTX/NVPTXVector.td create mode 100644 lib/Target/RISCV/MCTargetDesc/RISCVFixupKinds.h create mode 100644 lib/Target/RISCV/MCTargetDesc/RISCVMCExpr.cpp create mode 100644 lib/Target/RISCV/MCTargetDesc/RISCVMCExpr.h create mode 100644 lib/Target/X86/MCTargetDesc/X86TargetStreamer.h create mode 100644 lib/Target/X86/MCTargetDesc/X86WinCOFFTargetStreamer.cpp create mode 100755 lib/Target/X86/X86SchedSkylakeServer.td create mode 100644 test/Analysis/Lint/noop-cast-expr-no-pointer.ll create mode 100644 test/Bitcode/upgrade-section-name.ll create mode 100644 test/CodeGen/AArch64/GlobalISel/combine-anyext-crash.mir create mode 100644 test/CodeGen/AArch64/machine-combiner.mir create mode 100644 test/CodeGen/AArch64/swift-error.ll create mode 100644 test/CodeGen/AMDGPU/amdpal-cs.ll create mode 100644 test/CodeGen/AMDGPU/amdpal-es.ll create mode 100644 test/CodeGen/AMDGPU/amdpal-gs.ll create mode 100644 test/CodeGen/AMDGPU/amdpal-hs.ll create mode 100644 test/CodeGen/AMDGPU/amdpal-ls.ll create mode 100644 test/CodeGen/AMDGPU/amdpal-ps.ll create mode 100644 test/CodeGen/AMDGPU/amdpal-psenable.ll create mode 100644 test/CodeGen/AMDGPU/amdpal-vs.ll create mode 100644 test/CodeGen/AMDGPU/amdpal.ll create mode 100644 test/CodeGen/AMDGPU/branch-relax-bundle.ll delete mode 100644 test/CodeGen/AMDGPU/code-object-metadata-from-llvm-ir-full.ll create mode 100644 test/CodeGen/AMDGPU/combine-ftrunc.ll create mode 100644 test/CodeGen/AMDGPU/control-flow-optnone.ll create mode 100644 test/CodeGen/AMDGPU/dagcomb-shuffle-vecextend-non2.ll create mode 100644 test/CodeGen/AMDGPU/elf-header.ll create mode 100644 test/CodeGen/AMDGPU/enqueue-kernel.ll rename test/CodeGen/AMDGPU/{code-object-metadata-deduce-ro-arg.ll => hsa-metadata- [...] create mode 100644 test/CodeGen/AMDGPU/hsa-metadata-from-llvm-ir-full.ll rename test/CodeGen/AMDGPU/{code-object-metadata-images.ll => hsa-metadata-images. [...] rename test/CodeGen/AMDGPU/{code-object-metadata-invalid-ocl-version-1.ll => hsa-m [...] rename test/CodeGen/AMDGPU/{code-object-metadata-invalid-ocl-version-2.ll => hsa-m [...] rename test/CodeGen/AMDGPU/{code-object-metadata-invalid-ocl-version-3.ll => hsa-m [...] rename test/CodeGen/AMDGPU/{code-object-metadata-kernel-code-props.ll => hsa-metad [...] rename test/CodeGen/AMDGPU/{code-object-metadata-kernel-debug-props.ll => hsa-meta [...] create mode 100644 test/CodeGen/AMDGPU/inline-attr.ll create mode 100644 test/CodeGen/AMDGPU/load-private-double16-amdgiz.ll create mode 100644 test/CodeGen/AMDGPU/readlane_exec0.mir create mode 100644 test/CodeGen/ARM/crash-on-pow2-shufflevector.ll create mode 100644 test/CodeGen/AVR/branch-relaxation-long.ll create mode 100644 test/CodeGen/AVR/std-ldd-immediate-overflow.ll create mode 100644 test/CodeGen/Hexagon/hexagon_vector_loop_carried_reuse.ll create mode 100644 test/CodeGen/Hexagon/hexagon_vector_loop_carried_reuse_constant.ll create mode 100644 test/CodeGen/Hexagon/packetize-nvj-no-prune.mir create mode 100644 test/CodeGen/Hexagon/swp-order-copies.ll create mode 100644 test/CodeGen/Hexagon/vect/vect-extract-i1.ll create mode 100644 test/CodeGen/MIR/X86/simple-register-allocation-read-undef.mir create mode 100644 test/CodeGen/MIR/X86/unreachable-mbb-undef-phi.mir create mode 100644 test/CodeGen/Mips/dsp-spill-reload.ll create mode 100644 test/CodeGen/Mips/mirparser/target-flags-pic-mxgot-tls.mir create mode 100644 test/CodeGen/Mips/mirparser/target-flags-pic-o32.mir create mode 100644 test/CodeGen/Mips/mirparser/target-flags-pic.mir create mode 100644 test/CodeGen/Mips/mirparser/target-flags-static-tls.mir create mode 100644 test/CodeGen/NVPTX/barrier.ll create mode 100644 test/CodeGen/NVPTX/match.ll create mode 100644 test/CodeGen/NVPTX/vote.ll create mode 100644 test/CodeGen/NVPTX/wmma.py create mode 100644 test/CodeGen/PowerPC/CompareEliminationSpillIssue.ll create mode 100644 test/CodeGen/PowerPC/PR3488.ll create mode 100644 test/CodeGen/PowerPC/ctrloop-shortLoops.ll create mode 100644 test/CodeGen/PowerPC/debuginfo-split-int.ll create mode 100644 test/CodeGen/PowerPC/debuginfo-stackarg.ll create mode 100644 test/CodeGen/PowerPC/gpr-vsr-spill.ll create mode 100644 test/CodeGen/PowerPC/testComparesi32gtu.ll create mode 100644 test/CodeGen/PowerPC/testComparesi32leu.ll create mode 100644 test/CodeGen/PowerPC/testComparesi32ltu.ll create mode 100644 test/CodeGen/PowerPC/testComparesigesc.ll create mode 100644 test/CodeGen/PowerPC/testComparesigesi.ll create mode 100644 test/CodeGen/PowerPC/testComparesigesll.ll create mode 100644 test/CodeGen/PowerPC/testComparesigess.ll create mode 100644 test/CodeGen/PowerPC/testComparesigeuc.ll create mode 100644 test/CodeGen/PowerPC/testComparesigeui.ll create mode 100644 test/CodeGen/PowerPC/testComparesigeus.ll create mode 100644 test/CodeGen/PowerPC/testComparesigtsc.ll create mode 100644 test/CodeGen/PowerPC/testComparesigtsi.ll create mode 100644 test/CodeGen/PowerPC/testComparesigtsll.ll create mode 100644 test/CodeGen/PowerPC/testComparesigtss.ll create mode 100644 test/CodeGen/PowerPC/testComparesigtuc.ll create mode 100644 test/CodeGen/PowerPC/testComparesigtui.ll create mode 100644 test/CodeGen/PowerPC/testComparesigtus.ll create mode 100644 test/CodeGen/PowerPC/testComparesilesc.ll create mode 100644 test/CodeGen/PowerPC/testComparesilesi.ll create mode 100644 test/CodeGen/PowerPC/testComparesilesll.ll create mode 100644 test/CodeGen/PowerPC/testComparesiless.ll create mode 100644 test/CodeGen/PowerPC/testComparesileuc.ll create mode 100644 test/CodeGen/PowerPC/testComparesileui.ll create mode 100644 test/CodeGen/PowerPC/testComparesileus.ll create mode 100644 test/CodeGen/PowerPC/testComparesiltsc.ll create mode 100644 test/CodeGen/PowerPC/testComparesiltsi.ll create mode 100644 test/CodeGen/PowerPC/testComparesiltsll.ll create mode 100644 test/CodeGen/PowerPC/testComparesiltss.ll create mode 100644 test/CodeGen/PowerPC/testComparesiltuc.ll create mode 100644 test/CodeGen/PowerPC/testComparesiltui.ll create mode 100644 test/CodeGen/PowerPC/testComparesiltus.ll create mode 100644 test/CodeGen/PowerPC/testComparesllgesc.ll create mode 100644 test/CodeGen/PowerPC/testComparesllgesi.ll create mode 100644 test/CodeGen/PowerPC/testComparesllgesll.ll create mode 100644 test/CodeGen/PowerPC/testComparesllgess.ll create mode 100644 test/CodeGen/PowerPC/testComparesllgeuc.ll create mode 100644 test/CodeGen/PowerPC/testComparesllgeui.ll create mode 100644 test/CodeGen/PowerPC/testComparesllgeus.ll create mode 100644 test/CodeGen/PowerPC/testComparesllgtsll.ll create mode 100644 test/CodeGen/PowerPC/testComparesllgtuc.ll create mode 100644 test/CodeGen/PowerPC/testComparesllgtui.ll create mode 100644 test/CodeGen/PowerPC/testComparesllgtus.ll create mode 100644 test/CodeGen/PowerPC/testCompareslllesc.ll create mode 100644 test/CodeGen/PowerPC/testCompareslllesi.ll create mode 100644 test/CodeGen/PowerPC/testCompareslllesll.ll create mode 100644 test/CodeGen/PowerPC/testComparesllless.ll create mode 100644 test/CodeGen/PowerPC/testComparesllleuc.ll create mode 100644 test/CodeGen/PowerPC/testComparesllleui.ll create mode 100644 test/CodeGen/PowerPC/testComparesllleus.ll create mode 100644 test/CodeGen/PowerPC/testComparesllltsll.ll create mode 100644 test/CodeGen/PowerPC/testComparesllltuc.ll create mode 100644 test/CodeGen/PowerPC/testComparesllltui.ll create mode 100644 test/CodeGen/PowerPC/testComparesllltus.ll create mode 100644 test/CodeGen/PowerPC/vsxD-Form-spills.ll create mode 100644 test/CodeGen/PowerPC/xray-conditional-return.ll create mode 100644 test/CodeGen/PowerPC/xray-ret-is-terminator.ll create mode 100644 test/CodeGen/PowerPC/zext-bitperm.ll create mode 100644 test/CodeGen/SystemZ/fp-cmp-07.mir create mode 100644 test/CodeGen/SystemZ/fp-conv-17.mir create mode 100644 test/CodeGen/SystemZ/regalloc-GR128.ll delete mode 100644 test/CodeGen/WebAssembly/atomics.ll create mode 100644 test/CodeGen/WebAssembly/load-ext-atomic.ll create mode 100644 test/CodeGen/WebAssembly/offset-atomics.ll create mode 100755 test/CodeGen/X86/avx512-schedule.ll create mode 100755 test/CodeGen/X86/avx512-shuffle-schedule.ll create mode 100644 test/CodeGen/X86/avx512bw-vec-test-testn.ll create mode 100644 test/CodeGen/X86/avx512bwvl-vec-test-testn.ll create mode 100644 test/CodeGen/X86/avx512f-vec-test-testn.ll create mode 100644 test/CodeGen/X86/avx512vl-vec-test-testn.ll create mode 100644 test/CodeGen/X86/bool-vector.ll create mode 100644 test/CodeGen/X86/broadcastm-lowering.ll create mode 100644 test/CodeGen/X86/clwb.ll create mode 100644 test/CodeGen/X86/insert-into-constant-vector.ll create mode 100644 test/CodeGen/X86/insertelement-shuffle.ll create mode 100644 test/CodeGen/X86/load-combine-dbg.ll create mode 100644 test/CodeGen/X86/overflow-intrinsic-setcc-fold.ll create mode 100644 test/CodeGen/X86/pr29061.ll create mode 100644 test/CodeGen/X86/pr34855.ll create mode 100644 test/CodeGen/X86/widen_load-3.ll create mode 100644 test/DebugInfo/COFF/fpo-argsize.ll create mode 100644 test/DebugInfo/COFF/fpo-csrs.ll create mode 100644 test/DebugInfo/COFF/fpo-funclet.ll create mode 100644 test/DebugInfo/COFF/fpo-realign-alloca.ll create mode 100644 test/DebugInfo/COFF/fpo-shrink-wrap.ll create mode 100644 test/DebugInfo/COFF/fpo-stack-protect.ll create mode 100644 test/DebugInfo/MIR/X86/live-debug-vars-unused-arg-debugonly.mir create mode 100644 test/DebugInfo/MIR/X86/live-debug-vars-unused-arg.mir create mode 100644 test/DebugInfo/X86/dbg-addr-dse.ll create mode 100644 test/DebugInfo/X86/dbg-addr.ll create mode 100644 test/DebugInfo/X86/dbg-value-transfer-order.ll create mode 100644 test/DebugInfo/X86/live-debug-vars-dse.mir create mode 100644 test/DebugInfo/X86/pr34545.ll create mode 100644 test/DebugInfo/X86/sroasplit-dbg-declare.ll create mode 100644 test/DebugInfo/pr34672.ll delete mode 100644 test/MC/AMDGPU/code-object-metadata-kernel-args.s delete mode 100644 test/MC/AMDGPU/code-object-metadata-kernel-attrs.s delete mode 100644 test/MC/AMDGPU/code-object-metadata-kernel-code-props.s delete mode 100644 test/MC/AMDGPU/code-object-metadata-kernel-debug-props.s delete mode 100644 test/MC/AMDGPU/code-object-metadata-unknown-key.s create mode 100644 test/MC/AMDGPU/hsa-metadata-kernel-args.s create mode 100644 test/MC/AMDGPU/hsa-metadata-kernel-attrs.s create mode 100644 test/MC/AMDGPU/hsa-metadata-kernel-code-props.s create mode 100644 test/MC/AMDGPU/hsa-metadata-kernel-debug-props.s create mode 100644 test/MC/AMDGPU/hsa-metadata-unknown-key.s create mode 100644 test/MC/AMDGPU/pal.s create mode 100644 test/MC/ARM/ldrd-strd-gnu-arm-bad-regs.s create mode 100644 test/MC/ARM/ldrd-strd-gnu-bad-inst.s create mode 100644 test/MC/ARM/neon-complex.s create mode 100644 test/MC/ARM/register-token-source-loc.s create mode 100644 test/MC/ARM/vmrs_vmsr.s create mode 100644 test/MC/AsmParser/Inputs/non-english-characters-comments.s create mode 100644 test/MC/AsmParser/Inputs/non-english-characters-section-name.s create mode 100644 test/MC/AsmParser/directive_print.s create mode 100644 test/MC/AsmParser/non-english-characters.s create mode 100644 test/MC/AsmParser/seh-directive-errors.s create mode 100644 test/MC/AsmParser/seh-unfinished-frame.s create mode 100644 test/MC/BPF/insn-unit-32.s create mode 100644 test/MC/COFF/cv-fpo-csrs.s create mode 100644 test/MC/COFF/cv-fpo-errors.s create mode 100644 test/MC/COFF/cv-fpo-setframe.s create mode 100644 test/MC/Disassembler/ARM/arm-vmrs_vmsr.txt create mode 100644 test/MC/Disassembler/ARM/neon-complex-arm.txt create mode 100644 test/MC/Disassembler/ARM/neon-complex-thumb.txt create mode 100644 test/MC/Disassembler/ARM/thumb-vmrs_vmsr.txt create mode 100644 test/MC/Mips/elf-N32.s create mode 100644 test/MC/Mips/macro-aliases-invalid-wrong-error.s create mode 100644 test/MC/Mips/macro-aliases.s create mode 100644 test/MC/RISCV/fixups-diagnostics.s create mode 100644 test/MC/RISCV/fixups.s create mode 100644 test/MC/RISCV/hilo-constaddr.s create mode 100644 test/MC/RISCV/relocations.s create mode 100644 test/MC/WebAssembly/init-fini-array.ll create mode 100644 test/MC/X86/cfi-scope-errors.s create mode 100644 test/MC/X86/intel-syntax-var-offset.ll delete mode 100644 test/Object/AMDGPU/elf-definitions.yaml create mode 100644 test/Object/AMDGPU/elf32-r600-definitions.yaml create mode 100644 test/Object/AMDGPU/elf64-amdgcn-amdhsa-definitions.yaml create mode 100644 test/Object/AMDGPU/elf64-amdgcn-amdpal-definitions.yaml create mode 100644 test/Object/AMDGPU/elf64-amdgcn-mesa3d-definitions.yaml create mode 100644 test/Object/Inputs/invalid-buffer.elf create mode 100644 test/Object/Inputs/invalid-phdr.elf create mode 100644 test/Object/RISCV/elf-flags.yaml create mode 100644 test/Object/RISCV/lit.local.cfg create mode 100644 test/Object/elf-invalid-phdr.test create mode 100644 test/ObjectYAML/ELF/shf-compressed.yaml create mode 100644 test/TableGen/intrinsic-struct.td create mode 100644 test/Transforms/DeadStoreElimination/merge-stores-big-endian.ll create mode 100644 test/Transforms/DeadStoreElimination/merge-stores.ll create mode 100644 test/Transforms/GVN/PRE/pre-load-guards.ll create mode 100644 test/Transforms/GVN/pr34908.ll create mode 100644 test/Transforms/IRCE/range_intersect_miscompile.ll create mode 100644 test/Transforms/IndVarSimplify/constant-fold.ll create mode 100644 test/Transforms/IndVarSimplify/replace-iv-with-loop-invariant.ll create mode 100644 test/Transforms/IndVarSimplify/replace-srem-by-urem.ll create mode 100644 test/Transforms/Inline/AArch64/select.ll create mode 100644 test/Transforms/InstCombine/icmp-shr-lt-gt.ll create mode 100644 test/Transforms/InstCombine/intptr1.ll create mode 100644 test/Transforms/InstCombine/intptr2.ll create mode 100644 test/Transforms/InstCombine/intptr3.ll create mode 100644 test/Transforms/InstCombine/intptr4.ll create mode 100644 test/Transforms/InstCombine/intptr5.ll create mode 100644 test/Transforms/InstCombine/intptr6.ll create mode 100644 test/Transforms/InstCombine/intptr7.ll create mode 100644 test/Transforms/InstCombine/wcslen-4.ll create mode 100644 test/Transforms/LoopVectorize/reduction-small-size.ll create mode 100644 test/Transforms/Mem2Reg/dbg-addr-inline-dse.ll create mode 100644 test/Transforms/Mem2Reg/dbg-addr.ll copy test/{Analysis/CostModel => Transforms/MergeICmps}/X86/lit.local.cfg (100%) create mode 100644 test/Transforms/MergeICmps/X86/pair-int32-int32.ll create mode 100644 test/Transforms/MergeICmps/X86/tuple-four-int8.ll create mode 100644 test/Transforms/MergeICmps/X86/volatile.ll delete mode 100644 test/Transforms/MergeICmps/tuple-four-int8.ll delete mode 100644 test/Transforms/MergeICmps/volatile.ll create mode 100644 test/Transforms/SLPVectorizer/X86/PR32086.ll create mode 100644 test/Transforms/SLPVectorizer/X86/undef_vect.ll create mode 100644 test/Transforms/SROA/dbg-addr-diamond.ll create mode 100644 test/tools/dsymutil/Inputs/alias/bar.o create mode 100644 test/tools/dsymutil/Inputs/alias/foo.o create mode 100755 test/tools/dsymutil/Inputs/alias/foobar create mode 100755 test/tools/dsymutil/Inputs/swift-ast.macho.x86_64 create mode 100644 test/tools/dsymutil/Inputs/swift-ast.swiftmodule create mode 100755 test/tools/dsymutil/Inputs/swift-dwarf-loc.macho.x86_64 create mode 100644 test/tools/dsymutil/Inputs/swift-dwarf-loc.macho.x86_64.o create mode 100644 test/tools/dsymutil/X86/alias.test create mode 100644 test/tools/dsymutil/X86/swift-ast-x86_64.test create mode 100644 test/tools/dsymutil/X86/swift-dwarf-loc.test create mode 100644 test/tools/llvm-cov/Inputs/dir-with-filtering.covmapping create mode 100644 test/tools/llvm-cov/Inputs/dir-with-filtering.proftext create mode 100644 test/tools/llvm-cov/Inputs/dir-with-filtering1.cpp create mode 100644 test/tools/llvm-cov/Inputs/dir-with-filtering2.cpp create mode 100644 test/tools/llvm-cov/dir-with-filtering.test create mode 100644 test/tools/llvm-dwarfdump/X86/Inputs/empty.dSYM create mode 100644 test/tools/llvm-dwarfdump/X86/debug_frame_offset.test create mode 100644 test/tools/llvm-dwarfdump/X86/debug_line_offset.test create mode 100644 test/tools/llvm-dwarfdump/X86/debug_loc_offset.test create mode 100644 test/tools/llvm-dwarfdump/X86/debugloc.s create mode 100644 test/tools/llvm-dwarfdump/X86/empty-CU.s create mode 100644 test/tools/llvm-dwarfdump/X86/find.test create mode 100644 test/tools/llvm-dwarfdump/X86/form.test create mode 100644 test/tools/llvm-dwarfdump/X86/name.test create mode 100644 test/tools/llvm-dwarfdump/X86/statistics.ll create mode 100644 test/tools/llvm-dwarfdump/X86/stripped.test create mode 100644 test/tools/llvm-dwarfdump/X86/verbose.test create mode 100644 test/tools/llvm-isel-fuzzer/aarch64-execname-options.ll create mode 100644 test/tools/llvm-isel-fuzzer/execname-options.ll create mode 100644 test/tools/llvm-objcopy/Inputs/dynrel.elf create mode 100644 test/tools/llvm-objcopy/dynamic-relocations.test create mode 100644 test/tools/llvm-objcopy/dynsym-error-remove-strtab.test create mode 100644 test/tools/llvm-objcopy/reloc-error-remove-symtab.test create mode 100644 test/tools/llvm-objcopy/remove-multiple-sections.test create mode 100644 test/tools/llvm-objcopy/remove-section-with-symbol.test create mode 100644 test/tools/llvm-objcopy/remove-section.test create mode 100644 test/tools/llvm-objcopy/remove-shstrtab-error.test create mode 100644 test/tools/llvm-objcopy/remove-symtab.test create mode 100644 test/tools/llvm-objcopy/segment-shift-section-remove.test create mode 100644 test/tools/llvm-objcopy/segment-shift.test create mode 100644 test/tools/llvm-objcopy/segment-test-remove-section.test create mode 100644 test/tools/llvm-objcopy/strip-sections.test create mode 100644 test/tools/llvm-objcopy/symtab-error-on-remove-strtab.test create mode 100644 test/tools/llvm-objdump/AArch64/Inputs/fat.macho-armv7s-arm64 create mode 100644 test/tools/llvm-objdump/AArch64/macho-fat-arm-disasm.test create mode 100644 test/tools/llvm-profdata/Inputs/multiple-profdata-merge.proftext create mode 100644 test/tools/llvm-profdata/multiple-profdata-merge.test create mode 100644 test/tools/llvm-rc/Inputs/bitmap.bmp create mode 100644 test/tools/llvm-rc/Inputs/deep-include.rc create mode 100644 test/tools/llvm-rc/Inputs/include.rc create mode 100644 test/tools/llvm-rc/Inputs/nested/nested-bitmap.bmp create mode 100644 test/tools/llvm-rc/Inputs/parser-dialog-simple-font.rc create mode 100644 test/tools/llvm-rc/Inputs/parser-expr-bad-binary-1.rc create mode 100644 test/tools/llvm-rc/Inputs/parser-expr-bad-binary-2.rc create mode 100644 test/tools/llvm-rc/Inputs/parser-expr-bad-binary-3.rc create mode 100644 test/tools/llvm-rc/Inputs/parser-expr-bad-unary.rc create mode 100644 test/tools/llvm-rc/Inputs/parser-expr-unbalanced-1.rc create mode 100644 test/tools/llvm-rc/Inputs/parser-expr-unbalanced-2.rc create mode 100644 test/tools/llvm-rc/Inputs/parser-expr-unbalanced-3.rc create mode 100644 test/tools/llvm-rc/Inputs/parser-expr.rc create mode 100644 test/tools/llvm-rc/Inputs/parser-user-invalid-contents.rc create mode 100644 test/tools/llvm-rc/Inputs/parser-versioninfo-bad-type.rc create mode 100644 test/tools/llvm-rc/Inputs/parser-versioninfo-named-main-block.rc create mode 100644 test/tools/llvm-rc/Inputs/parser-versioninfo-repeated-fixed.rc create mode 100644 test/tools/llvm-rc/Inputs/parser-versioninfo-unnamed-inner-block.rc create mode 100644 test/tools/llvm-rc/Inputs/parser-versioninfo-unnamed-value.rc create mode 100644 test/tools/llvm-rc/Inputs/parser-versioninfo-wrong-fixed.rc create mode 100644 test/tools/llvm-rc/Inputs/tag-accelerators-ascii-alt.rc create mode 100644 test/tools/llvm-rc/Inputs/tag-accelerators-ascii-control.rc create mode 100644 test/tools/llvm-rc/Inputs/tag-accelerators-ascii-shift.rc create mode 100644 test/tools/llvm-rc/Inputs/tag-accelerators-ascii-virtkey.rc create mode 100644 test/tools/llvm-rc/Inputs/tag-accelerators-bad-id.rc create mode 100644 test/tools/llvm-rc/Inputs/tag-accelerators-bad-key-id.rc create mode 100644 test/tools/llvm-rc/Inputs/tag-accelerators-control-nonalpha.rc create mode 100644 test/tools/llvm-rc/Inputs/tag-accelerators-long-virtkey.rc create mode 100644 test/tools/llvm-rc/Inputs/tag-accelerators-no-caret.rc create mode 100644 test/tools/llvm-rc/Inputs/tag-accelerators-no-type.rc create mode 100644 test/tools/llvm-rc/Inputs/tag-accelerators-only-caret.rc create mode 100644 test/tools/llvm-rc/Inputs/tag-accelerators-too-long.rc create mode 100644 test/tools/llvm-rc/Inputs/tag-accelerators-too-short.rc create mode 100644 test/tools/llvm-rc/Inputs/tag-accelerators-virtual-nonalpha.rc create mode 100644 test/tools/llvm-rc/Inputs/tag-accelerators.rc create mode 100644 test/tools/llvm-rc/Inputs/tag-dialog-bad-style.rc create mode 100644 test/tools/llvm-rc/Inputs/tag-dialog-ctl-large-coord-neg.rc create mode 100644 test/tools/llvm-rc/Inputs/tag-dialog-ctl-large-coord.rc create mode 100644 test/tools/llvm-rc/Inputs/tag-dialog-ctl-large-id.rc create mode 100644 test/tools/llvm-rc/Inputs/tag-dialog-ctl-large-ref-id.rc create mode 100644 test/tools/llvm-rc/Inputs/tag-dialog-ctl-large-size.rc create mode 100644 test/tools/llvm-rc/Inputs/tag-dialog-ctl-negative-size.rc create mode 100644 test/tools/llvm-rc/Inputs/tag-dialog-headers.rc create mode 100644 test/tools/llvm-rc/Inputs/tag-dialog-large-coord-neg.rc create mode 100644 test/tools/llvm-rc/Inputs/tag-dialog-large-coord.rc create mode 100644 test/tools/llvm-rc/Inputs/tag-dialog-large-size.rc create mode 100644 test/tools/llvm-rc/Inputs/tag-dialog-negative-size.rc create mode 100644 test/tools/llvm-rc/Inputs/tag-dialog.rc create mode 100644 test/tools/llvm-rc/Inputs/tag-escape.rc create mode 100644 test/tools/llvm-rc/Inputs/tag-html-wrong.rc create mode 100644 test/tools/llvm-rc/Inputs/tag-html.rc create mode 100644 test/tools/llvm-rc/Inputs/tag-icon-cursor-bad-offset.rc create mode 100644 test/tools/llvm-rc/Inputs/tag-icon-cursor-bad-type.rc create mode 100644 test/tools/llvm-rc/Inputs/tag-icon-cursor-eof.rc create mode 100644 test/tools/llvm-rc/Inputs/tag-icon-cursor-nonexistent.rc create mode 100644 test/tools/llvm-rc/Inputs/tag-icon-cursor-nonsense.rc create mode 100644 test/tools/llvm-rc/Inputs/tag-icon-cursor.rc create mode 100644 test/tools/llvm-rc/Inputs/tag-menu-bad-menuitem-id.rc create mode 100644 test/tools/llvm-rc/Inputs/tag-menu.rc create mode 100644 test/tools/llvm-rc/Inputs/tag-stringtable-basic.rc create mode 100644 test/tools/llvm-rc/Inputs/tag-stringtable-same-ids.rc create mode 100644 test/tools/llvm-rc/Inputs/tag-user.rc create mode 100644 test/tools/llvm-rc/Inputs/tag-versioninfo-mixed-ints-strings.rc create mode 100644 test/tools/llvm-rc/Inputs/tag-versioninfo-word-too-large.rc create mode 100644 test/tools/llvm-rc/Inputs/tag-versioninfo.rc create mode 100644 test/tools/llvm-rc/Inputs/webpage1.html create mode 100644 test/tools/llvm-rc/Inputs/webpage2.html create mode 100644 test/tools/llvm-rc/include-paths.test create mode 100644 test/tools/llvm-rc/parser-expr.test create mode 100644 test/tools/llvm-rc/tag-accelerators.test create mode 100644 test/tools/llvm-rc/tag-dialog.test create mode 100644 test/tools/llvm-rc/tag-escape.test create mode 100644 test/tools/llvm-rc/tag-html.test create mode 100644 test/tools/llvm-rc/tag-icon-cursor.test create mode 100644 test/tools/llvm-rc/tag-menu.test create mode 100644 test/tools/llvm-rc/tag-stringtable.test create mode 100644 test/tools/llvm-rc/tag-user.test create mode 100644 test/tools/llvm-rc/tag-versioninfo.test create mode 100644 test/tools/llvm-xray/X86/Inputs/fdr-log-arg1.xray create mode 100644 test/tools/llvm-xray/X86/Inputs/naive-with-arg1-entries.xray create mode 100644 test/tools/llvm-xray/X86/convert-basic-arg1-to-yaml.txt create mode 100644 test/tools/llvm-xray/X86/convert-fdr-arg1-to-yaml.txt create mode 100755 test/tools/obj2yaml/Inputs/crt1.o create mode 100644 test/tools/obj2yaml/missing_symtab.test create mode 100644 tools/llvm-cfi-verify/lib/CMakeLists.txt create mode 100644 tools/llvm-cfi-verify/lib/FileAnalysis.cpp create mode 100644 tools/llvm-cfi-verify/lib/FileAnalysis.h create mode 100644 tools/llvm-cfi-verify/lib/LLVMBuild.txt create mode 100644 tools/llvm-dwarfdump/Statistics.cpp create mode 100644 tools/llvm-rc/ResourceFileWriter.cpp create mode 100644 tools/llvm-rc/ResourceFileWriter.h create mode 100644 tools/llvm-rc/ResourceVisitor.h create mode 100644 unittests/Analysis/ValueLatticeTest.cpp create mode 100644 unittests/CodeGen/MachineInstrTest.cpp create mode 100644 unittests/Transforms/Utils/CodeExtractor.cpp create mode 100644 unittests/tools/CMakeLists.txt create mode 100644 unittests/tools/llvm-cfi-verify/CMakeLists.txt create mode 100644 unittests/tools/llvm-cfi-verify/FileAnalysis.cpp create mode 100644 utils/TableGen/X86FoldTablesEmitter.cpp create mode 100644 utils/lit/lit/llvm/subst.py create mode 100644 utils/lit/tests/Inputs/config-map-discovery/driver.py copy bindings/python/llvm/__init__.py => utils/lit/tests/Inputs/config-map-discove [...] create mode 100644 utils/lit/tests/Inputs/config-map-discovery/lit.alt.cfg create mode 100644 utils/lit/tests/Inputs/config-map-discovery/main-config/lit.cfg copy bindings/python/llvm/__init__.py => utils/lit/tests/Inputs/config-map-discove [...] copy bindings/python/llvm/__init__.py => utils/lit/tests/Inputs/config-map-discove [...]