This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master in repository llvm.
from c5f802f Properly ifdef the use of cpuid. new 4951996 GlobalISel: implement low-level type with just size & vector lanes.
The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h | 7 +- include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h | 44 +---- include/llvm/CodeGen/LowLevelType.h | 187 +++++++++++++++++++++ include/llvm/CodeGen/MachineInstr.h | 14 +- lib/CodeGen/CMakeLists.txt | 1 + lib/CodeGen/GlobalISel/IRTranslator.cpp | 4 +- lib/CodeGen/GlobalISel/MachineIRBuilder.cpp | 14 +- lib/CodeGen/GlobalISel/RegisterBankInfo.cpp | 46 ++--- lib/CodeGen/LowLevelType.cpp | 46 +++++ lib/CodeGen/MIRParser/MILexer.cpp | 10 +- lib/CodeGen/MIRParser/MILexer.h | 1 + lib/CodeGen/MIRParser/MIParser.cpp | 77 +++++---- lib/CodeGen/MIRPrinter.cpp | 4 +- lib/CodeGen/MachineInstr.cpp | 18 +- lib/Target/AArch64/AArch64RegisterBankInfo.cpp | 25 +++ lib/Target/AArch64/AArch64RegisterBankInfo.h | 2 + .../AArch64/GlobalISel/arm64-irtranslator.ll | 8 +- .../AArch64/GlobalISel/arm64-regbankselect.mir | 42 ++--- .../AMDGPU/GlobalISel/amdgpu-irtranslator.ll | 2 +- test/CodeGen/MIR/X86/generic-instr-type-error.mir | 4 +- test/CodeGen/MIR/X86/generic-virtual-registers.mir | 20 +-- 21 files changed, 393 insertions(+), 183 deletions(-) create mode 100644 include/llvm/CodeGen/LowLevelType.h create mode 100644 lib/CodeGen/LowLevelType.cpp