This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master in repository llvm.
from 889833f36e1 [WebAssembly] Fix MSVC build new 2f472871bc1 [X86] Add support for passing 'prefer-vector-width' functio [...] new 8bb1297fe01 [X86] Teach X86 codegen to use vector width preference to a [...] new 860652c3f8c CodeGen: handle llvm.used properly for COFF
The 3 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: include/llvm/CodeGen/TargetLoweringObjectFile.h | 3 + .../llvm/CodeGen/TargetLoweringObjectFileImpl.h | 3 + include/llvm/IR/Mangler.h | 3 + lib/CodeGen/AsmPrinter/AsmPrinter.cpp | 30 ++ lib/CodeGen/TargetLoweringObjectFileImpl.cpp | 5 + lib/IR/Mangler.cpp | 10 + lib/Target/X86/X86.td | 4 + lib/Target/X86/X86ISelLowering.cpp | 101 ++++- lib/Target/X86/X86Subtarget.cpp | 12 +- lib/Target/X86/X86Subtarget.h | 26 +- lib/Target/X86/X86TargetMachine.cpp | 22 +- lib/Target/X86/X86TargetTransformInfo.cpp | 9 +- test/CodeGen/X86/coff-no-dead-strip.ll | 20 + test/CodeGen/X86/prefer-avx256-lzcnt.ll | 130 ++++++ test/CodeGen/X86/prefer-avx256-mask-extend.ll | 260 +++++++++++ test/CodeGen/X86/prefer-avx256-mask-shuffle.ll | 194 +++++++++ test/CodeGen/X86/prefer-avx256-popcnt.ll | 105 +++++ test/CodeGen/X86/prefer-avx256-shift.ll | 475 +++++++++++++++++++++ test/CodeGen/X86/prefer-avx256-trunc.ll | 50 +++ test/CodeGen/X86/prefer-avx256-wide-mul.ll | 44 ++ test/Transforms/LoopVectorize/X86/avx512.ll | 77 ++++ 21 files changed, 1558 insertions(+), 25 deletions(-) create mode 100644 test/CodeGen/X86/coff-no-dead-strip.ll create mode 100644 test/CodeGen/X86/prefer-avx256-lzcnt.ll create mode 100644 test/CodeGen/X86/prefer-avx256-mask-extend.ll create mode 100644 test/CodeGen/X86/prefer-avx256-mask-shuffle.ll create mode 100644 test/CodeGen/X86/prefer-avx256-popcnt.ll create mode 100644 test/CodeGen/X86/prefer-avx256-shift.ll create mode 100644 test/CodeGen/X86/prefer-avx256-trunc.ll create mode 100644 test/CodeGen/X86/prefer-avx256-wide-mul.ll