This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch aarch64/sve-acle-branch in repository gcc.
from 33b76de8ef5 [SVE ACLE] Implements svmulh new c3b30cdbcfd [SVE ACLE] Implements svand, sveor and svorr
The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: gcc/config/aarch64/aarch64-sve-builtins.c | 51 +++ gcc/config/aarch64/aarch64-sve-builtins.def | 3 + gcc/config/aarch64/aarch64-sve.md | 8 +- .../gcc.target/aarch64/sve-acle/asm/and_s16.c | 397 +++++++++++++++++++++ .../gcc.target/aarch64/sve-acle/asm/and_s32.c | 393 ++++++++++++++++++++ .../gcc.target/aarch64/sve-acle/asm/and_s64.c | 393 ++++++++++++++++++++ .../gcc.target/aarch64/sve-acle/asm/and_s8.c | 315 ++++++++++++++++ .../gcc.target/aarch64/sve-acle/asm/and_u16.c | 397 +++++++++++++++++++++ .../gcc.target/aarch64/sve-acle/asm/and_u32.c | 393 ++++++++++++++++++++ .../gcc.target/aarch64/sve-acle/asm/and_u64.c | 393 ++++++++++++++++++++ .../gcc.target/aarch64/sve-acle/asm/and_u8.c | 315 ++++++++++++++++ .../gcc.target/aarch64/sve-acle/asm/eor_s16.c | 397 +++++++++++++++++++++ .../gcc.target/aarch64/sve-acle/asm/eor_s32.c | 393 ++++++++++++++++++++ .../gcc.target/aarch64/sve-acle/asm/eor_s64.c | 393 ++++++++++++++++++++ .../gcc.target/aarch64/sve-acle/asm/eor_s8.c | 317 ++++++++++++++++ .../gcc.target/aarch64/sve-acle/asm/eor_u16.c | 397 +++++++++++++++++++++ .../gcc.target/aarch64/sve-acle/asm/eor_u32.c | 393 ++++++++++++++++++++ .../gcc.target/aarch64/sve-acle/asm/eor_u64.c | 393 ++++++++++++++++++++ .../gcc.target/aarch64/sve-acle/asm/eor_u8.c | 317 ++++++++++++++++ .../gcc.target/aarch64/sve-acle/asm/orr_s16.c | 397 +++++++++++++++++++++ .../gcc.target/aarch64/sve-acle/asm/orr_s32.c | 393 ++++++++++++++++++++ .../gcc.target/aarch64/sve-acle/asm/orr_s64.c | 393 ++++++++++++++++++++ .../gcc.target/aarch64/sve-acle/asm/orr_s8.c | 316 ++++++++++++++++ .../gcc.target/aarch64/sve-acle/asm/orr_u16.c | 397 +++++++++++++++++++++ .../gcc.target/aarch64/sve-acle/asm/orr_u32.c | 393 ++++++++++++++++++++ .../gcc.target/aarch64/sve-acle/asm/orr_u64.c | 393 ++++++++++++++++++++ .../gcc.target/aarch64/sve-acle/asm/orr_u8.c | 316 ++++++++++++++++ 27 files changed, 9053 insertions(+), 3 deletions(-) create mode 100644 gcc/testsuite/gcc.target/aarch64/sve-acle/asm/and_s16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve-acle/asm/and_s32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve-acle/asm/and_s64.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve-acle/asm/and_s8.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve-acle/asm/and_u16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve-acle/asm/and_u32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve-acle/asm/and_u64.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve-acle/asm/and_u8.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve-acle/asm/eor_s16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve-acle/asm/eor_s32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve-acle/asm/eor_s64.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve-acle/asm/eor_s8.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve-acle/asm/eor_u16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve-acle/asm/eor_u32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve-acle/asm/eor_u64.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve-acle/asm/eor_u8.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve-acle/asm/orr_s16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve-acle/asm/orr_s32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve-acle/asm/orr_s64.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve-acle/asm/orr_s8.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve-acle/asm/orr_u16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve-acle/asm/orr_u32.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve-acle/asm/orr_u64.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve-acle/asm/orr_u8.c