This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master in repository llvm.
from 54b0b36a76f [MCA][Scheduler] Improved critical memory dependency computation. new d224ecc3833 [AMDGPU] Divergence driven ISel. Assign register class [...]
The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: include/llvm/CodeGen/FunctionLoweringInfo.h | 11 +- include/llvm/CodeGen/SelectionDAG.h | 1 + include/llvm/CodeGen/TargetLowering.h | 11 +- include/llvm/CodeGen/TargetRegisterInfo.h | 5 + lib/CodeGen/SelectionDAG/DAGCombiner.cpp | 6 +- lib/CodeGen/SelectionDAG/FunctionLoweringInfo.cpp | 14 +- lib/CodeGen/SelectionDAG/InstrEmitter.cpp | 33 ++-- lib/CodeGen/SelectionDAG/InstrEmitter.h | 2 +- lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp | 4 +- lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp | 2 +- lib/Target/AMDGPU/SIFixSGPRCopies.cpp | 166 ++++++++------------- lib/Target/AMDGPU/SIISelLowering.cpp | 91 ++++++++++- lib/Target/AMDGPU/SIISelLowering.h | 5 +- lib/Target/AMDGPU/SIInstrInfo.cpp | 13 +- lib/Target/AMDGPU/SIRegisterInfo.h | 5 + lib/Target/ARM/ARMISelLowering.cpp | 4 +- lib/Target/ARM/ARMISelLowering.h | 3 +- test/CodeGen/AMDGPU/atomicrmw-nand.ll | 12 +- test/CodeGen/AMDGPU/branch-relaxation.ll | 3 +- test/CodeGen/AMDGPU/branch-uniformity.ll | 4 +- test/CodeGen/AMDGPU/control-flow-fastregalloc.ll | 7 +- .../AMDGPU/divergent-branch-uniform-condition.ll | 55 ++++--- test/CodeGen/AMDGPU/extract_subvector_vec4_vec3.ll | 6 +- test/CodeGen/AMDGPU/fabs.ll | 12 +- test/CodeGen/AMDGPU/fdiv32-to-rcp-folding.ll | 58 +++---- test/CodeGen/AMDGPU/fmin_legacy.ll | 8 +- test/CodeGen/AMDGPU/fneg-fabs.ll | 16 +- test/CodeGen/AMDGPU/fsub.ll | 12 +- test/CodeGen/AMDGPU/i1-copy-from-loop.ll | 10 +- test/CodeGen/AMDGPU/i1-copy-phi-uniform-branch.ll | 1 - test/CodeGen/AMDGPU/insert_vector_elt.ll | 6 +- test/CodeGen/AMDGPU/llvm.amdgcn.div.scale.ll | 2 +- test/CodeGen/AMDGPU/llvm.amdgcn.fmed3.ll | 8 +- test/CodeGen/AMDGPU/llvm.amdgcn.mov.dpp.ll | 2 + test/CodeGen/AMDGPU/llvm.amdgcn.mqsad.pk.u16.u8.ll | 2 +- test/CodeGen/AMDGPU/llvm.amdgcn.qsad.pk.u16.u8.ll | 2 +- test/CodeGen/AMDGPU/loop_break.ll | 8 +- test/CodeGen/AMDGPU/madak.ll | 12 +- test/CodeGen/AMDGPU/mubuf-legalize-operands.ll | 5 +- test/CodeGen/AMDGPU/multilevel-break.ll | 5 +- test/CodeGen/AMDGPU/select-opt.ll | 4 +- test/CodeGen/AMDGPU/sgpr-control-flow.ll | 3 +- test/CodeGen/AMDGPU/si-fix-sgpr-copies.mir | 2 +- test/CodeGen/AMDGPU/smrd.ll | 1 - test/CodeGen/AMDGPU/subreg-coalescer-undef-use.ll | 53 ++++--- .../AMDGPU/uniform-loop-inside-nonuniform.ll | 5 +- test/CodeGen/AMDGPU/use-sgpr-multiple-times.ll | 9 +- test/CodeGen/AMDGPU/valu-i1.ll | 6 +- .../vgpr-spill-emergency-stack-slot-compute.ll | 1 + 49 files changed, 413 insertions(+), 303 deletions(-)