This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master in repository llvm.
from 9cc4cf09cac Revert "[InstCombine] Fix PR35618: Instcombine hangs on sin [...] new 3b391fe80e6 [MachineOperand][MIR] Add isRenamable to MachineOperand.
The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: docs/MIRLangRef.rst | 3 ++ include/llvm/CodeGen/MachineInstrBuilder.h | 13 +++++- include/llvm/CodeGen/MachineOperand.h | 49 ++++++++++++++-------- lib/CodeGen/MIRParser/MILexer.cpp | 1 + lib/CodeGen/MIRParser/MILexer.h | 4 +- lib/CodeGen/MIRParser/MIParser.cpp | 7 +++- lib/CodeGen/MachineOperand.cpp | 37 +++++++++++++++- lib/CodeGen/MachineVerifier.cpp | 8 ++++ lib/CodeGen/RegAllocFast.cpp | 2 + lib/CodeGen/VirtRegMap.cpp | 1 + lib/Target/ARM/ARMBaseInstrInfo.cpp | 17 ++++++-- lib/Target/ARM/ARMExpandPseudoInsts.cpp | 11 +++-- lib/Target/ARM/ARMISelLowering.cpp | 5 ++- test/CodeGen/AArch64/arm64-misched-multimmo.ll | 4 +- test/CodeGen/AMDGPU/shrink-carry.mir | 8 ++-- test/CodeGen/AMDGPU/splitkit.mir | 16 +++---- .../AMDGPU/stack-slot-color-sgpr-vgpr-spills.mir | 4 +- test/CodeGen/AMDGPU/subreg_interference.mir | 12 +++--- test/CodeGen/AMDGPU/syncscopes.ll | 6 +-- test/CodeGen/Hexagon/regalloc-bad-undef.mir | 2 +- test/CodeGen/MIR/X86/renamable-register-flag.mir | 16 +++++++ test/CodeGen/PowerPC/byval-agg-info.ll | 2 +- .../SystemZ/regalloc-fast-invalid-kill-flag.mir | 4 +- test/CodeGen/X86/tail-merge-debugloc.ll | 2 +- test/DebugInfo/X86/pr34545.ll | 4 +- test/DebugInfo/X86/sdag-salvage-add.ll | 2 +- 26 files changed, 176 insertions(+), 64 deletions(-) create mode 100644 test/CodeGen/MIR/X86/renamable-register-flag.mir