This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master in repository llvm.
from 6928bc9 Missed a test in my last commit new 249a315 MIRParser/MIRPrinter: Compute HasInlineAsm instead of printin [...] new d720b00 [Hexagon] Check for block end when skipping debug instructions new e3beeb7 MIRYamlMapping cleanup
The 3 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: include/llvm/CodeGen/MIRYamlMapping.h | 2 - lib/CodeGen/MIRParser/MIRParser.cpp | 23 +++++---- lib/CodeGen/MIRPrinter.cpp | 1 - lib/Target/Hexagon/HexagonCopyToCombine.cpp | 7 ++- test/CodeGen/AArch64/ldst-opt-dbg-limit.mir | 2 - test/CodeGen/AArch64/movimm-wzr.mir | 1 - test/CodeGen/ARM/ARMLoadStoreDBG.mir | 1 - test/CodeGen/Hexagon/copy-to-combine-dbg.ll | 57 ++++++++++++++++++++++ .../MIR/AArch64/inst-size-tlsdesc-callseq.mir | 1 - test/CodeGen/MIR/ARM/sched-it-debug-nodes.mir | 1 - test/CodeGen/MIR/Generic/machine-function.mir | 5 -- test/CodeGen/MIR/Lanai/peephole-compare.mir | 9 ---- .../MIR/X86/def-register-already-tied-error.mir | 1 - .../MIR/X86/early-clobber-register-flag.mir | 1 - .../MIR/X86/expected-integer-after-tied-def.mir | 1 - .../MIR/X86/expected-tied-def-after-lparen.mir | 1 - test/CodeGen/MIR/X86/inline-asm-registers.mir | 2 - .../MIR/X86/invalid-tied-def-index-error.mir | 1 - test/CodeGen/MIR/X86/tied-def-operand-invalid.mir | 1 - test/CodeGen/PowerPC/aantidep-def-ec.mir | 1 - test/CodeGen/PowerPC/addisdtprelha-nonr3.mir | 1 - test/CodeGen/PowerPC/no-rlwimi-trivial-commute.mir | 1 - test/CodeGen/PowerPC/opt-sub-inst-cr0-live.mir | 1 - .../DebugInfo/MIR/X86/live-debug-values-3preds.mir | 1 - test/DebugInfo/MIR/X86/live-debug-values.mir | 1 - 25 files changed, 73 insertions(+), 51 deletions(-) create mode 100644 test/CodeGen/Hexagon/copy-to-combine-dbg.ll