[Tcwg-commits] [toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-stable-allyesconfig updated (9eb3e564d3b -> 9d70dbdc2bf)

28 Dec 2020


      This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-stable-allyesconfig
in repository toolchain/ci/llvm-project.
from  9eb3e564d3b [ODS] Make the getType() method on a OneResult instruction  [...]
      adds  76202f09b52 [RISCV] Improve VMConstraint checking on more unary and nul [...]
      adds  33051d5d61f [X86] Remove X86Fmadd SDNode from tablegen. Use standard fm [...]
      adds  7df3544e80f [GlobalISel] Fix assertion failures after "GlobalISel: Retu [...]
      adds  aca4488847b [lldb] Surpress "ingoring result" warning in reproducer_handler
      adds  bd39a5cb30a [lldb/test] Automatically skip remote lldb-server tests whe [...]
      adds  7a3e11fe96d [ARM] Add some NEON anyextend testing. NFC
      adds  0c6e19b7058 [AArch64] Add some anyextend testing. NFC
      adds  fb77d950221 [AArch64] Fix legalization of i128 ctpop without neon
      adds  0af42d3dc73 [PatternMatch][LVI] Handle select-form and/or in LVI
      adds  079923309c6 [llvm-cov] Use is_contained (NFC)
      adds  789d2506136 [CodeGen, Transforms] Use *Map::lookup (NFC)
      adds  8299fb8f256 [Transforms] Use llvm::append_range (NFC)
      adds  0ea3749b3cd [LV] Set up branch from middle block earlier.
      adds  0d05c1f40d6 [GVN] Add tests for select form of and/or (NFC)
      adds  0060f101345 [EarlyCSE] Add tests for select form of and/or (NFC)
      adds  f1d648b973d [GVN] Use m_LogicalAnd/Or to propagate equality from branch [...]
      adds  d3f1f7b6bca [EarlyCSE] Use m_LogicalAnd/Or matchers to handle branch co [...]
      adds  eca40c36ef1 [ValueTracking] Add unit tests for isKnownNonZero, isImplie [...]
      adds  4ad41902e8c [GVN] Correctly set modified status when doing PRE on indices.
      adds  860199dfbe6 [ValueTracking] Use m_LogicalAnd/Or to look into conditions
      adds  9d70dbdc2bf [InstCombine] use poison as placeholder for undemanded elems
No new revisions were added by this update.
Summary of changes:
 .../SystemZ/builtins-systemz-zvector-constrained.c |    2 +-
 .../CodeGen/SystemZ/builtins-systemz-zvector.c     |   18 +-
 .../builtins-systemz-zvector2-constrained.c        |    4 +-
 .../CodeGen/SystemZ/builtins-systemz-zvector2.c    |    4 +-
 lldb/packages/Python/lldbsuite/test/dotest.py      |    9 +
 .../test/tools/lldb-server/gdbremote_testcase.py   |    4 +-
 .../API/tools/lldb-server/TestGdbRemoteAttach.py   |    1 -
 .../tools/lldb-server/TestGdbRemoteAuxvSupport.py  |    1 -
 .../tools/lldb-server/TestGdbRemoteCompletion.py   |    1 -
 .../API/tools/lldb-server/TestGdbRemoteExitCode.py |    2 -
 .../lldb-server/TestGdbRemoteExpeditedRegisters.py |    1 -
 .../API/tools/lldb-server/TestGdbRemoteHostInfo.py |    4 -
 .../API/tools/lldb-server/TestGdbRemoteKill.py     |    1 -
 .../tools/lldb-server/TestGdbRemoteProcessInfo.py  |    5 -
 .../lldb-server/TestGdbRemoteRegisterState.py      |    2 -
 .../tools/lldb-server/TestGdbRemoteSingleStep.py   |    1 -
 .../lldb-server/TestGdbRemoteThreadsInStopReply.py |    5 -
 .../lldb-server/TestGdbRemote_qThreadStopInfo.py   |    2 -
 .../API/tools/lldb-server/TestLldbGdbServer.py     |   31 -
 .../commandline/TestGdbRemoteConnection.py         |    2 -
 .../inferior-crash/TestGdbRemoteAbort.py           |    1 -
 .../inferior-crash/TestGdbRemoteSegFault.py        |    1 -
 .../register-reading/TestGdbRemoteGPacket.py       |    1 -
 lldb/tools/driver/Driver.cpp                       |    3 +-
 llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h      |    5 +-
 llvm/include/llvm/IR/PatternMatch.h                |   52 +
 llvm/lib/Analysis/LazyValueInfo.cpp                |   14 +-
 llvm/lib/Analysis/ValueTracking.cpp                |   46 +-
 llvm/lib/CodeGen/AsmPrinter/DwarfDebug.h           |    3 +-
 llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp     |    3 +-
 llvm/lib/CodeGen/MIRParser/MIParser.cpp            |   10 +-
 llvm/lib/Target/AArch64/AArch64ISelLowering.cpp    |    3 +-
 llvm/lib/Target/RISCV/AsmParser/RISCVAsmParser.cpp |   13 +-
 llvm/lib/Target/RISCV/RISCVInstrFormats.td         |   56 +-
 llvm/lib/Target/RISCV/RISCVInstrInfoV.td           |   18 +-
 llvm/lib/Target/RISCV/Utils/RISCVBaseInfo.h        |   52 +-
 llvm/lib/Target/X86/X86InstrAVX512.td              |   10 +-
 llvm/lib/Target/X86/X86InstrFragmentsSIMD.td       |    2 -
 llvm/lib/Transforms/IPO/ArgumentPromotion.cpp      |    4 +-
 llvm/lib/Transforms/IPO/LowerTypeTests.cpp         |    2 +-
 llvm/lib/Transforms/IPO/WholeProgramDevirt.cpp     |    2 +-
 .../InstCombine/InstCombineLoadStoreAlloca.cpp     |    7 +-
 .../InstCombine/InstCombineSimplifyDemanded.cpp    |   23 +-
 .../Instrumentation/ControlHeightReduction.cpp     |    2 +-
 .../Instrumentation/DataFlowSanitizer.cpp          |    3 +-
 llvm/lib/Transforms/Scalar/EarlyCSE.cpp            |   16 +-
 llvm/lib/Transforms/Scalar/GVN.cpp                 |   15 +-
 llvm/lib/Transforms/Scalar/GuardWidening.cpp       |    3 +-
 llvm/lib/Transforms/Scalar/LoopSink.cpp            |    3 +-
 llvm/lib/Transforms/Scalar/LoopUnswitch.cpp        |    4 +-
 llvm/lib/Transforms/Scalar/PlaceSafepoints.cpp     |    3 +-
 .../Transforms/Scalar/RewriteStatepointsForGC.cpp  |    3 +-
 llvm/lib/Transforms/Utils/BuildLibCalls.cpp        |    4 +-
 llvm/lib/Transforms/Utils/Evaluator.cpp            |    6 +-
 llvm/lib/Transforms/Utils/InlineFunction.cpp       |    7 +-
 llvm/lib/Transforms/Utils/LoopVersioning.cpp       |    4 +-
 llvm/lib/Transforms/Utils/SSAUpdater.cpp           |    3 +-
 llvm/lib/Transforms/Vectorize/LoopVectorize.cpp    |   25 +-
 llvm/lib/Transforms/Vectorize/SLPVectorizer.cpp    |   12 +-
 llvm/lib/Transforms/Vectorize/VPlan.h              |    4 +-
 .../combine-shift-immed-mismatch-crash.mir         |   58 +
 llvm/test/CodeGen/AArch64/aarch64-smull.ll         |  583 +++++++++-
 llvm/test/CodeGen/AArch64/arm64-neon-3vdiff.ll     | 1144 ++++++++++++++++----
 llvm/test/CodeGen/AArch64/ctpop-nonean.ll          |   36 +
 llvm/test/CodeGen/AMDGPU/vector-alloca-bitcast.ll  |    2 +-
 llvm/test/CodeGen/ARM/vadd.ll                      |  601 +++++-----
 llvm/test/CodeGen/ARM/vmla.ll                      |  473 +++++---
 llvm/test/CodeGen/ARM/vmls.ll                      |  473 +++++---
 llvm/test/CodeGen/ARM/vmul.ll                      |  697 ++++++++----
 llvm/test/CodeGen/ARM/vsub.ll                      |  601 +++++-----
 llvm/test/MC/RISCV/rvv/invalid.s                   |   20 +
 .../Transforms/CorrelatedValuePropagation/basic.ll |   12 +-
 llvm/test/Transforms/EarlyCSE/and_or.ll            |  116 ++
 llvm/test/Transforms/GVN/PRE/modified-status.ll    |   60 +
 llvm/test/Transforms/GVN/PRE/pre-gep-load.ll       |   13 +-
 llvm/test/Transforms/GVN/condprop.ll               |   66 ++
 llvm/test/Transforms/InstCombine/AArch64/tbl1.ll   |    2 +-
 llvm/test/Transforms/InstCombine/ARM/tbl1.ll       |    2 +-
 llvm/test/Transforms/InstCombine/X86/clmulqdq.ll   |   18 +-
 .../InstCombine/X86/x86-addsub-inseltpoison.ll     |    4 +-
 llvm/test/Transforms/InstCombine/X86/x86-addsub.ll |    4 +-
 .../InstCombine/X86/x86-avx512-inseltpoison.ll     |   40 +-
 llvm/test/Transforms/InstCombine/X86/x86-avx512.ll |   40 +-
 .../Transforms/InstCombine/X86/x86-insertps.ll     |    4 +-
 .../InstCombine/X86/x86-masked-memops.ll           |   16 +-
 llvm/test/Transforms/InstCombine/X86/x86-muldq.ll  |    4 +-
 .../InstCombine/X86/x86-pack-inseltpoison.ll       |    4 +-
 llvm/test/Transforms/InstCombine/X86/x86-pack.ll   |    4 +-
 llvm/test/Transforms/InstCombine/X86/x86-pshufb.ll |   72 +-
 .../InstCombine/X86/x86-sse-inseltpoison.ll        |   70 +-
 llvm/test/Transforms/InstCombine/X86/x86-sse.ll    |   70 +-
 .../InstCombine/X86/x86-sse2-inseltpoison.ll       |   66 +-
 llvm/test/Transforms/InstCombine/X86/x86-sse2.ll   |   66 +-
 .../InstCombine/X86/x86-sse41-inseltpoison.ll      |   18 +-
 llvm/test/Transforms/InstCombine/X86/x86-sse41.ll  |   18 +-
 llvm/test/Transforms/InstCombine/X86/x86-sse4a.ll  |   18 +-
 .../X86/x86-vec_demanded_elts-inseltpoison.ll      |   22 +-
 .../InstCombine/X86/x86-vec_demanded_elts.ll       |   43 +-
 .../X86/x86-vector-shifts-inseltpoison.ll          |   20 +-
 .../InstCombine/X86/x86-vector-shifts.ll           |   20 +-
 .../test/Transforms/InstCombine/X86/x86-vpermil.ll |    2 +-
 .../InstCombine/X86/x86-xop-inseltpoison.ll        |    4 +-
 llvm/test/Transforms/InstCombine/X86/x86-xop.ll    |    4 +-
 .../Transforms/InstCombine/bitcast-bigendian.ll    |    6 +-
 .../Transforms/InstCombine/bitcast-inseltpoison.ll |    6 +-
 .../InstCombine/bitcast-vec-canon-inseltpoison.ll  |    2 +-
 .../Transforms/InstCombine/bitcast-vec-canon.ll    |    4 +-
 llvm/test/Transforms/InstCombine/bitcast.ll        |    6 +-
 .../InstCombine/broadcast-inseltpoison.ll          |    4 +-
 llvm/test/Transforms/InstCombine/broadcast.ll      |    4 +-
 llvm/test/Transforms/InstCombine/cast.ll           |    8 +-
 llvm/test/Transforms/InstCombine/getelementptr.ll  |    4 +-
 .../Transforms/InstCombine/insert-const-shuf.ll    |   18 +-
 .../insert-extract-shuffle-inseltpoison.ll         |   14 +-
 .../InstCombine/insert-extract-shuffle.ll          |   14 +-
 .../InstCombine/masked_intrinsics-inseltpoison.ll  |    8 +-
 .../Transforms/InstCombine/masked_intrinsics.ll    |    8 +-
 llvm/test/Transforms/InstCombine/minmax-fold.ll    |    2 +-
 llvm/test/Transforms/InstCombine/pr2645-0.ll       |    3 +-
 llvm/test/Transforms/InstCombine/shuffle_select.ll |   22 +-
 .../shufflevector-div-rem-inseltpoison.ll          |    2 +-
 .../InstCombine/shufflevector-div-rem.ll           |    2 +-
 .../Transforms/InstCombine/sub-of-negatible.ll     |    2 +-
 llvm/test/Transforms/InstCombine/trunc.ll          |    2 +-
 .../InstCombine/vec_demanded_elts-inseltpoison.ll  |   44 +-
 .../Transforms/InstCombine/vec_demanded_elts.ll    |   44 +-
 .../InstCombine/vec_shuffle-inseltpoison.ll        |   55 +-
 llvm/test/Transforms/InstCombine/vec_shuffle.ll    |   52 +-
 .../InstCombine/vector-casts-inseltpoison.ll       |    2 +-
 llvm/test/Transforms/InstCombine/vector-casts.ll   |    2 +-
 .../vector_insertelt_shuffle-inseltpoison.ll       |    4 +-
 .../InstCombine/vector_insertelt_shuffle.ll        |   22 +-
 .../SystemZ/predicated-first-order-recurrence.ll   |    6 +-
 .../LoopVectorize/X86/invariant-load-gather.ll     |    4 +-
 .../LoopVectorize/first-order-recurrence.ll        |    6 +-
 llvm/test/Transforms/LoopVectorize/induction.ll    |    2 +-
 .../LoopVectorize/reduction-inloop-pred.ll         |    2 +-
 .../Transforms/LoopVectorize/reduction-inloop.ll   |    2 +-
 .../LoopVectorize/skeleton-lcssa-crash.ll          |  137 +++
 .../PhaseOrdering/X86/horiz-math-inseltpoison.ll   |    2 +-
 .../Transforms/PhaseOrdering/X86/horiz-math.ll     |    2 +-
 .../SLPVectorizer/AArch64/getelementptr.ll         |    6 +-
 .../X86/alternate-cast-inseltpoison.ll             |    4 +-
 .../Transforms/SLPVectorizer/X86/alternate-cast.ll |    4 +-
 .../X86/alternate-int-inseltpoison.ll              |    2 +-
 .../X86/blending-shuffle-inseltpoison.ll           |    2 +-
 llvm/tools/llvm-size/llvm-size.cpp                 |    4 +-
 llvm/unittests/Analysis/ValueTrackingTest.cpp      |  129 +++
 148 files changed, 4669 insertions(+), 2169 deletions(-)
 create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/combine-shift-immed-mismat [...]
 create mode 100644 llvm/test/CodeGen/AArch64/ctpop-nonean.ll
 create mode 100644 llvm/test/Transforms/GVN/PRE/modified-status.ll
 create mode 100644 llvm/test/Transforms/LoopVectorize/skeleton-lcssa-crash.ll
-- 
To stop receiving notification emails like this one, please contact
the administrator of this repository.

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

[Tcwg-commits] [toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-stable-allyesconfig updated (9eb3e564d3b -> 9d70dbdc2bf)