This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu/gnu-master-aarch64-check_bootstrap_lto in repository toolchain/ci/gcc.
from 062c762ef26 rs6000: Support [u]mod<mode>3 for vector modulo insns adds 82625a42e65 mips: check MSA support for vector modes [PR100760,PR100761 [...] adds 3b33b1136d5 testsuite: mips: use noinline attribute instead of -fno-inline adds 5f2d3ff4e5e Improve early simplify and match for phiopt adds b5405babd82 docs: add missing 'see' word adds 840fabd8e0c docs: don't split @smallexample in multiple @groups
No new revisions were added by this update.
Summary of changes: gcc/config/mips/mips.c | 6 +-- gcc/doc/md.texi | 11 +---- gcc/testsuite/gcc.target/mips/cfgcleanup-jalr2.c | 11 +++-- gcc/testsuite/gcc.target/mips/cfgcleanup-jalr3.c | 6 +-- gcc/testsuite/gcc.target/mips/pr100760.c | 10 ++++ gcc/testsuite/gcc.target/mips/pr100761.c | 17 +++++++ gcc/testsuite/gcc.target/mips/pr100762.c | 25 ++++++++++ gcc/tree-ssa-phiopt.c | 62 +++++++++++++++++++----- 8 files changed, 116 insertions(+), 32 deletions(-) create mode 100644 gcc/testsuite/gcc.target/mips/pr100760.c create mode 100644 gcc/testsuite/gcc.target/mips/pr100761.c create mode 100644 gcc/testsuite/gcc.target/mips/pr100762.c