This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu/gnu-master-aarch64-check_binutils in repository toolchain/ci/binutils-gdb.
from 51c8edf68b x86: fold EsSeg into IsString new f439988037 [gas][arm] Make .fpu reset the FPU/Coprocessor feature bits new ce760a7620 [binutils][arm] Update the decoding of MVE VMOV, VMVN new ef8f595f73 [gas][arm] Enable VLDM, VSTM, VPUSH, VPOP for MVE new 45e4216376 Make TUI resizing tests more robust new d9fcefd53a Move _initialize_tui_layout to end of file new ed2c82c364 Consolidate setting of current_layout new 468c0cbb32 Make struct symbol inherit from general_symbol_info new e06f3d6eba gdb: Support printf 'z' size modifier new c6261a00c3 RISC-V: Fix ld relax failure with calls and align directives. new 31175a0d71 Automatic date update in version.in new 7722d40a9c RISC-V: Support the INSN_CLASS.*F.* classes for .insn directive. new 17298d65f0 gnulib: Fix path to import/Makefile{,.in} new 415ed2a175 Fix the rule for building C files in the gprof makefile. new d1aa3cf0bb Remove symbol-related static asserts new 7a13ef8500 Automatic date update in version.in new bd454f8baf Fix python gdbpy_breakpoint_object leak. new b15384304b x86/Intel: extend MOVSD/CMPSD testsuite coverage new db4e407b53 x86/Intel: correct CMPSD test cases' regexp closing paren placement new 601e856422 x86: make AnySize an insn attribute new 6f2f06bea8 x86: make JumpAbsolute an insn attribute new 0cfa3eb352 x86: fold individual Jump* attributes into a single Jump one new 6aa385b96f x86: drop redundant SYSCALL/SYSRET templates
The 22 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: bfd/ChangeLog | 7 + bfd/elfnn-riscv.c | 13 +- bfd/version.h | 2 +- gas/ChangeLog | 73 + gas/config/tc-arm.c | 114 +- gas/config/tc-i386-intel.c | 40 +- gas/config/tc-i386.c | 77 +- gas/testsuite/gas/arm/fpu-rst.d | 2 + gas/testsuite/gas/arm/fpu-rst.l | 4 + gas/testsuite/gas/arm/fpu-rst.s | 17 + gas/testsuite/gas/arm/mve-vmov-vmvn-vorr-vbic.d | 41 + gas/testsuite/gas/arm/mve-vmov-vmvn-vorr-vbic.s | 47 + gas/testsuite/gas/arm/v8_1m-mve.d | 27 + gas/testsuite/gas/arm/v8_1m-mve.s | 24 + gas/testsuite/gas/i386/i386.exp | 2 + gas/testsuite/gas/i386/intel-cmps.s | 55 + gas/testsuite/gas/i386/intel-cmps16.d | 68 + gas/testsuite/gas/i386/intel-cmps32.d | 81 +- gas/testsuite/gas/i386/intel-cmps64.d | 60 +- gas/testsuite/gas/i386/intel-movs.s | 55 + gas/testsuite/gas/i386/intel-movs16.d | 68 + gas/testsuite/gas/i386/intel-movs32.d | 27 + gas/testsuite/gas/i386/intel-movs64.d | 36 + gas/testsuite/gas/riscv/insn.d | 2 +- gdb/ChangeLog | 79 + gdb/NEWS | 6 + gdb/ada-exp.y | 3 +- gdb/buildsym.c | 2 +- gdb/doc/ChangeLog | 4 + gdb/doc/gdb.texinfo | 13 + gdb/dwarf2read.c | 7 +- gdb/gdbserver/ChangeLog | 4 + gdb/gdbserver/ax.c | 8 + gdb/gdbsupport/format.c | 11 +- gdb/gdbsupport/format.h | 2 +- gdb/jit.c | 4 +- gdb/language.c | 6 +- gdb/printcmd.c | 10 + gdb/psympriv.h | 6 - gdb/python/py-breakpoint.c | 2 +- gdb/symtab.c | 27 +- gdb/symtab.h | 105 +- gdb/testsuite/ChangeLog | 14 + gdb/testsuite/gdb.tui/empty.exp | 21 +- gdb/testsuite/lib/tuiterm.exp | 120 +- gdb/tui/tui-layout.c | 56 +- gdb/tui/tui-win.c | 34 + gdb/ui-out.c | 18 + gdb/unittests/format_pieces-selftests.c | 44 + gdb/xcoffread.c | 2 +- gnulib/ChangeLog | 4 + gnulib/Makefile.in | 4 +- gprof/ChangeLog | 5 + gprof/Makefile.am | 2 +- ld/ChangeLog | 10 + ld/testsuite/ld-riscv-elf/call-relax-0.s | 9 + ld/testsuite/ld-riscv-elf/call-relax-1.s | 6 + ld/testsuite/ld-riscv-elf/call-relax-2.s | 7 + ld/testsuite/ld-riscv-elf/call-relax-3.s | 9 + ld/testsuite/ld-riscv-elf/call-relax.d | 9 + ld/testsuite/ld-riscv-elf/ld-riscv-elf.exp | 1 + opcodes/ChangeLog | 57 + opcodes/arm-dis.c | 17 +- opcodes/i386-gen.c | 8 +- opcodes/i386-init.h | 118 +- opcodes/i386-opc.h | 30 +- opcodes/i386-opc.tbl | 71 +- opcodes/i386-tbl.h | 49627 ++++++++++------------ opcodes/riscv-opc.c | 120 +- 69 files changed, 24376 insertions(+), 27288 deletions(-) create mode 100644 gas/testsuite/gas/arm/fpu-rst.d create mode 100644 gas/testsuite/gas/arm/fpu-rst.l create mode 100644 gas/testsuite/gas/arm/fpu-rst.s create mode 100644 gas/testsuite/gas/arm/mve-vmov-vmvn-vorr-vbic.d create mode 100644 gas/testsuite/gas/arm/mve-vmov-vmvn-vorr-vbic.s create mode 100644 gas/testsuite/gas/arm/v8_1m-mve.d create mode 100644 gas/testsuite/gas/arm/v8_1m-mve.s create mode 100644 gas/testsuite/gas/i386/intel-cmps16.d create mode 100644 gas/testsuite/gas/i386/intel-movs16.d create mode 100644 ld/testsuite/ld-riscv-elf/call-relax-0.s create mode 100644 ld/testsuite/ld-riscv-elf/call-relax-1.s create mode 100644 ld/testsuite/ld-riscv-elf/call-relax-2.s create mode 100644 ld/testsuite/ld-riscv-elf/call-relax-3.s create mode 100644 ld/testsuite/ld-riscv-elf/call-relax.d