This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-lts-defconfig in repository toolchain/ci/llvm-project.
from 1361a4c2d8b clang-format: Support `if CONSTEXPR` if CONSTEXPR is a macro. adds 6faac434ed6 [mips] Add (dis)assembler tests for beqzl and bnezl instruc [...] adds 3ff6126487d [TargetLowering] Add depth limit to SimplifyMultipleUseDema [...] adds 51bfb84852e [compiler-rt] Fix running tests on macOS when XCode is not [...] adds 8a526717820 [SelectionDAG] Check for any recursion depth greater than o [...] adds 353a8484731 [X86][SSE] Replace PMULDQ GetDemandedBits combine with Simp [...] adds 02b9e45a7e4 [InstSimplify] remove quadratic time looping (PR42771) adds 603f94aa2a1 [TargetLowering] SimplifyMultipleUseDemandedBits - add BITC [...] adds 062cd8bb1de [AMDGPU] Regenerate tests. adds 464cb6c8c8b Attempt to make test in r367165 more robust. adds 60c1ee23ffb [Driver] Fix "unannotated fall-through between switch labels". NFC adds f0f63cab7f5 [clangd] Fix NDEBUG build problem introduced by rL366698 adds 37a32f3c96f Regenerate UXTB tests adds 791951bd32a Stricter check for the memory access. adds 76f2f04d9db [DAGCombine] narrowInsertExtractVectorBinOp - early out for [...] adds 197c08d64ee [Driver] Additional fixup of NOWARN test case from r367165 new d4ace50ed0e Fix PR35637: suboptimal codegen for `vector<unsigned char>`.
The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: clang-tools-extra/clangd/Selection.cpp | 9 +- clang/lib/Driver/ToolChains/Clang.cpp | 1 + clang/test/Driver/as-options.s | 6 +- compiler-rt/cmake/base-config-ix.cmake | 19 +- libcxx/benchmarks/ContainerBenchmarks.hpp | 17 + libcxx/benchmarks/vector_operations.bench.cpp | 8 + libcxx/include/vector | 156 +- llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp | 5 +- llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp | 6 +- llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp | 66 +- llvm/lib/Target/X86/X86ISelLowering.cpp | 21 +- llvm/lib/Transforms/Scalar/InstSimplifyPass.cpp | 38 +- llvm/test/CodeGen/AArch64/bitfield-insert.ll | 3 +- llvm/test/CodeGen/AMDGPU/idot8s.ll | 880 +++++----- llvm/test/CodeGen/AMDGPU/idot8u.ll | 1201 ++++++++------ llvm/test/CodeGen/AMDGPU/insert_vector_elt.ll | 1746 +++++++++++++++++--- llvm/test/CodeGen/AMDGPU/scalar_to_vector.ll | 201 ++- llvm/test/CodeGen/AMDGPU/trunc-combine.ll | 134 +- llvm/test/CodeGen/ARM/uxtb.ll | 75 +- llvm/test/CodeGen/Thumb2/thumb2-uxtb.ll | 163 +- llvm/test/CodeGen/X86/inlineasm-sched-bug.ll | 4 +- llvm/test/CodeGen/X86/urem-seteq-vec-nonsplat.ll | 396 +++-- llvm/test/CodeGen/X86/vector-fshl-rot-512.ll | 8 +- llvm/test/CodeGen/X86/vector-fshr-rot-512.ll | 8 +- llvm/test/CodeGen/X86/vector-reduce-mul-widen.ll | 103 +- llvm/test/CodeGen/X86/vector-reduce-mul.ll | 115 +- llvm/test/CodeGen/X86/vector-reduce-umax.ll | 115 +- llvm/test/CodeGen/X86/vector-reduce-umin.ll | 98 +- llvm/test/CodeGen/X86/vector-trunc-packus-widen.ll | 300 ++-- llvm/test/CodeGen/X86/vector-trunc-packus.ll | 300 ++-- .../MC/Disassembler/Mips/mips2/valid-mips2-el.txt | 2 + .../MC/Disassembler/Mips/mips2/valid-mips2.txt | 2 + llvm/test/MC/Mips/mips2/valid.s | 2 + llvm/test/Transforms/InstSimplify/assume.ll | 8 +- 34 files changed, 4031 insertions(+), 2185 deletions(-)