This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master in repository llvm.
from 2061c51 [x86] add negate-i1 run for 32-bit target new a913b4a [LV] Account for predicated stores in instruction costs new 172d6c0 [ARM]: Assign cost of scaling used in addressing mode for ARM cores
The 2 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: lib/Target/ARM/ARM.td | 8 +++-- lib/Target/ARM/ARMISelLowering.cpp | 11 ++++++ lib/Target/ARM/ARMISelLowering.h | 8 +++++ lib/Target/ARM/ARMSubtarget.h | 4 +++ lib/Transforms/Vectorize/LoopVectorize.cpp | 6 ++++ test/CodeGen/ARM/lsr-scale-addr-mode.ll | 6 ++++ .../LoopVectorize/AArch64/predication_costs.ll | 40 +++++++++++++++++++++- 7 files changed, 80 insertions(+), 3 deletions(-)