This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master in repository llvm.
from d6c57ac This is a 1 character fix for an ARM build attribute test (r2 [...] new 2b70009 AMDGPU: Implement expansion of f16 = FP_TO_FP16 f64 new 5a675ff [TableGen] Move OperandMatchResultTy enum to MCTargetAsmParser.h new eee7c89 [InstCombine] move/fix tests for adjusted min/max
The 3 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: include/llvm/MC/MCParser/MCTargetAsmParser.h | 6 ++ lib/Target/AArch64/AsmParser/AArch64AsmParser.cpp | 24 ++--- lib/Target/AMDGPU/AMDGPUISelLowering.cpp | 98 ++++++++++++++++++++ lib/Target/AMDGPU/AMDGPUISelLowering.h | 1 + lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp | 44 ++++----- lib/Target/ARM/AsmParser/ARMAsmParser.cpp | 40 ++++----- lib/Target/AVR/AsmParser/AVRAsmParser.cpp | 2 +- lib/Target/Lanai/AsmParser/LanaiAsmParser.cpp | 4 +- lib/Target/Mips/AsmParser/MipsAsmParser.cpp | 20 ++--- lib/Target/Sparc/AsmParser/SparcAsmParser.cpp | 8 +- lib/Target/SystemZ/AsmParser/SystemZAsmParser.cpp | 10 +-- test/CodeGen/AMDGPU/fptrunc.ll | 46 ++++++---- test/CodeGen/AMDGPU/trunc-store-f64-to-f16.ll | 3 +- test/Transforms/InstCombine/adjust-for-minmax.ll | 104 ++++++++++++++++++++++ test/Transforms/InstCombine/select.ll | 104 ---------------------- utils/TableGen/AsmMatcherEmitter.cpp | 11 +-- 16 files changed, 317 insertions(+), 208 deletions(-)