This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-mainline-allmodconfig in repository toolchain/ci/llvm-project.
from 623d9ba068e [MIR] Add simple PRE pass to MachineCSE adds de4d4d5049e [InstSimplify] add tests for fcmp with known-never-nan oper [...] adds 73f5a855b33 [InstSimplify] enhance fcmp fold with never-nan operand adds 866db102284 [InstSimplify] reduce code duplication for fcmp folds; NFC adds 06beb482298 [InstCombine] Add tests for usub.sat(x,y)+y etc; NFC adds 4e95b36b6de [NFC] Added test from PR42084 for D63058 adds 16ca1fee5e5 [NFC] Added test from PR19758 adds 96ccd690f8e [NFC] Adjust test for D63004 adds 87cd16a86ef [InstCombine] change canonicalization to fabs() to use FMF on fneg adds ff0c99b0177 [NFC][InstCombine] Revisit canonicalize-constant-low-bit-ma [...] adds d669758d842 [InstCombine] foldICmpWithLowBitMaskedVal(): 'icmp sgt/sle' [...] adds dcf5e6abdf0 [TargetLowering] Simplify (ctpop x) == 1 adds 80fee25776c Revert r361953 "[SVE][IR] Scalable Vector IR Type" adds f7ba8b808a8 [X86] Convert f32/f64 FANDN/FAND/FOR/FXOR to vector logic o [...] adds dd10099d5cc [X86] Use EVEX instructions for f128 FAND/FOR/FXOR when avx [...] adds c5d67b52075 Make test not write to source directory adds 3f3bae33a27 [NFC] Test if commit access granted. adds 11cb15f8ed3 Do not derive no-recurse attribute if function does not hav [...] adds ceb807bbbcb [X86] Disable f32->f64 extload when sse2 is enabled adds 9000a72a4b7 [X86] When promoting i16 compare with immediate to i32, try [...] adds ab846da7e8a [DAGCombine] Match a pattern where a wide type scalar value [...] adds 44d908d743d [ELF][RISCV] Parse BFD names elf{32,64}-littleriscv adds abc1dff7e44 [DebugInfo] More strict debug range for stack variables adds 94600e466cd Revert "Revert "[CodeComplete] Improve overload handling fo [...] adds d71017bc863 [yaml2obj] - Remove helper methods that are probably excess [...] adds 386f3a27db8 [COFF][X86] Add REQUIRES: x86 to a couple of tests adds c6a930e4b4c Fix MSVC "32-bit shift implicitly converted to 64 bits" war [...] adds d847aa573b6 [ARM] Enable Unroll UpperBound adds 379aa18a395 [yaml2obj] - Do not assert when .dynsym is specified explic [...] adds 1f73bbbd3a5 [LLD][COFF] Fix missing MergeChunk::Instances cleanup in CO [...] new 1e41007aeba [yaml2obj/obj2yaml] - Make RawContentSection::Content and R [...] new b67333f283c gn build: Merge r362913 new 47db08dbb19 [MCA] Further refactor the bottleneck analysis view. NFCI. new 149786d5b7e [clangd] Stop marshalling/requiring FormattingOptions. We n [...]
The 4 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: clang-tools-extra/clangd/Protocol.cpp | 21 +- clang-tools-extra/clangd/Protocol.h | 25 +- clang-tools-extra/clangd/test/formatting.test | 10 +- clang/lib/Sema/SemaCodeComplete.cpp | 132 ++++++-- clang/test/CodeCompletion/member-access.cpp | 63 ++++ lld/COFF/Driver.cpp | 1 + lld/ELF/ScriptParser.cpp | 2 + lld/test/COFF/export-stdcall.s | 1 + lld/test/COFF/export-weak-alias.s | 1 + lld/test/ELF/emulation-riscv.s | 74 +++++ llvm/docs/LangRef.rst | 54 +--- llvm/include/llvm/ADT/DenseMapInfo.h | 16 - llvm/include/llvm/IR/DerivedTypes.h | 68 +---- llvm/include/llvm/IR/Type.h | 1 - llvm/include/llvm/ObjectYAML/ELFYAML.h | 4 +- llvm/include/llvm/Support/ScalableSize.h | 43 --- llvm/lib/Analysis/InstructionSimplify.cpp | 17 +- llvm/lib/AsmParser/LLLexer.cpp | 1 - llvm/lib/AsmParser/LLParser.cpp | 13 +- llvm/lib/AsmParser/LLToken.h | 1 - llvm/lib/Bitcode/Reader/BitcodeReader.cpp | 6 +- llvm/lib/Bitcode/Writer/BitcodeWriter.cpp | 5 +- .../AsmPrinter/DbgEntityHistoryCalculator.cpp | 4 +- llvm/lib/CodeGen/AsmPrinter/DwarfCompileUnit.cpp | 33 +- llvm/lib/CodeGen/AsmPrinter/DwarfDebug.cpp | 219 ++++++++------ llvm/lib/CodeGen/AsmPrinter/DwarfDebug.h | 41 +-- llvm/lib/CodeGen/AsmPrinter/DwarfUnit.cpp | 4 + llvm/lib/CodeGen/AsmPrinter/DwarfUnit.h | 1 + llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp | 180 +++++++++++ llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp | 13 +- llvm/lib/IR/AsmWriter.cpp | 5 +- llvm/lib/IR/LLVMContextImpl.h | 2 +- llvm/lib/IR/Type.cpp | 13 +- llvm/lib/IR/Verifier.cpp | 66 ---- llvm/lib/MCA/HardwareUnits/Scheduler.cpp | 3 +- llvm/lib/ObjectYAML/ELFYAML.cpp | 11 +- llvm/lib/Target/ARM/ARMTargetTransformInfo.cpp | 1 + llvm/lib/Target/X86/X86ISelDAGToDAG.cpp | 43 +++ llvm/lib/Target/X86/X86ISelLowering.cpp | 67 +++-- llvm/lib/Target/X86/X86InstrAVX512.td | 53 ---- llvm/lib/Target/X86/X86InstrSSE.td | 112 +------ llvm/lib/Target/X86/X86InstrVecCompiler.td | 23 +- llvm/lib/Transforms/IPO/FunctionAttrs.cpp | 2 +- .../Transforms/InstCombine/InstCombineCompares.cpp | 8 + .../Transforms/InstCombine/InstCombineSelect.cpp | 38 ++- llvm/test/Bitcode/compatibility.ll | 4 - llvm/test/CodeGen/AArch64/arm64-popcnt.ll | 144 +++++++++ llvm/test/CodeGen/PowerPC/extract-and-store.ll | 1 + llvm/test/CodeGen/PowerPC/store-combine.ll | 335 +++++---------------- llvm/test/CodeGen/X86/cmp.ll | 39 +++ llvm/test/CodeGen/X86/ctpop-combine.ll | 27 +- llvm/test/CodeGen/X86/scalar-fp-to-i64.ll | 8 +- llvm/test/CodeGen/X86/sqrt-fastmath-mir.ll | 2 +- llvm/test/CodeGen/X86/tree_way_unsigned_cmp.ll | 68 +++++ .../DebugInfo/MIR/X86/dbg-stack-value-range.mir | 184 +++++++++++ llvm/test/DebugInfo/X86/fission-ranges.ll | 2 +- llvm/test/Object/obj2yaml.test | 7 - .../Object/yaml2obj-elf-section-invalid-size.yaml | 2 +- llvm/test/Transforms/FunctionAttrs/arg_returned.ll | 11 +- .../Transforms/Inline/inline_negative_result.ll | 66 ++++ ...onstant-low-bit-mask-and-icmp-eq-to-icmp-ule.ll | 21 ++ ...onstant-low-bit-mask-and-icmp-ne-to-icmp-ugt.ll | 21 ++ ...nstant-low-bit-mask-and-icmp-sge-to-icmp-sle.ll | 113 +++---- ...nstant-low-bit-mask-and-icmp-sgt-to-icmp-sgt.ll | 166 ++++++---- ...nstant-low-bit-mask-and-icmp-sle-to-icmp-sle.ll | 167 ++++++---- ...nstant-low-bit-mask-and-icmp-slt-to-icmp-sgt.ll | 113 +++---- ...nstant-low-bit-mask-and-icmp-uge-to-icmp-ule.ll | 21 ++ ...nstant-low-bit-mask-and-icmp-ugt-to-icmp-ugt.ll | 25 ++ ...nstant-low-bit-mask-and-icmp-ule-to-icmp-ule.ll | 25 ++ ...nstant-low-bit-mask-and-icmp-ult-to-icmp-ugt.ll | 22 ++ llvm/test/Transforms/InstCombine/fabs.ll | 60 ++-- .../Transforms/InstCombine/saturating-add-sub.ll | 114 +++++++ .../InstSimplify/floating-point-compare.ll | 42 ++- llvm/test/Transforms/LoopUnroll/ARM/upperbound.ll | 38 +++ llvm/test/Verifier/scalable-aggregates.ll | 31 -- llvm/test/Verifier/scalable-global-vars.ll | 24 -- llvm/test/tools/llvm-lib/machine-mismatch.test | 4 +- llvm/test/tools/obj2yaml/elf-shinfo.yaml | 1 - .../dynsymtab-implicit-sections-size-content.yaml | 222 ++++++++++++++ .../tools/yaml2obj/explicit-dynsym-no-dynstr.yaml | 22 ++ llvm/test/tools/yaml2obj/section-size-content.yaml | 158 ++++++++++ .../strtab-implicit-sections-size-content.yaml | 167 ++++++++++ .../symtab-implicit-sections-size-content.yaml | 190 ++++++++++++ llvm/tools/llvm-mca/Views/BottleneckAnalysis.cpp | 216 ++++++++----- llvm/tools/llvm-mca/Views/BottleneckAnalysis.h | 65 ++-- llvm/tools/llvm-mca/llvm-mca.cpp | 2 +- llvm/tools/llvm-objcopy/MachO/MachOWriter.cpp | 2 +- llvm/tools/obj2yaml/elf2yaml.cpp | 6 +- llvm/tools/yaml2obj/yaml2elf.cpp | 126 ++++---- llvm/unittests/IR/CMakeLists.txt | 1 - llvm/unittests/IR/VectorTypesTest.cpp | 164 ---------- llvm/utils/gn/secondary/llvm/unittests/IR/BUILD.gn | 1 - 92 files changed, 3123 insertions(+), 1628 deletions(-) create mode 100644 lld/test/ELF/emulation-riscv.s delete mode 100644 llvm/include/llvm/Support/ScalableSize.h create mode 100644 llvm/test/CodeGen/X86/tree_way_unsigned_cmp.ll create mode 100644 llvm/test/DebugInfo/MIR/X86/dbg-stack-value-range.mir create mode 100644 llvm/test/Transforms/Inline/inline_negative_result.ll create mode 100644 llvm/test/Transforms/LoopUnroll/ARM/upperbound.ll delete mode 100644 llvm/test/Verifier/scalable-aggregates.ll delete mode 100644 llvm/test/Verifier/scalable-global-vars.ll create mode 100644 llvm/test/tools/yaml2obj/dynsymtab-implicit-sections-size-content.yaml create mode 100644 llvm/test/tools/yaml2obj/explicit-dynsym-no-dynstr.yaml create mode 100644 llvm/test/tools/yaml2obj/section-size-content.yaml create mode 100644 llvm/test/tools/yaml2obj/strtab-implicit-sections-size-content.yaml create mode 100644 llvm/test/tools/yaml2obj/symtab-implicit-sections-size-content.yaml delete mode 100644 llvm/unittests/IR/VectorTypesTest.cpp