Tcwg-commits July 2025

tcwg-commits@lists.linaro.org

1 participants
1304 discussions

[gcc] branch releases/gcc-15 updated (b8be49c928c -> d80498a7025)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch releases/gcc-15 in repository gcc. from b8be49c928c aarch64: Tweak handling of general SVE permutes [PR121027] new d80498a7025 Ada: Fix wrong tag in style check warnings The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/ada/styleg.adb | 6 ++++-- 1 file changed, 4 insertions(+), 2 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

2 weeks, 2 days

[gcc] branch master updated (7c1d0886079 -> 0b6ae75a304)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository gcc. from 7c1d0886079 cobol: Improved linemap and diagnostic handling; PIC valida [...] new 0b6ae75a304 Ada: Fix wrong tag in style check warnings The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/ada/styleg.adb | 6 ++++-- 1 file changed, 4 insertions(+), 2 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

2 weeks, 2 days

[gcc] branch master updated (fa099f248e2 -> 7c1d0886079)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository gcc. from fa099f248e2 match: Add `cmp - 1` simplification to `-icmp` [PR110949] new 7c1d0886079 cobol: Improved linemap and diagnostic handling; PIC valida [...] The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/cobol/Make-lang.in | 9 -- gcc/cobol/cbldiag.h | 20 ++- gcc/cobol/cdf.y | 2 +- gcc/cobol/genapi.cc | 334 ++++++++++++++++++++++++++++--------------- gcc/cobol/genapi.h | 43 +++--- gcc/cobol/gengen.cc | 101 +++++++------ gcc/cobol/gengen.h | 10 +- gcc/cobol/genmath.cc | 2 +- gcc/cobol/genutil.cc | 20 +-- gcc/cobol/genutil.h | 8 +- gcc/cobol/parse.y | 24 +++- gcc/cobol/parse_ante.h | 10 +- gcc/cobol/scan.l | 19 +-- gcc/cobol/scan_ante.h | 381 +++++++++++++++++++++++++++++++++++++++++++++++++ gcc/cobol/symbols.cc | 5 + gcc/cobol/symbols.h | 2 +- gcc/cobol/util.cc | 47 +++++- gcc/cobol/util.h | 2 +- 18 files changed, 806 insertions(+), 233 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

2 weeks, 2 days

[binutils-gdb] branch master updated (9d19d5c5622 -> 0454220d588)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository binutils-gdb. from 9d19d5c5622 gdb/solib-svr4: remove unused svr4_solib_ops method declarations new 9db671074ca aarch64: minor code cleanups to aarch64-gen.c new 6a35f84cebc aarch64: Fix operand name MOPS_WB_Rd -> MOPS_WB_Rn new 63de89b2c1d aarch64: use an enumeration for operand indices. new 0454220d588 aarch64: Use an enum to refer to indices in the opcode table The 4 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: opcodes/Makefile.am | 10 +- opcodes/Makefile.in | 10 +- opcodes/aarch64-asm-2.c | 2003 ++--- opcodes/aarch64-dis-2.c | 20362 +++++++++++++++++++++------------------------- opcodes/aarch64-gen.c | 259 +- opcodes/aarch64-opc-2.c | 180 +- opcodes/aarch64-tbl-2.h | 3847 +++++++++ opcodes/aarch64-tbl.h | 2 +- 8 files changed, 14342 insertions(+), 12331 deletions(-) create mode 100644 opcodes/aarch64-tbl-2.h -- To stop receiving notification emails like this one, please contact the administrator of this repository.

2 weeks, 2 days

[binutils-gdb] branch binutils-2_45-branch updated (78e9e506dfd -> c947a34079f)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch binutils-2_45-branch in repository binutils-gdb. from 78e9e506dfd Remove sframe relocs against discarded sections new c947a34079f gprofng: do not skip weak symbols The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gprofng/src/Stabs.cc | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

2 weeks, 2 days

[gcc] branch master updated (dfab6593b05 -> fa099f248e2)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository gcc. from dfab6593b05 libstdc++: Make the default ctor of mdspan conditionally noexcept. new fa099f248e2 match: Add `cmp - 1` simplification to `-icmp` [PR110949] The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/match.pd | 18 +++++++++++++++++- gcc/testsuite/gcc.dg/tree-ssa/cmp-2.c | 14 ++++++++++++++ gcc/testsuite/gcc.dg/tree-ssa/max-bitcmp-1.c | 19 +++++++++++++++++++ 3 files changed, 50 insertions(+), 1 deletion(-) create mode 100644 gcc/testsuite/gcc.dg/tree-ssa/cmp-2.c create mode 100644 gcc/testsuite/gcc.dg/tree-ssa/max-bitcmp-1.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

2 weeks, 2 days

[gcc] branch master updated (03437196942 -> dfab6593b05)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository gcc. from 03437196942 libstdc++: Strengthen exception guarantee for mdspan methods. new dfab6593b05 libstdc++: Make the default ctor of mdspan conditionally noexcept. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: libstdc++-v3/include/std/mdspan | 12 +++---- .../testsuite/23_containers/mdspan/mdspan.cc | 37 ++++++++++++++++++++++ 2 files changed, 42 insertions(+), 7 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

2 weeks, 2 days

[gcc] branch master updated (b441d735c09 -> 03437196942)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository gcc. from b441d735c09 [RISC-V] Fix wrong CFA during stack probe new 03437196942 libstdc++: Strengthen exception guarantee for mdspan methods. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: libstdc++-v3/include/std/mdspan | 22 +++- .../testsuite/23_containers/mdspan/layout_like.h | 134 +++++++++++---------- .../testsuite/23_containers/mdspan/mdspan.cc | 17 +++ 3 files changed, 102 insertions(+), 71 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

2 weeks, 2 days

[binutils-gdb] branch master updated (014ae6af498 -> 9d19d5c5622)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository binutils-gdb. from 014ae6af498 Remove NaCl/arm target support new 9d19d5c5622 gdb/solib-svr4: remove unused svr4_solib_ops method declarations The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gdb/solib-svr4.h | 8 -------- 1 file changed, 8 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

2 weeks, 2 days

[gcc] branch releases/gcc-15 updated (032aca313fa -> b8be49c928c)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch releases/gcc-15 in repository gcc. from 032aca313fa Daily bump. new 2363ea8392b vect: Fix VEC_WIDEN_PLUS_HI/LO choice for big-endian [PR118891] new 9e8af6864b9 ext-dce: Fix subreg_lsb is_constant assumption new eca9778fc8c aarch64: Fix neon-sve-bridge.c failures for big-endian new d88c1b70a51 aarch64: Fix ZIP1 order in aarch64_expand_vector_init [PR118891] new 0b6038c17ca ext-dce: Fix subreg_lsb is_constant assumption (2) new abacc79405d Make the RTL frontend set REG_NREGS correctly new c2371624f43 aarch64: Some fixes for SVE INDEX constants new 526efb6bfc1 aarch64: Fix endianness of DFmode vector constants new 24a6fe0effd aarch64: Extend HVLA permutations to big-endian new 79a9996e162 testsuite: Add -funwind-tables to sve*/pfalse* tests new a413f83cad6 aarch64: Fix LD1Q and ST1Q failures for big-endian new b8be49c928c aarch64: Tweak handling of general SVE permutes [PR121027] The 12 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/config/aarch64/aarch64-sve-builtins-sve2.cc | 5 +- gcc/config/aarch64/aarch64-sve.md | 16 +- gcc/config/aarch64/aarch64-sve2.md | 21 ++- gcc/config/aarch64/aarch64.cc | 90 +++++++-- gcc/doc/sourcebuild.texi | 6 + gcc/ext-dce.cc | 7 +- gcc/read-rtl-function.cc | 5 +- gcc/testsuite/gcc.dg/rtl/aarch64/vec-series-1.c | 35 ++++ gcc/testsuite/gcc.dg/rtl/aarch64/vec-series-2.c | 35 ++++ .../gcc.target/aarch64/sve/acle/general/dupq_2.c | 2 +- .../gcc.target/aarch64/sve/acle/general/dupq_4.c | 2 +- .../gcc.target/aarch64/sve/acle/general/perm_1.c | 14 ++ .../gcc.target/aarch64/sve/pfalse-binary.c | 2 +- .../aarch64/sve/pfalse-binary_int_opt_n.c | 2 +- .../gcc.target/aarch64/sve/pfalse-binary_opt_n.c | 2 +- .../aarch64/sve/pfalse-binary_opt_single_n.c | 2 +- .../gcc.target/aarch64/sve/pfalse-binary_rotate.c | 2 +- .../aarch64/sve/pfalse-binary_uint64_opt_n.c | 2 +- .../aarch64/sve/pfalse-binary_uint_opt_n.c | 2 +- .../gcc.target/aarch64/sve/pfalse-binaryxn.c | 2 +- .../gcc.target/aarch64/sve/pfalse-clast.c | 2 +- .../gcc.target/aarch64/sve/pfalse-compare_opt_n.c | 2 +- .../aarch64/sve/pfalse-compare_wide_opt_n.c | 2 +- .../gcc.target/aarch64/sve/pfalse-count_pred.c | 2 +- .../gcc.target/aarch64/sve/pfalse-fold_left.c | 2 +- gcc/testsuite/gcc.target/aarch64/sve/pfalse-load.c | 2 +- .../gcc.target/aarch64/sve/pfalse-load_ext.c | 2 +- .../aarch64/sve/pfalse-load_ext_gather_index.c | 2 +- .../aarch64/sve/pfalse-load_ext_gather_offset.c | 2 +- .../gcc.target/aarch64/sve/pfalse-load_gather_sv.c | 2 +- .../gcc.target/aarch64/sve/pfalse-load_gather_vs.c | 2 +- .../gcc.target/aarch64/sve/pfalse-load_replicate.c | 2 +- .../gcc.target/aarch64/sve/pfalse-prefetch.c | 2 +- .../aarch64/sve/pfalse-prefetch_gather_index.c | 2 +- .../aarch64/sve/pfalse-prefetch_gather_offset.c | 2 +- .../gcc.target/aarch64/sve/pfalse-ptest.c | 2 +- .../gcc.target/aarch64/sve/pfalse-rdffr.c | 2 +- .../gcc.target/aarch64/sve/pfalse-reduction.c | 2 +- .../gcc.target/aarch64/sve/pfalse-reduction_wide.c | 2 +- .../aarch64/sve/pfalse-shift_right_imm.c | 2 +- .../gcc.target/aarch64/sve/pfalse-store.c | 2 +- .../aarch64/sve/pfalse-store_scatter_index.c | 2 +- .../aarch64/sve/pfalse-store_scatter_offset.c | 2 +- .../gcc.target/aarch64/sve/pfalse-storexn.c | 2 +- .../gcc.target/aarch64/sve/pfalse-ternary_opt_n.c | 2 +- .../gcc.target/aarch64/sve/pfalse-ternary_rotate.c | 2 +- .../gcc.target/aarch64/sve/pfalse-unary.c | 2 +- .../aarch64/sve/pfalse-unary_convert_narrowt.c | 2 +- .../aarch64/sve/pfalse-unary_convertxn.c | 2 +- .../gcc.target/aarch64/sve/pfalse-unary_n.c | 2 +- .../gcc.target/aarch64/sve/pfalse-unary_pred.c | 2 +- .../gcc.target/aarch64/sve/pfalse-unary_to_uint.c | 2 +- .../gcc.target/aarch64/sve/pfalse-unaryxn.c | 2 +- gcc/testsuite/gcc.target/aarch64/sve/vec_init_3.c | 114 ++++++++++- gcc/testsuite/gcc.target/aarch64/sve/vec_init_4.c | 209 +++++++++++++++++++++ gcc/testsuite/gcc.target/aarch64/sve2/dupq_1.c | 26 +-- gcc/testsuite/gcc.target/aarch64/sve2/dupq_1_run.c | 87 +++++++++ gcc/testsuite/gcc.target/aarch64/sve2/extq_1.c | 20 +- gcc/testsuite/gcc.target/aarch64/sve2/extq_1_run.c | 73 +++++++ .../gcc.target/aarch64/sve2/pfalse-binary.c | 2 +- .../aarch64/sve2/pfalse-binary_int_opt_n.c | 2 +- .../aarch64/sve2/pfalse-binary_int_opt_single_n.c | 2 +- .../gcc.target/aarch64/sve2/pfalse-binary_opt_n.c | 2 +- .../aarch64/sve2/pfalse-binary_opt_single_n.c | 2 +- .../aarch64/sve2/pfalse-binary_to_uint.c | 2 +- .../aarch64/sve2/pfalse-binary_uint_opt_n.c | 2 +- .../gcc.target/aarch64/sve2/pfalse-binary_wide.c | 2 +- .../gcc.target/aarch64/sve2/pfalse-compare.c | 2 +- .../sve2/pfalse-load_ext_gather_index_restricted.c | 2 +- .../pfalse-load_ext_gather_offset_restricted.c | 2 +- .../sve2/pfalse-load_gather_sv_restricted.c | 2 +- .../aarch64/sve2/pfalse-load_gather_vs.c | 2 +- .../aarch64/sve2/pfalse-shift_left_imm_to_uint.c | 2 +- .../aarch64/sve2/pfalse-shift_right_imm.c | 2 +- .../sve2/pfalse-store_scatter_index_restricted.c | 2 +- .../sve2/pfalse-store_scatter_offset_restricted.c | 2 +- .../gcc.target/aarch64/sve2/pfalse-unary.c | 2 +- .../gcc.target/aarch64/sve2/pfalse-unary_convert.c | 2 +- .../aarch64/sve2/pfalse-unary_convert_narrowt.c | 2 +- .../gcc.target/aarch64/sve2/pfalse-unary_to_int.c | 2 +- gcc/testsuite/gcc.target/aarch64/sve2/uzpq_1.c | 18 +- gcc/testsuite/gcc.target/aarch64/sve2/uzpq_1_run.c | 78 ++++++++ gcc/testsuite/gcc.target/aarch64/sve2/zipq_1.c | 18 +- gcc/testsuite/gcc.target/aarch64/sve2/zipq_1_run.c | 78 ++++++++ gcc/testsuite/lib/target-supports.exp | 17 ++ gcc/tree-vect-stmts.cc | 2 + 86 files changed, 959 insertions(+), 143 deletions(-) create mode 100644 gcc/testsuite/gcc.dg/rtl/aarch64/vec-series-1.c create mode 100644 gcc/testsuite/gcc.dg/rtl/aarch64/vec-series-2.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/general/perm_1.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/vec_init_4.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve2/dupq_1_run.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve2/extq_1_run.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve2/uzpq_1_run.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve2/zipq_1_run.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

2 weeks, 2 days

Jump to page:

2025

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

Tcwg-commits July 2025