Tcwg-commits November 2024

tcwg-commits@lists.linaro.org

3 participants
1843 discussions

[gcc] branch master updated (bbe9ff74c86 -> dd6dbbb5111)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository gcc. from bbe9ff74c86 RISC-V: Refine the vector stride load/store testcases new dd6dbbb5111 Fortran: Fix non_overridable typebound proc problems [PR846 [...] The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/fortran/class.cc | 5 +-- gcc/fortran/resolve.cc | 4 +++ gcc/testsuite/gfortran.dg/pr117730_a.f90 | 50 +++++++++++++++++++++++++++++ gcc/testsuite/gfortran.dg/pr117730_b.f90 | 47 +++++++++++++++++++++++++++ gcc/testsuite/gfortran.dg/pr84674.f90 | 55 ++++++++++++++++++++++++++++++++ 5 files changed, 159 insertions(+), 2 deletions(-) create mode 100644 gcc/testsuite/gfortran.dg/pr117730_a.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr117730_b.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr84674.f90 -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 months, 2 weeks

[binutils-gdb] branch master updated (3198eb6627e -> 62065166531)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository binutils-gdb. from 3198eb6627e Automatic date update in version.in new 62065166531 opcodes: fix Werror=format build breaker in opcodes/riscv-dis.c The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: opcodes/riscv-dis.c | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 months, 2 weeks

[gcc] branch master updated (a095d720acd -> bbe9ff74c86)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository gcc. from a095d720acd Daily bump. new 244448f2624 RISC-V: Rearrange the test files for vector SAT_SUB [NFC] new 931d7ba9de7 RISC-V: Refactor the testcases for vector SAT_SUB new 4abd0af79f8 RISC-V: Rearrange the test files for vector SAT_TRUNC [NFC] new 847b4b0ef47 RISC-V: Refactor the testcases for vector SAT_TRUNC new 630565843a7 RISC-V: Rearrange the test files for all other vector SAT A [...] new 59afd30c48d RISC-V: Refactor the test files for all other vector SAT ALU new bbe9ff74c86 RISC-V: Refine the vector stride load/store testcases The 7 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: .../rvv/autovec/binop/vec_sat_binary_vvv_run.h | 33 - .../rvv/autovec/binop/vec_sat_binary_vvx_run.h | 27 - .../rvv/autovec/binop/vec_sat_binary_vx_run.h | 23 - .../riscv/rvv/autovec/binop/vec_sat_data.h | 1105 -------------------- .../riscv/rvv/autovec/binop/vec_sat_s_sub-1-i16.c | 9 - .../riscv/rvv/autovec/binop/vec_sat_s_sub-1-i32.c | 9 - .../riscv/rvv/autovec/binop/vec_sat_s_sub-1-i64.c | 9 - .../riscv/rvv/autovec/binop/vec_sat_s_sub-1-i8.c | 9 - .../riscv/rvv/autovec/binop/vec_sat_s_sub-2-i16.c | 9 - .../riscv/rvv/autovec/binop/vec_sat_s_sub-2-i32.c | 9 - .../riscv/rvv/autovec/binop/vec_sat_s_sub-2-i64.c | 9 - .../riscv/rvv/autovec/binop/vec_sat_s_sub-2-i8.c | 9 - .../riscv/rvv/autovec/binop/vec_sat_s_sub-3-i16.c | 9 - .../riscv/rvv/autovec/binop/vec_sat_s_sub-3-i32.c | 9 - .../riscv/rvv/autovec/binop/vec_sat_s_sub-3-i64.c | 9 - .../riscv/rvv/autovec/binop/vec_sat_s_sub-3-i8.c | 9 - .../riscv/rvv/autovec/binop/vec_sat_s_sub-4-i16.c | 9 - .../riscv/rvv/autovec/binop/vec_sat_s_sub-4-i32.c | 9 - .../riscv/rvv/autovec/binop/vec_sat_s_sub-4-i64.c | 9 - .../riscv/rvv/autovec/binop/vec_sat_s_sub-4-i8.c | 9 - .../riscv/rvv/autovec/binop/vec_sat_u_sub-4.c | 9 - .../riscv/rvv/autovec/binop/vec_sat_u_sub-8.c | 9 - .../riscv/rvv/autovec/binop/vec_sat_u_sub_zip.c | 10 - .../riscv/rvv/autovec/sat/vec_sat_data.h | 675 ++++++++++++ .../riscv/rvv/autovec/sat/vec_sat_s_sub-1-i16.c | 14 + .../riscv/rvv/autovec/sat/vec_sat_s_sub-1-i32.c | 14 + .../riscv/rvv/autovec/sat/vec_sat_s_sub-1-i64.c | 14 + .../riscv/rvv/autovec/sat/vec_sat_s_sub-1-i8.c | 14 + .../riscv/rvv/autovec/sat/vec_sat_s_sub-2-i16.c | 14 + .../riscv/rvv/autovec/sat/vec_sat_s_sub-2-i32.c | 14 + .../riscv/rvv/autovec/sat/vec_sat_s_sub-2-i64.c | 14 + .../riscv/rvv/autovec/sat/vec_sat_s_sub-2-i8.c | 14 + .../riscv/rvv/autovec/sat/vec_sat_s_sub-3-i16.c | 14 + .../riscv/rvv/autovec/sat/vec_sat_s_sub-3-i32.c | 14 + .../riscv/rvv/autovec/sat/vec_sat_s_sub-3-i64.c | 14 + .../riscv/rvv/autovec/sat/vec_sat_s_sub-3-i8.c | 14 + .../riscv/rvv/autovec/sat/vec_sat_s_sub-4-i16.c | 14 + .../riscv/rvv/autovec/sat/vec_sat_s_sub-4-i32.c | 14 + .../riscv/rvv/autovec/sat/vec_sat_s_sub-4-i64.c | 14 + .../riscv/rvv/autovec/sat/vec_sat_s_sub-4-i8.c | 14 + .../{binop => sat}/vec_sat_s_sub-run-1-i16.c | 2 +- .../{binop => sat}/vec_sat_s_sub-run-1-i32.c | 2 +- .../{binop => sat}/vec_sat_s_sub-run-1-i64.c | 2 +- .../{binop => sat}/vec_sat_s_sub-run-1-i8.c | 2 +- .../{binop => sat}/vec_sat_s_sub-run-2-i16.c | 2 +- .../{binop => sat}/vec_sat_s_sub-run-2-i32.c | 2 +- .../{binop => sat}/vec_sat_s_sub-run-2-i64.c | 2 +- .../{binop => sat}/vec_sat_s_sub-run-2-i8.c | 2 +- .../{binop => sat}/vec_sat_s_sub-run-3-i16.c | 2 +- .../{binop => sat}/vec_sat_s_sub-run-3-i32.c | 2 +- .../{binop => sat}/vec_sat_s_sub-run-3-i64.c | 2 +- .../{binop => sat}/vec_sat_s_sub-run-3-i8.c | 2 +- .../{binop => sat}/vec_sat_s_sub-run-4-i16.c | 2 +- .../{binop => sat}/vec_sat_s_sub-run-4-i32.c | 2 +- .../{binop => sat}/vec_sat_s_sub-run-4-i64.c | 2 +- .../{binop => sat}/vec_sat_s_sub-run-4-i8.c | 2 +- .../rvv/autovec/sat/vec_sat_s_trunc-1-i16-to-i8.c | 14 + .../{unop => sat}/vec_sat_s_trunc-1-i32-to-i16.c | 4 +- .../rvv/autovec/sat/vec_sat_s_trunc-1-i32-to-i8.c | 14 + .../{unop => sat}/vec_sat_s_trunc-1-i64-to-i16.c | 4 +- .../{unop => sat}/vec_sat_s_trunc-1-i64-to-i32.c | 4 +- .../rvv/autovec/sat/vec_sat_s_trunc-1-i64-to-i8.c | 14 + .../rvv/autovec/sat/vec_sat_s_trunc-2-i16-to-i8.c | 14 + .../rvv/autovec/sat/vec_sat_s_trunc-2-i32-to-i16.c | 14 + .../rvv/autovec/sat/vec_sat_s_trunc-2-i32-to-i8.c | 14 + .../rvv/autovec/sat/vec_sat_s_trunc-2-i64-to-i16.c | 14 + .../rvv/autovec/sat/vec_sat_s_trunc-2-i64-to-i32.c | 14 + .../rvv/autovec/sat/vec_sat_s_trunc-2-i64-to-i8.c | 14 + .../rvv/autovec/sat/vec_sat_s_trunc-3-i16-to-i8.c | 14 + .../rvv/autovec/sat/vec_sat_s_trunc-3-i32-to-i16.c | 14 + .../rvv/autovec/sat/vec_sat_s_trunc-3-i32-to-i8.c | 14 + .../rvv/autovec/sat/vec_sat_s_trunc-3-i64-to-i16.c | 14 + .../rvv/autovec/sat/vec_sat_s_trunc-3-i64-to-i32.c | 14 + .../rvv/autovec/sat/vec_sat_s_trunc-3-i64-to-i8.c | 14 + .../rvv/autovec/sat/vec_sat_s_trunc-4-i16-to-i8.c | 14 + .../rvv/autovec/sat/vec_sat_s_trunc-4-i32-to-i16.c | 14 + .../rvv/autovec/sat/vec_sat_s_trunc-4-i32-to-i8.c | 14 + .../rvv/autovec/sat/vec_sat_s_trunc-4-i64-to-i16.c | 14 + .../rvv/autovec/sat/vec_sat_s_trunc-4-i64-to-i32.c | 14 + .../rvv/autovec/sat/vec_sat_s_trunc-4-i64-to-i8.c | 14 + .../rvv/autovec/sat/vec_sat_s_trunc-5-i16-to-i8.c | 14 + .../rvv/autovec/sat/vec_sat_s_trunc-5-i32-to-i16.c | 14 + .../rvv/autovec/sat/vec_sat_s_trunc-5-i32-to-i8.c | 14 + .../rvv/autovec/sat/vec_sat_s_trunc-5-i64-to-i16.c | 14 + .../rvv/autovec/sat/vec_sat_s_trunc-5-i64-to-i32.c | 14 + .../rvv/autovec/sat/vec_sat_s_trunc-5-i64-to-i8.c | 14 + .../rvv/autovec/sat/vec_sat_s_trunc-6-i16-to-i8.c | 14 + .../rvv/autovec/sat/vec_sat_s_trunc-6-i32-to-i16.c | 14 + .../rvv/autovec/sat/vec_sat_s_trunc-6-i32-to-i8.c | 14 + .../rvv/autovec/sat/vec_sat_s_trunc-6-i64-to-i16.c | 14 + .../rvv/autovec/sat/vec_sat_s_trunc-6-i64-to-i32.c | 14 + .../rvv/autovec/sat/vec_sat_s_trunc-6-i64-to-i8.c | 14 + .../rvv/autovec/sat/vec_sat_s_trunc-7-i16-to-i8.c | 14 + .../rvv/autovec/sat/vec_sat_s_trunc-7-i32-to-i16.c | 14 + .../rvv/autovec/sat/vec_sat_s_trunc-7-i32-to-i8.c | 14 + .../rvv/autovec/sat/vec_sat_s_trunc-7-i64-to-i16.c | 14 + .../rvv/autovec/sat/vec_sat_s_trunc-7-i64-to-i32.c | 14 + .../rvv/autovec/sat/vec_sat_s_trunc-7-i64-to-i8.c | 14 + .../rvv/autovec/sat/vec_sat_s_trunc-8-i16-to-i8.c | 14 + .../rvv/autovec/sat/vec_sat_s_trunc-8-i32-to-i16.c | 14 + .../rvv/autovec/sat/vec_sat_s_trunc-8-i32-to-i8.c | 14 + .../rvv/autovec/sat/vec_sat_s_trunc-8-i64-to-i16.c | 14 + .../rvv/autovec/sat/vec_sat_s_trunc-8-i64-to-i32.c | 14 + .../rvv/autovec/sat/vec_sat_s_trunc-8-i64-to-i8.c | 14 + .../vec_sat_s_trunc-run-1-i16-to-i8.c | 2 +- .../vec_sat_s_trunc-run-1-i32-to-i16.c | 2 +- .../vec_sat_s_trunc-run-1-i32-to-i8.c | 2 +- .../vec_sat_s_trunc-run-1-i64-to-i16.c | 2 +- .../vec_sat_s_trunc-run-1-i64-to-i32.c | 2 +- .../vec_sat_s_trunc-run-1-i64-to-i8.c | 2 +- .../vec_sat_s_trunc-run-2-i16-to-i8.c | 2 +- .../vec_sat_s_trunc-run-2-i32-to-i16.c | 2 +- .../vec_sat_s_trunc-run-2-i32-to-i8.c | 2 +- .../vec_sat_s_trunc-run-2-i64-to-i16.c | 2 +- .../vec_sat_s_trunc-run-2-i64-to-i32.c | 2 +- .../vec_sat_s_trunc-run-2-i64-to-i8.c | 2 +- .../vec_sat_s_trunc-run-3-i16-to-i8.c | 2 +- .../vec_sat_s_trunc-run-3-i32-to-i16.c | 2 +- .../vec_sat_s_trunc-run-3-i32-to-i8.c | 2 +- .../vec_sat_s_trunc-run-3-i64-to-i16.c | 2 +- .../vec_sat_s_trunc-run-3-i64-to-i32.c | 2 +- .../vec_sat_s_trunc-run-3-i64-to-i8.c | 2 +- .../vec_sat_s_trunc-run-4-i16-to-i8.c | 2 +- .../vec_sat_s_trunc-run-4-i32-to-i16.c | 2 +- .../vec_sat_s_trunc-run-4-i32-to-i8.c | 2 +- .../vec_sat_s_trunc-run-4-i64-to-i16.c | 2 +- .../vec_sat_s_trunc-run-4-i64-to-i32.c | 2 +- .../vec_sat_s_trunc-run-4-i64-to-i8.c | 2 +- .../vec_sat_s_trunc-run-5-i16-to-i8.c | 2 +- .../vec_sat_s_trunc-run-5-i32-to-i16.c | 2 +- .../vec_sat_s_trunc-run-5-i32-to-i8.c | 2 +- .../vec_sat_s_trunc-run-5-i64-to-i16.c | 2 +- .../vec_sat_s_trunc-run-5-i64-to-i32.c | 2 +- .../vec_sat_s_trunc-run-5-i64-to-i8.c | 2 +- .../vec_sat_s_trunc-run-6-i16-to-i8.c | 2 +- .../vec_sat_s_trunc-run-6-i32-to-i16.c | 2 +- .../vec_sat_s_trunc-run-6-i32-to-i8.c | 2 +- .../vec_sat_s_trunc-run-6-i64-to-i16.c | 2 +- .../vec_sat_s_trunc-run-6-i64-to-i32.c | 2 +- .../vec_sat_s_trunc-run-6-i64-to-i8.c | 2 +- .../vec_sat_s_trunc-run-7-i16-to-i8.c | 2 +- .../vec_sat_s_trunc-run-7-i32-to-i16.c | 2 +- .../vec_sat_s_trunc-run-7-i32-to-i8.c | 2 +- .../vec_sat_s_trunc-run-7-i64-to-i16.c | 2 +- .../vec_sat_s_trunc-run-7-i64-to-i32.c | 2 +- .../vec_sat_s_trunc-run-7-i64-to-i8.c | 2 +- .../vec_sat_s_trunc-run-8-i16-to-i8.c | 2 +- .../vec_sat_s_trunc-run-8-i32-to-i16.c | 2 +- .../vec_sat_s_trunc-run-8-i32-to-i8.c | 2 +- .../vec_sat_s_trunc-run-8-i64-to-i16.c | 2 +- .../vec_sat_s_trunc-run-8-i64-to-i32.c | 2 +- .../vec_sat_s_trunc-run-8-i64-to-i8.c | 2 +- .../vec_sat_u_sub-1-u16.c} | 4 +- .../vec_sat_u_sub-1-u32.c} | 4 +- .../riscv/rvv/autovec/sat/vec_sat_u_sub-1-u64.c | 14 + .../vec_sat_u_sub-1.c => sat/vec_sat_u_sub-1-u8.c} | 4 +- .../vec_sat_u_sub-10-u16.c} | 4 +- .../vec_sat_u_sub-10-u32.c} | 4 +- .../vec_sat_u_sub-10-u64.c} | 4 +- .../vec_sat_u_sub-10-u8.c} | 4 +- .../vec_sat_u_sub-2-u16.c} | 4 +- .../vec_sat_u_sub-2-u32.c} | 4 +- .../riscv/rvv/autovec/sat/vec_sat_u_sub-2-u64.c | 14 + .../vec_sat_u_sub-5.c => sat/vec_sat_u_sub-2-u8.c} | 4 +- .../vec_sat_u_sub-3-u16.c} | 4 +- .../vec_sat_u_sub-3-u32.c} | 4 +- .../vec_sat_u_sub-3-u64.c} | 4 +- .../vec_sat_u_sub-9.c => sat/vec_sat_u_sub-3-u8.c} | 4 +- .../vec_sat_u_sub-4-u16.c} | 4 +- .../vec_sat_u_sub-4-u32.c} | 4 +- .../vec_sat_u_sub-4-u64.c} | 4 +- .../vec_sat_u_sub-4-u8.c} | 4 +- .../vec_sat_u_sub-5-u16.c} | 4 +- .../vec_sat_u_sub-5-u32.c} | 4 +- .../vec_sat_u_sub-5-u64.c} | 4 +- .../vec_sat_u_sub-5-u8.c} | 4 +- .../vec_sat_u_sub-6-u16.c} | 4 +- .../vec_sat_u_sub-6-u32.c} | 4 +- .../vec_sat_u_sub-6-u64.c} | 4 +- .../vec_sat_u_sub-6-u8.c} | 4 +- .../vec_sat_u_sub-7-u16.c} | 4 +- .../vec_sat_u_sub-7-u32.c} | 4 +- .../vec_sat_u_sub-7-u64.c} | 4 +- .../vec_sat_u_sub-7-u8.c} | 4 +- .../vec_sat_u_sub-8-u16.c} | 4 +- .../vec_sat_u_sub-8-u32.c} | 4 +- .../vec_sat_u_sub-8-u64.c} | 4 +- .../vec_sat_u_sub-8-u8.c} | 4 +- .../vec_sat_u_sub-9-u16.c} | 4 +- .../vec_sat_u_sub-9-u32.c} | 4 +- .../vec_sat_u_sub-9-u64.c} | 4 +- .../vec_sat_u_sub-9-u8.c} | 4 +- .../vec_sat_u_sub-run-1-u16.c} | 2 +- .../vec_sat_u_sub-run-1-u32.c} | 2 +- .../vec_sat_u_sub-run-1-u64.c} | 2 +- .../vec_sat_u_sub-run-1-u8.c} | 2 +- .../vec_sat_u_sub-run-10-u16.c} | 2 +- .../vec_sat_u_sub-run-10-u32.c} | 2 +- .../vec_sat_u_sub-run-10-u64.c} | 2 +- .../vec_sat_u_sub-run-10-u8.c} | 2 +- .../vec_sat_u_sub-run-2-u16.c} | 2 +- .../vec_sat_u_sub-run-2-u32.c} | 2 +- .../vec_sat_u_sub-run-2-u64.c} | 2 +- .../vec_sat_u_sub-run-2-u8.c} | 2 +- .../vec_sat_u_sub-run-3-u16.c} | 2 +- .../vec_sat_u_sub-run-3-u32.c} | 2 +- .../vec_sat_u_sub-run-3-u64.c} | 2 +- .../vec_sat_u_sub-run-3-u8.c} | 2 +- .../vec_sat_u_sub-run-4-u16.c} | 2 +- .../vec_sat_u_sub-run-4-u32.c} | 2 +- .../vec_sat_u_sub-run-4-u64.c} | 2 +- .../vec_sat_u_sub-run-4-u8.c} | 2 +- .../vec_sat_u_sub-run-5-u16.c} | 2 +- .../vec_sat_u_sub-run-5-u32.c} | 2 +- .../vec_sat_u_sub-run-5-u64.c} | 2 +- .../vec_sat_u_sub-run-5-u8.c} | 2 +- .../vec_sat_u_sub-run-6-u16.c} | 2 +- .../vec_sat_u_sub-run-6-u32.c} | 2 +- .../vec_sat_u_sub-run-6-u64.c} | 2 +- .../vec_sat_u_sub-run-6-u8.c} | 2 +- .../vec_sat_u_sub-run-7-u16.c} | 2 +- .../vec_sat_u_sub-run-7-u32.c} | 2 +- .../vec_sat_u_sub-run-7-u64.c} | 2 +- .../vec_sat_u_sub-run-7-u8.c} | 2 +- .../vec_sat_u_sub-run-8-u16.c} | 2 +- .../vec_sat_u_sub-run-8-u32.c} | 2 +- .../vec_sat_u_sub-run-8-u64.c} | 2 +- .../vec_sat_u_sub-run-8-u8.c} | 2 +- .../vec_sat_u_sub-run-9-u16.c} | 2 +- .../vec_sat_u_sub-run-9-u32.c} | 2 +- .../vec_sat_u_sub-run-9-u64.c} | 2 +- .../vec_sat_u_sub-run-9-u8.c} | 2 +- .../vec_sat_u_sub_imm-1-u16.c} | 4 +- .../vec_sat_u_sub_imm-1-u32.c} | 4 +- .../vec_sat_u_sub_imm-1-u64.c} | 4 +- .../vec_sat_u_sub_imm-1-u8.c} | 4 +- .../vec_sat_u_sub_imm-run-1-u16.c} | 2 +- .../vec_sat_u_sub_imm-run-1-u32.c} | 2 +- .../vec_sat_u_sub_imm-run-1-u64.c} | 2 +- .../vec_sat_u_sub_imm-run-1-u8.c} | 2 +- .../vec_sat_u_sub_trunc-1-u16.c} | 4 +- .../vec_sat_u_sub_trunc-1-u32.c} | 4 +- .../vec_sat_u_sub_trunc-1-u8.c} | 4 +- .../vec_sat_u_sub_trunc-run-1-u16.c} | 2 +- .../vec_sat_u_sub_trunc-run-1-u32.c} | 2 +- .../vec_sat_u_sub_trunc-run-1-u8.c} | 2 +- .../autovec/{binop => sat}/vec_sat_u_sub_zip-run.c | 2 +- .../riscv/rvv/autovec/sat/vec_sat_u_sub_zip.c | 20 + .../vec_sat_u_trunc-1-u16.c} | 4 +- .../vec_sat_u_trunc-1-u32.c} | 4 +- .../vec_sat_u_trunc-1-u64.c} | 4 +- .../vec_sat_u_trunc-1-u8.c} | 4 +- .../vec_sat_u_trunc-2-u16.c} | 4 +- .../vec_sat_u_trunc-2-u32.c} | 4 +- .../vec_sat_u_trunc-2-u64.c} | 4 +- .../vec_sat_u_trunc-2-u8.c} | 4 +- .../vec_sat_u_trunc-3-u16.c} | 4 +- .../vec_sat_u_trunc-3-u32.c} | 4 +- .../vec_sat_u_trunc-3-u64.c} | 4 +- .../vec_sat_u_trunc-3-u8.c} | 4 +- .../vec_sat_u_trunc-4-u16.c} | 4 +- .../vec_sat_u_trunc-4-u32.c} | 4 +- .../vec_sat_u_trunc-4-u64.c} | 4 +- .../vec_sat_u_trunc-4-u8.c} | 4 +- .../vec_sat_u_trunc-5-u16.c} | 4 +- .../vec_sat_u_trunc-5-u32.c} | 4 +- .../vec_sat_u_trunc-5-u64.c} | 4 +- .../vec_sat_u_trunc-5-u8.c} | 4 +- .../vec_sat_u_trunc-6-u16.c} | 4 +- .../vec_sat_u_trunc-6-u32.c} | 4 +- .../vec_sat_u_trunc-6-u64.c} | 4 +- .../vec_sat_u_trunc-6-u8.c} | 4 +- .../vec_sat_u_trunc-run-1-u16.c} | 2 +- .../vec_sat_u_trunc-run-1-u32.c} | 2 +- .../vec_sat_u_trunc-run-1-u64.c} | 2 +- .../vec_sat_u_trunc-run-1-u8.c} | 2 +- .../vec_sat_u_trunc-run-2-u16.c} | 2 +- .../vec_sat_u_trunc-run-2-u32.c} | 2 +- .../vec_sat_u_trunc-run-2-u64.c} | 2 +- .../vec_sat_u_trunc-run-2-u8.c} | 2 +- .../vec_sat_u_trunc-run-3-u16.c} | 2 +- .../vec_sat_u_trunc-run-3-u32.c} | 2 +- .../vec_sat_u_trunc-run-3-u64.c} | 2 +- .../vec_sat_u_trunc-run-3-u8.c} | 2 +- .../vec_sat_u_trunc-run-4-u16.c} | 2 +- .../vec_sat_u_trunc-run-4-u32.c} | 2 +- .../vec_sat_u_trunc-run-4-u64.c} | 2 +- .../vec_sat_u_trunc-run-4-u8.c} | 2 +- .../vec_sat_u_trunc-run-5-u16.c} | 2 +- .../vec_sat_u_trunc-run-5-u32.c} | 2 +- .../vec_sat_u_trunc-run-5-u64.c} | 2 +- .../vec_sat_u_trunc-run-5-u8.c} | 2 +- .../vec_sat_u_trunc-run-6-u16.c} | 2 +- .../vec_sat_u_trunc-run-6-u32.c} | 2 +- .../vec_sat_u_trunc-run-6-u64.c} | 2 +- .../vec_sat_u_trunc-run-6-u8.c} | 2 +- .../autovec/{unop => sat}/vec_sat_unary_vv_run.h | 0 .../rvv/autovec/strided/strided_ld_st-1-f16.c | 8 +- .../rvv/autovec/strided/strided_ld_st-1-f32.c | 8 +- .../rvv/autovec/strided/strided_ld_st-1-f64.c | 8 +- .../rvv/autovec/strided/strided_ld_st-1-i16.c | 8 +- .../rvv/autovec/strided/strided_ld_st-1-i32.c | 8 +- .../rvv/autovec/strided/strided_ld_st-1-i64.c | 8 +- .../riscv/rvv/autovec/strided/strided_ld_st-1-i8.c | 8 +- .../rvv/autovec/strided/strided_ld_st-1-u16.c | 8 +- .../rvv/autovec/strided/strided_ld_st-1-u32.c | 8 +- .../rvv/autovec/strided/strided_ld_st-1-u64.c | 8 +- .../riscv/rvv/autovec/strided/strided_ld_st-1-u8.c | 8 +- .../riscv/rvv/autovec/unop/vec_sat_data.h | 685 ------------ .../rvv/autovec/unop/vec_sat_s_trunc-1-i16-to-i8.c | 9 - .../rvv/autovec/unop/vec_sat_s_trunc-1-i32-to-i8.c | 9 - .../rvv/autovec/unop/vec_sat_s_trunc-1-i64-to-i8.c | 9 - .../rvv/autovec/unop/vec_sat_s_trunc-2-i16-to-i8.c | 9 - .../autovec/unop/vec_sat_s_trunc-2-i32-to-i16.c | 9 - .../rvv/autovec/unop/vec_sat_s_trunc-2-i32-to-i8.c | 9 - .../autovec/unop/vec_sat_s_trunc-2-i64-to-i16.c | 9 - .../autovec/unop/vec_sat_s_trunc-2-i64-to-i32.c | 9 - .../rvv/autovec/unop/vec_sat_s_trunc-2-i64-to-i8.c | 9 - .../rvv/autovec/unop/vec_sat_s_trunc-3-i16-to-i8.c | 9 - .../autovec/unop/vec_sat_s_trunc-3-i32-to-i16.c | 9 - .../rvv/autovec/unop/vec_sat_s_trunc-3-i32-to-i8.c | 9 - .../autovec/unop/vec_sat_s_trunc-3-i64-to-i16.c | 9 - .../autovec/unop/vec_sat_s_trunc-3-i64-to-i32.c | 9 - .../rvv/autovec/unop/vec_sat_s_trunc-3-i64-to-i8.c | 9 - .../rvv/autovec/unop/vec_sat_s_trunc-4-i16-to-i8.c | 9 - .../autovec/unop/vec_sat_s_trunc-4-i32-to-i16.c | 9 - .../rvv/autovec/unop/vec_sat_s_trunc-4-i32-to-i8.c | 9 - .../autovec/unop/vec_sat_s_trunc-4-i64-to-i16.c | 9 - .../autovec/unop/vec_sat_s_trunc-4-i64-to-i32.c | 9 - .../rvv/autovec/unop/vec_sat_s_trunc-4-i64-to-i8.c | 9 - .../rvv/autovec/unop/vec_sat_s_trunc-5-i16-to-i8.c | 9 - .../autovec/unop/vec_sat_s_trunc-5-i32-to-i16.c | 9 - .../rvv/autovec/unop/vec_sat_s_trunc-5-i32-to-i8.c | 9 - .../autovec/unop/vec_sat_s_trunc-5-i64-to-i16.c | 9 - .../autovec/unop/vec_sat_s_trunc-5-i64-to-i32.c | 9 - .../rvv/autovec/unop/vec_sat_s_trunc-5-i64-to-i8.c | 9 - .../rvv/autovec/unop/vec_sat_s_trunc-6-i16-to-i8.c | 9 - .../autovec/unop/vec_sat_s_trunc-6-i32-to-i16.c | 9 - .../rvv/autovec/unop/vec_sat_s_trunc-6-i32-to-i8.c | 9 - .../autovec/unop/vec_sat_s_trunc-6-i64-to-i16.c | 9 - .../autovec/unop/vec_sat_s_trunc-6-i64-to-i32.c | 9 - .../rvv/autovec/unop/vec_sat_s_trunc-6-i64-to-i8.c | 9 - .../rvv/autovec/unop/vec_sat_s_trunc-7-i16-to-i8.c | 9 - .../autovec/unop/vec_sat_s_trunc-7-i32-to-i16.c | 9 - .../rvv/autovec/unop/vec_sat_s_trunc-7-i32-to-i8.c | 9 - .../autovec/unop/vec_sat_s_trunc-7-i64-to-i16.c | 9 - .../autovec/unop/vec_sat_s_trunc-7-i64-to-i32.c | 9 - .../rvv/autovec/unop/vec_sat_s_trunc-7-i64-to-i8.c | 9 - .../rvv/autovec/unop/vec_sat_s_trunc-8-i16-to-i8.c | 9 - .../autovec/unop/vec_sat_s_trunc-8-i32-to-i16.c | 9 - .../rvv/autovec/unop/vec_sat_s_trunc-8-i32-to-i8.c | 9 - .../autovec/unop/vec_sat_s_trunc-8-i64-to-i16.c | 9 - .../autovec/unop/vec_sat_s_trunc-8-i64-to-i32.c | 9 - .../rvv/autovec/unop/vec_sat_s_trunc-8-i64-to-i8.c | 9 - .../gcc.target/riscv/rvv/autovec/vec_sat_arith.h | 886 ---------------- 355 files changed, 1901 insertions(+), 3660 deletions(-) delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vec_sat_binary [...] delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vec_sat_binary [...] delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vec_sat_binary [...] delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vec_sat_data.h delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vec_sat_s_sub-1-i16.c delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vec_sat_s_sub-1-i32.c delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vec_sat_s_sub-1-i64.c delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vec_sat_s_sub-1-i8.c delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vec_sat_s_sub-2-i16.c delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vec_sat_s_sub-2-i32.c delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vec_sat_s_sub-2-i64.c delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vec_sat_s_sub-2-i8.c delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vec_sat_s_sub-3-i16.c delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vec_sat_s_sub-3-i32.c delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vec_sat_s_sub-3-i64.c delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vec_sat_s_sub-3-i8.c delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vec_sat_s_sub-4-i16.c delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vec_sat_s_sub-4-i32.c delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vec_sat_s_sub-4-i64.c delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vec_sat_s_sub-4-i8.c delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vec_sat_u_sub-4.c delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vec_sat_u_sub-8.c delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vec_sat_u_sub_zip.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_sub-1-i16.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_sub-1-i32.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_sub-1-i64.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_sub-1-i8.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_sub-2-i16.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_sub-2-i32.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_sub-2-i64.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_sub-2-i8.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_sub-3-i16.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_sub-3-i32.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_sub-3-i64.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_sub-3-i8.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_sub-4-i16.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_sub-4-i32.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_sub-4-i64.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_sub-4-i8.c rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop => sat}/vec_sat_s_sub-run [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop => sat}/vec_sat_s_sub-run [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop => sat}/vec_sat_s_sub-run [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop => sat}/vec_sat_s_sub-run [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop => sat}/vec_sat_s_sub-run [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop => sat}/vec_sat_s_sub-run [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop => sat}/vec_sat_s_sub-run [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop => sat}/vec_sat_s_sub-run [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop => sat}/vec_sat_s_sub-run [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop => sat}/vec_sat_s_sub-run [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop => sat}/vec_sat_s_sub-run [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop => sat}/vec_sat_s_sub-run [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop => sat}/vec_sat_s_sub-run [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop => sat}/vec_sat_s_sub-run [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop => sat}/vec_sat_s_sub-run [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop => sat}/vec_sat_s_sub-run [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-1- [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-1- [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-1- [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_s_trunc- [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_s_trunc-ru [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-2.c => sat/ [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-3.c => sat/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_u_sub-1-u64.c rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-1.c => sat/ [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-38.c => sat [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-39.c => sat [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-40.c => sat [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-37.c => sat [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-6.c => sat/ [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-7.c => sat/ [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_u_sub-2-u64.c rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-5.c => sat/ [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-10.c => sat [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-11.c => sat [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-12.c => sat [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-9.c => sat/ [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-14.c => sat [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-15.c => sat [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-16.c => sat [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-13.c => sat [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-18.c => sat [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-19.c => sat [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-20.c => sat [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-17.c => sat [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-22.c => sat [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-23.c => sat [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-24.c => sat [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-21.c => sat [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-26.c => sat [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-27.c => sat [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-28.c => sat [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-25.c => sat [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-30.c => sat [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-31.c => sat [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-32.c => sat [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-29.c => sat [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-34.c => sat [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-35.c => sat [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-36.c => sat [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-33.c => sat [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-2.c => [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-3.c => [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-4.c => [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-1.c => [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-38.c => [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-39.c => [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-40.c => [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-37.c => [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-6.c => [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-7.c => [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-8.c => [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-5.c => [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-10.c => [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-11.c => [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-12.c => [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-9.c => [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-14.c => [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-15.c => [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-16.c => [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-13.c => [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-18.c => [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-19.c => [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-20.c => [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-17.c => [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-22.c => [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-23.c => [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-24.c => [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-21.c => [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-26.c => [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-27.c => [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-28.c => [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-25.c => [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-30.c => [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-31.c => [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-32.c => [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-29.c => [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-34.c => [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-35.c => [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-36.c => [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub-run-33.c => [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub_imm-2.c => [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub_imm-3.c => [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub_imm-4.c => [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub_imm-1.c => [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub_imm-run-2.c [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub_imm-run-3.c [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub_imm-run-4.c [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub_imm-run-1.c [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub_trunc-2.c = [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub_trunc-3.c = [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub_trunc-1.c = [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub_trunc-run-2 [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub_trunc-run-3 [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop/vec_sat_u_sub_trunc-run-1 [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{binop => sat}/vec_sat_u_sub_zip [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/sat/vec_sat_u_sub_zip.c rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-2.c => sat [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-3.c => sat [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-4.c => sat [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-1.c => sat [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-6.c => sat [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-7.c => sat [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-8.c => sat [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-5.c => sat [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-10.c => sa [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-11.c => sa [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-12.c => sa [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-9.c => sat [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-14.c => sa [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-15.c => sa [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-16.c => sa [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-13.c => sa [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-18.c => sa [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-19.c => sa [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-20.c => sa [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-17.c => sa [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-22.c => sa [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-23.c => sa [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-24.c => sa [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-21.c => sa [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-run-2.c => [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-run-21.c = [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-run-22.c = [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-run-1.c => [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-run-6.c => [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-run-7.c => [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-run-8.c => [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-run-23.c = [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-run-10.c = [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-run-11.c = [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-run-12.c = [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-run-9.c => [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-run-14.c = [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-run-15.c = [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-run-16.c = [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-run-13.c = [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-run-18.c = [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-run-19.c = [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-run-20.c = [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-run-17.c = [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-run-4.c => [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-run-5.c => [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-run-24.c = [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop/vec_sat_u_trunc-run-3.c => [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/{unop => sat}/vec_sat_unary_vv_r [...] delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_data.h delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...] delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...] delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...] delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...] delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...] delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...] delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...] delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...] delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...] delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...] delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...] delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...] delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...] delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...] delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...] delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...] delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...] delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...] delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...] delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...] delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...] delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...] delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...] delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...] delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...] delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...] delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...] delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...] delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...] delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...] delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...] delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...] delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...] delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...] delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...] delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...] delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...] delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...] delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...] delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...] delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...] delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...] delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...] delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...] delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/vec_sat_s_trunc [...] delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vec_sat_arith.h -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 months, 2 weeks

[linux] branch master updated (42d9e8b7ccdd -> 9f16d5e6f220)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository linux. from 42d9e8b7ccdd Merge tag 'powerpc-6.13-1' of git://git.kernel.org/pub/scm [...] new 037bc38b298c KVM: Drop KVM_ERR_PTR_BAD_PAGE and instead return NULL to [...] new 85e88b2bbaac KVM: Allow calling kvm_release_page_{clean,dirty}() on a N [...] new 3af91068b7e1 KVM: Add kvm_release_page_unused() API to put pages that K [...] new 2867eb782cf7 KVM: x86/mmu: Skip the "try unsync" path iff the old SPTE [...] new 6385d01eec16 KVM: x86/mmu: Don't overwrite shadow-present MMU SPTEs whe [...] new 63c5754472e6 KVM: x86/mmu: Invert @can_unsync and renamed to @synchronizing new 4e44ab0a7778 KVM: x86/mmu: Mark new SPTE as Accessed when synchronizing [...] new aa85986e7150 KVM: x86/mmu: Mark folio dirty when creating SPTE, not whe [...] new 5f6a3badbb74 KVM: x86/mmu: Mark page/folio accessed only when zapping l [...] new 661fa987e4b5 KVM: x86/mmu: Use gfn_to_page_many_atomic() when prefetchi [...] new 6419bc52072b KVM: Rename gfn_to_page_many_atomic() to kvm_prefetch_pages() new e2d2ca71ac03 KVM: Drop @atomic param from gfn=>pfn and hva=>pfn APIs new eec1e5db464e KVM: Annotate that all paths in hva_to_pfn() might sleep new d1331a44694a KVM: Return ERR_SIGPENDING from hva_to_pfn() if GUP return [...] new b176f4b41775 KVM: Drop extra GUP (via check_user_page_hwpoison()) to de [...] new 6769d1bcd350 KVM: Replace "async" pointer in gfn=>pfn with "no_wait" an [...] new 084ecf95a086 KVM: x86/mmu: Drop kvm_page_fault.hva, i.e. don't track in [...] new cccefb0a0d3b KVM: Drop unused "hva" pointer from __gfn_to_pfn_memslot() new c0461f20630b KVM: Introduce kvm_follow_pfn() to eventually replace "gfn [...] new 0b139b877b14 KVM: Remove pointless sanity check on @map param to kvm_vc [...] new 5488499f9c64 KVM: Explicitly initialize all fields at the start of kvm_ [...] new ef7db98e477f KVM: Use NULL for struct page pointer to indicate mremappe [...] new efaaabc6c6d3 KVM: nVMX: Rely on kvm_vcpu_unmap() to track validity of e [...] new 2e34f942a5f2 KVM: nVMX: Drop pointless msr_bitmap_map field from struct [...] new a629ef9518f5 KVM: nVMX: Add helper to put (unmap) vmcs12 pages new 12fac8995099 KVM: Use plain "struct page" pointer instead of single-ent [...] new 3dd48ecfac7f KVM: Provide refcounted page as output field in struct kvm [...] new 775e3ff7bf49 KVM: Move kvm_{set,release}_page_{clean,dirty}() helpers u [...] new 3154ddcb6a90 KVM: pfncache: Precisely track refcounted pages new 2ff072ba7ad2 KVM: Migrate kvm_vcpu_map() to kvm_follow_pfn() new 2bcb52a3602b KVM: Pin (as in FOLL_PIN) pages during kvm_vcpu_map() new 7afe79f5734a KVM: nVMX: Mark vmcs12's APIC access page dirty when unmapping new 365e31920844 KVM: Pass in write/dirty to kvm_vcpu_map(), not kvm_vcpu_unmap() new 2e5fdf60a9a6 KVM: Get writable mapping for __kvm_vcpu_map() only when n [...] new 68e51d0a437b KVM: Disallow direct access (w/o mmu_notifier) to unpinned [...] new fcd366b95e6e KVM: x86: Don't fault-in APIC access page during initial a [...] new 447c375c9104 KVM: x86/mmu: Add "mmu" prefix fault-in helpers to free up [...] new 64d5cd99f78e KVM: x86/mmu: Put direct prefetched pages via kvm_release_ [...] new fa8fe58d1e4d KVM: x86/mmu: Add common helper to handle prefetching SPTEs new 710385395295 KVM: x86/mmu: Add helper to "finish" handling a guest page fault new 0cad68cab113 KVM: x86/mmu: Mark pages/folios dirty at the origin of mak [...] new 21dd877060d4 KVM: Move declarations of memslot accessors up in kvm_host.h new 1c7b627e9306 KVM: Add kvm_faultin_pfn() to specifically service guest p [...] new 54ba8c98a258 KVM: x86/mmu: Convert page fault paths to kvm_faultin_pfn() new 4af18dc6a920 KVM: guest_memfd: Pass index, not gfn, to __kvm_gmem_get_pfn() new 1fbee5b01a0f KVM: guest_memfd: Provide "struct page" as output from kvm [...] new 8dd861cc07e2 KVM: x86/mmu: Put refcounted pages instead of blindly rele [...] new 8eaa98004b23 KVM: x86/mmu: Don't mark unused faultin pages as accessed new dc06193532af KVM: Move x86's API to release a faultin page to common KVM new cb444acb6979 KVM: VMX: Hold mmu_lock until page is released when updati [...] new 93091f0fc7b7 KVM: VMX: Use __kvm_faultin_page() to get APIC access page/pfn new c9be85dabb37 KVM: PPC: e500: Mark "struct page" dirty in kvmppc_e500_sh [...] new 84cf78dcd9d6 KVM: PPC: e500: Mark "struct page" pfn accessed before dro [...] new 419cfb983ca9 KVM: PPC: e500: Use __kvm_faultin_pfn() to handle page faults new 28991c91d577 KVM: arm64: Mark "struct page" pfns accessed/dirty before [...] new 85c7869e30b7 KVM: arm64: Use __kvm_faultin_pfn() to handle memory aborts new 9b3639bb02fb KVM: RISC-V: Mark "struct page" pfns dirty iff a stage-2 P [...] new 9c902aee6869 KVM: RISC-V: Mark "struct page" pfns accessed before dropp [...] new 334511d468e5 KVM: RISC-V: Use kvm_faultin_pfn() when mapping pfns into [...] new 0865ba14b4ee KVM: PPC: Use __kvm_faultin_pfn() to handle page faults on [...] new 431d2f7dcbde KVM: PPC: Use __kvm_faultin_pfn() to handle page faults on [...] new dac09f61e732 KVM: PPC: Drop unused @kvm_ro param from kvmppc_book3s_ins [...] new 2b26d6b7a8ba KVM: PPC: Book3S: Mark "struct page" pfns dirty/accessed a [...] new 8b135c77994d KVM: PPC: Use kvm_faultin_pfn() to handle page faults on B [...] new 0fe133a33e4c KVM: LoongArch: Mark "struct page" pfns dirty only in "slo [...] new 4a2bc01b7a96 KVM: LoongArch: Mark "struct page" pfns accessed only in " [...] new 35b80f7b494d KVM: LoongArch: Mark "struct page" pfn accessed before dro [...] new 14d02b7ff912 KVM: LoongArch: Use kvm_faultin_pfn() to map pfns into the guest new d8f4cda748ea KVM: MIPS: Mark "struct page" pfns dirty only in "slow" pa [...] new 4d75f14fc869 KVM: MIPS: Mark "struct page" pfns accessed only in "slow" [...] new 13d66fddaaa4 KVM: MIPS: Mark "struct page" pfns accessed prior to dropp [...] new 7e8f1aa59d0b KVM: MIPS: Use kvm_faultin_pfn() to map pfns into the guest new 17b7dbaf183e KVM: PPC: Remove extra get_page() to fix page refcount leak new ee0fa693546d KVM: PPC: Use kvm_vcpu_map() to map guest memory to patch [...] new ce6bf7034689 KVM: Convert gfn_to_page() to use kvm_follow_pfn() new f42e289a2095 KVM: Add support for read-only usage of gfn_to_page() new 570d666c11af KVM: arm64: Use __gfn_to_page() when copying MTE tags to/f [...] new 040537ce87e9 KVM: PPC: Explicitly require struct page memory for Ultrav [...] new 06cdaff80e50 KVM: Drop gfn_to_pfn() APIs now that all users are gone new d0ef8d9fbebe KVM: s390: Use kvm_release_page_dirty() to unpin "struct p [...] new 31fccdd21263 KVM: Make kvm_follow_pfn.refcounted_page a required field new 66bc627e7fee KVM: x86/mmu: Don't mark "struct page" accessed when zappi [...] new 2362506f7cff KVM: arm64: Don't mark "struct page" accessed when making [...] new 93b7da404f5b KVM: Drop APIs that manipulate "struct page" via pfns new 8b15c3764c05 KVM: Don't grab reference on VM_MIXEDMAP pfns that have a [...] new 5cb1659f4120 Merge branch 'kvm-no-struct-page' into HEAD new 5bb5ccb3e8d8 riscv: perf: add guest vs host distinction new eded6754f398 riscv: KVM: add basic support for host vs guest profiling new e403a90ad656 RISC-V: KVM: Order the object files alphabetically new b6114a7e2433 RISC-V: KVM: Save/restore HSTATUS in C source new b922307a5fec RISC-V: KVM: Save/restore SCOUNTEREN in C source new 8f57adac3916 RISC-V: KVM: Break down the __kvm_riscv_switch_to() into macros new 5d8f7ee9286e RISC-V: KVM: Replace aia_set_hvictl() with aia_hvictl_value() new 15ff2ff3c3b9 RISC-V: KVM: Don't setup SGEI for zero guest external interrupts new 5daf89e73d77 RISC-V: Add defines for the SBI nested acceleration extension new d466c19cead5 RISC-V: KVM: Add common nested acceleration support new e28e6b69767b RISC-V: KVM: Use nacl_csr_xyz() for accessing H-extension CSRs new dab55604aec5 RISC-V: KVM: Use nacl_csr_xyz() for accessing AIA CSRs new 68c72a6557b0 RISC-V: KVM: Use SBI sync SRET call when available new 3e7d154ad89b RISC-V: KVM: Save trap CSRs in kvm_riscv_vcpu_enter_exit() new 5bdecd891e50 RISC-V: KVM: Use NACL HFENCEs for KVM request based HFENCEs new 60821fb4dd73 RISC-V: KVM: Fix APLIC in_clrip and clripnum write emulation new 332fa4a802b1 riscv: kvm: Fix out-of-bounds array access new e3e0f9b7ae28 Merge tag 'kvm-riscv-6.13-1' of https://github.com/kvm-ris [...] new 2688d6814193 KVM: s390: selftests: Add regression tests for SORTL and D [...] new ff4cafc585e7 KVM: s390: selftests: Add regression tests for PRNO, KDSA [...] new 7f269dd22d51 KVM: s390: selftests: Add regression tests for KMCTR, KMF, [...] new d1dbab52ebc2 KVM: s390: selftests: Add regression tests for KMAC, KMC, [...] new 75ec613efa25 KVM: s390: selftests: Add regression tests for PLO subfunctions new ae16b0ab3bae KVM: s390: selftests: Add uc_map_unmap VM test case new 0185fbc6a2d3 KVM: s390: selftests: Add uc_skey VM test case new 89be25445799 KVM: s390: selftests: Verify reject memory region operatio [...] new 59f82bf467c8 KVM: s390: selftests: Fix whitespace confusion in ucontrol test new b6380944401f KVM: s390: selftests: correct IP.b length in uc_handle_sie [...] new 66ff6bf59b01 KVM: s390: add concurrent-function facility to cpu model new 2c2cc8273829 KVM: s390: add msa11 to cpu model new 85a9e680d427 KVM: s390: add gen17 facilities to CPU model new 7a1f3143377a KVM: s390: selftests: Add regression tests for PFCR subfunctions new 185e02d61e99 Merge tag 'kvm-s390-next-6.13-1' of https://git.kernel.org [...] new 7e513617da71 KVM: Rework core loop of kvm_vcpu_on_spin() to use a singl [...] new 6cf9ef23d942 KVM: Return '0' directly when there's no task to yield to new 3e7f43188ee2 KVM: Protect vCPU's "last run PID" with rwlock, not RCU new b39d1578d504 Merge tag 'kvm-x86-generic-6.13' of https://github.com/kvm [...] new 081976992f43 KVM: x86/mmu: Flush remote TLBs iff MMU-writable flag is c [...] new cc7ed3358e41 KVM: x86/mmu: Always set SPTE's dirty bit if it's created [...] new 0387d79e24d6 KVM: x86/mmu: Fold all of make_spte()'s writable handling [...] new b7ed46b201a4 KVM: x86/mmu: Don't force flush if SPTE update clears Acce [...] new 856cf4a60cff KVM: x86/mmu: Don't flush TLBs when clearing Dirty bit in [...] new 010344122dca KVM: x86/mmu: Drop ignored return value from kvm_tdp_mmu_c [...] new 67c93802928b KVM: x86/mmu: Fold mmu_spte_update_no_track() into mmu_spt [...] new 1a175082b190 KVM: x86/mmu: WARN and flush if resolving a TDP MMU fault [...] new a5da5dde4ba4 KVM: x86/mmu: Add a dedicated flag to track if A/D bits ar [...] new 3835819fb1b3 KVM: x86/mmu: Set shadow_accessed_mask for EPT even if A/D [...] new 53510b912518 KVM: x86/mmu: Set shadow_dirty_mask for EPT even if A/D bi [...] new 7971801b5618 KVM: x86/mmu: Use Accessed bit even when _hardware_ A/D bi [...] new 526e609f0567 KVM: x86/mmu: Process only valid TDP MMU roots when aging [...] new 51192ebdd145 KVM: x86/mmu: Stop processing TDP MMU roots for test_age i [...] new c9b625625ba3 KVM: x86/mmu: Dedup logic for detecting TLB flushes on lea [...] new 85649117511d KVM: x86/mmu: Set Dirty bit for new SPTEs, even if _hardwa [...] new 2ebbe0308c29 KVM: Allow arch code to elide TLB flushes when aging a young page new b9883ee40d7e KVM: x86: Don't emit TLB flushes when aging SPTEs for mmu_ [...] new 8ccd51cb5911 KVM: x86/mmu: Drop @max_level from kvm_mmu_max_mapping_level() new 35ef80eb29ab KVM: x86/mmu: Batch TLB flushes when zapping collapsible T [...] new e287e4316713 KVM: x86/mmu: Check yielded_gfn for forward progress iff r [...] new 38b0ac47169b KVM: x86/mmu: Demote the WARN on yielded in xxx_cond_resch [...] new dd2e7dbc4ae2 KVM: x86/mmu: Refactor TDP MMU iter need resched check new 13e2e4f62a4b KVM: x86/mmu: Recover TDP MMU huge page mappings in-place [...] new 430e264b7653 KVM: x86/mmu: Rename make_huge_page_split_spte() to make_s [...] new 06c4cd957b5c KVM: x86/mmu: WARN if huge page recovery triggered during [...] new fe140e611d34 KVM: x86/mmu: Remove KVM's MMU shrinker new 4cf20d42543c KVM: x86/mmu: Drop per-VM zapped_obsolete_pages list new c59de1413391 Merge tag 'kvm-x86-mmu-6.13' of https://github.com/kvm-x86 [...] new 600aa88014e9 KVM: selftests: Remove unused macro in the hardware disable test new f8912210eb21 KVM: selftests: Use ARRAY_SIZE for array length new f2c5aa31670d KVM: selftests: Precisely mask off dynamic fields in CPUID test new 164cea33bfed KVM: selftests: Mask off OSPKE and OSXSAVE when comparing [...] new 2b9a126a2986 KVM: selftests: Rework OSXSAVE CR4=>CPUID test to play nic [...] new 8b14c4d85d03 KVM: selftests: Configure XCR0 to max supported value by default new 8ae01bf64caa KVM: selftests: Verify XCR0 can be "downgraded" and "upgraded" new 3678c7f6114f KVM: selftests: Drop manual CR4.OSXSAVE enabling from CR4/ [...] new d87331890a38 KVM: selftests: Drop manual XCR0 configuration from AMX test new 28439090ece6 KVM: selftests: Drop manual XCR0 configuration from state test new 3c4c128d02ed KVM: selftests: Drop manual XCR0 configuration from SEV sm [...] new 89f8869835e4 KVM: selftests: Ensure KVM supports AVX for SEV-ES VMSA FPU test new edd1e5987872 Merge tag 'kvm-x86-selftests-6.13' of https://github.com/k [...] new bc17fccb37c8 KVM: VMX: Remove the unused variable "gpa" in __invept() new ef6fdc0e4c55 Merge tag 'kvm-x86-vmx-6.13' of https://github.com/kvm-x86 [...] new ef86fe036d0a KVM: x86: Fix a comment inside kvm_vcpu_update_apicv() new 6e44d2427b70 KVM: x86: Fix a comment inside __kvm_set_or_clear_apicv_inhibit() new 3ffe874ea3eb KVM: x86: Ensure vcpu->mode is loaded from memory in kvm_v [...] new 71dd5d5300d2 KVM: x86: Advertise AMD_IBPB_RET to userspace new de572491a975 KVM: x86: AMD's IBPB is not equivalent to Intel's IBPB new f0e7012c4b93 KVM: x86: Bypass register cache when querying CPL from kvm [...] new 1c932fc7620d KVM: x86: Add lockdep-guarded asserts on register cache usage new eecf3985459a KVM: x86: Use '0' for guest RIP if PMI encounters protecte [...] new e52ad1ddd0a3 KVM: x86: drop x86.h include from cpuid.h new 16ccadefa295 KVM: x86: Route non-canonical checks in emulator through e [...] new c534b37b7584 KVM: x86: Add X86EMUL_F_MSR and X86EMUL_F_DT_LOAD to aid c [...] new 9245fd6b8531 KVM: x86: model canonical checks more precisely new 90a877216e6b KVM: nVMX: fix canonical check of vmcs12 HOST_RIP new 0e3b70aa137c KVM: x86: Document an erratum in KVM_SET_VCPU_EVENTS on In [...] new 2142ac663a6a KVM: x86: Co-locate initialization of feature MSRs in kvm_ [...] new bc2ca3680b30 KVM: x86: Disallow changing MSR_PLATFORM_INFO after vCPU has run new dcb988cdac85 KVM: x86: Quirk initialization of feature MSRs to KVM's ma [...] new d75cac366f44 KVM: x86: Reject userspace attempts to access PERF_CAPABIL [...] new a1039111192b KVM: VMX: Remove restriction that PMU version > 0 for PERF [...] new a5d563890b8f KVM: x86: Reject userspace attempts to access ARCH_CAPABIL [...] new 1ded7a57b805 KVM: x86: Remove ordering check b/w MSR_PLATFORM_INFO and [...] new b799e3e7da2c KVM: selftests: Verify get/set PERF_CAPABILITIES w/o guest [...] new 0581dfbad954 KVM: selftests: Add a testcase for disabling feature MSRs [...] new d7d770bed98f KVM: x86: Short-circuit all kvm_lapic_set_base() if MSR va [...] new 8166d2557912 KVM: x86: Drop superfluous kvm_lapic_set_base() call when [...] new d91060e342a6 KVM: x86: Get vcpu->arch.apic_base directly and drop kvm_g [...] new adfec1f4591c KVM: x86: Inline kvm_get_apic_mode() in lapic.h new c9c9acfcd573 KVM: x86: Move kvm_set_apic_base() implementation to lapic [...] new 7d1cb7cee94f KVM: x86: Rename APIC base setters to better capture their [...] new ff6ce56e1d88 KVM: x86: Make kvm_recalculate_apic_map() local to lapic.c new c9155eb012b9 KVM: x86: Unpack msr_data structure prior to calling kvm_a [...] new a75b7bb46a83 KVM: x86: Short-circuit all of kvm_apic_set_base() if MSR [...] new bb4409a9e78a Merge tag 'kvm-x86-misc-6.13' of https://github.com/kvm-x8 [...] new e16e018e8283 KVM: powerpc: remove remaining traces of KVM_CAP_PPC_RMA new aae7527ea91a Documentation: kvm: fix a few mistakes new badd5372eccc Documentation: kvm: replace section numbers with links new 5b47f5a72574 Documentation: kvm: reorganize introduction new 2e9a2c624e52 Merge branch 'kvm-docs-6.13' into HEAD new 35ff7bfb04af Documentation: KVM: fix malformed table new a0423af92cb3 x86: KVM: Advertise CPUIDs for new instructions in Clearwa [...] new b467ab82a9fd KVM: x86: expose MSR_PLATFORM_INFO as a feature MSR new d41571c7097a arm64: Drop SKL0/SKL1 from TCR2_EL2 new 5792349d0cce arm64: Remove VNCR definition for PIRE0_EL2 new 4ecda4c67961 arm64: Add encoding for PIRE0_EL2 new a5c870d0939b KVM: arm64: Drop useless struct s2_mmu in __kvm_at_s1e2() new dfeb91686992 KVM: arm64: nv: Add missing EL2->EL1 mappings in get_el2_t [...] new 164b5e20cdf6 KVM: arm64: nv: Handle CNTHCTL_EL2 specially new b9527b38c667 KVM: arm64: nv: Save/Restore vEL2 sysregs new 14ca930d828b KVM: arm64: Correctly access TCR2_EL1, PIR_EL1, PIRE0_EL1 [...] new a0162020095e KVM: arm64: Extend masking facility to arbitrary registers new 9ae424d2a1ae arm64: Define ID_AA64MMFR1_EL1.HAFDBS advertising FEAT_HAFT new 69c19e047dfe KVM: arm64: Add TCR2_EL2 to the sysreg arrays new ad4f6ef0fa19 KVM: arm64: Sanitise TCR2_EL2 new 5055938452ed KVM: arm64: Add save/restore for TCR2_EL2 new 5f8d5a15ef5a KVM: arm64: Add PIR{,E0}_EL2 to the sysreg arrays new b3ad940a0887 KVM: arm64: Add save/restore for PIR{,E0}_EL2 new 874ae1d48e60 KVM: arm64: Handle PIR{,E0}_EL2 traps new 23e7a34c8397 KVM: arm64: Add AT fast-path support for S1PIE new 4967b87a9ff7 KVM: arm64: Split S1 permission evaluation into direct and [...] new 5e21b2978722 KVM: arm64: Disable hierarchical permissions when S1PIE is [...] new 364c081029a6 KVM: arm64: Implement AT S1PIE support new ee3a9a0643c5 KVM: arm64: Add a composite EL2 visibility helper new 997eeecafeba KVM: arm64: Define helper for EL2 registers with custom vi [...] new 0fcb4eea5345 KVM: arm64: Hide TCR2_EL1 from userspace when disabled for guests new a68cddbe47ef KVM: arm64: Hide S1PIE registers from userspace when disab [...] new b4824120303f KVM: arm64: Rely on visibility to let PIR*_ELx/TCR2_ELx UNDEF new b9ed7e5dfbe9 arm64: Add encoding for POR_EL2 new b17d8aa20126 KVM: arm64: Drop bogus CPTR_EL2.E0POE trap routing new f7575530df43 KVM: arm64: Subject S1PIE/S1POE registers to HCR_EL2.{TVM,TRVM} new 26e89dccdf63 KVM: arm64: Add kvm_has_s1poe() helper new 5970e9903f03 KVM: arm64: Add basic support for POR_EL2 new de5c2827fb44 KVM: arm64: Add save/restore support for POR_EL2 new 846c993df982 KVM: arm64: Add POE save/restore for AT emulation fast-path new 8a9b304d7e22 KVM: arm64: Disable hierarchical permissions when POE is enabled new 7cd5c2796cb0 KVM: arm64: Make PAN conditions part of the S1 walk context new e39ce7033c70 KVM: arm64: Handle stage-1 permission overlays new 1c6801d565ec KVM: arm64: Handle WXN attribute new 2865463442f8 Merge branch kvm-arm64/nv-s1pie-s1poe into kvmarm/next new 2f2d46959808 firmware/psci: Add definitions for PSCI v1.3 specification new 97413cea1c48 KVM: arm64: Add PSCI v1.3 SYSTEM_OFF2 function for hibernation new 8be82d536a9f KVM: arm64: Add support for PSCI v1.2 and v1.3 new 72be5aa6be4a KVM: selftests: Add test for PSCI SYSTEM_OFF2 new 94f985c39a1e KVM: arm64: nvhe: Pass through PSCI v1.3 SYSTEM_OFF2 call new 3e251afaec9a arm64: Use SYSTEM_OFF2 PSCI call to power off for hibernate new 7ccd615bc6eb Merge branch kvm-arm64/psci-1.3 into kvmarm/next new 83732ce6a056 arm64/sysreg: Convert existing MPAM sysregs and add the re [...] new 23b33d1e168c arm64: head.S: Initialise MPAM EL2 registers and disable traps new 09e6b306f3ba arm64: cpufeature: discover CPU support for MPAM new 31ff96c38ea3 KVM: arm64: Fix missing traps of guest accesses to the MPA [...] new 7da540e29dea KVM: arm64: Add a macro for creating filtered sys_reg_desc [...] new 6685f5d572c2 KVM: arm64: Disable MPAM visibility by default and ignore [...] new 75cd027cbcb1 KVM: arm64: selftests: Test ID_AA64PFR0.MPAM isn't complet [...] new e9b57d7f9740 KVM: arm64: Make L1Ip feature in CTR_EL0 writable from userspace new 24bb18113648 Merge branch kvm-arm64/mpam-ni into kvmarm/next new ad361ed4771d KVM: arm64: Just advertise SEIS as 0 when emulating ICC_CTLR_EL1 new 8aaf3f7dce74 KVM: arm64: Don't map 'kvm_vgic_global_state' at EL2 with pKVM new 0546d4a925a6 KVM: arm64: Move pkvm_vcpu_init_traps() to init_pkvm_hyp_vcpu() new 3663b258f723 KVM: arm64: Refactor kvm_vcpu_enable_ptrauth() for hyp use new cb0c272acebd KVM: arm64: Initialize the hypervisor's VM state at EL2 new b56680de9c64 KVM: arm64: Initialize trap register values in hyp in pKVM new 38d7aacca092 KVM: arm64: Get rid of userspace_irqchip_in_use new 5afe18dfa47d KVM: selftests: Don't bother deleting memslots in KVM when [...] new fbf3372baa9d Merge branch kvm-arm64/misc into kvmarm/next new e735a5da6442 KVM: arm64: Don't retire aborted MMIO instruction new 9fb8e9178b25 tools: arm64: Grab a copy of esr.h from kernel new c660d334b3a5 KVM: arm64: selftests: Convert to kernel's ESR terminology new 3eb09a3e028e KVM: arm64: selftests: Add tests for MMIO external abort i [...] new 4bc1a8808e33 Merge branch kvm-arm64/mmio-sea into kvmarm/next new 93d7356e4b30 arm64: sysreg: Describe ID_AA64DFR2_EL1 fields new 641630313e9c arm64: sysreg: Migrate MDCR_EL2 definition to table new 3ecb1fe3842c arm64: sysreg: Add new definitions for ID_AA64DFR0_EL1 new eb609638da55 KVM: arm64: Describe RES0/RES1 bits of MDCR_EL2 new 18aeeeb57b93 KVM: arm64: nv: Allow coarse-grained trap combos to use co [...] new a4063b5aa0bd KVM: arm64: nv: Rename BEHAVE_FORWARD_ANY new d97e66fbcba7 KVM: arm64: nv: Reinject traps that take effect in Host EL0 new 4ee5d5ff4b4d KVM: arm64: nv: Honor MDCR_EL2.{TPM, TPMCR} in Host EL0 new 336afe0c832d KVM: arm64: nv: Describe trap behaviour of MDCR_EL2.HPMN new 166b77a2f423 KVM: arm64: nv: Advertise support for FEAT_HPMN0 new a3034dab74fc KVM: arm64: Rename kvm_pmu_valid_counter_mask() new 9a1c58cfefb0 KVM: arm64: nv: Adjust range of accessible PMCs according to HPMN new 9d15f8290a22 KVM: arm64: Add helpers to determine if PMC counts at a given EL new fe827f916662 KVM: arm64: nv: Honor MDCR_EL2.HPME new 16535d55e91f KVM: arm64: nv: Honor MDCR_EL2.HLP new 8a34979030f6 KVM: arm64: nv: Apply EL2 event filtering when in hyp context new ae323e035801 KVM: arm64: nv: Reprogram PMU events affected by nested tr [...] new 6d4b81e2e700 Merge branch kvm-arm64/nv-pmu into kvmarm/next new 7fe28d7e68f9 KVM: arm64: vgic-its: Add a data length check in vgic_its_save_* new e9649129d33d KVM: arm64: vgic-its: Clear DTE when MAPD unmaps a device new 7602ffd1d5e8 KVM: arm64: vgic-its: Clear ITE when DISCARD frees an ITE new 9d0bee66f739 Merge branch kvm-arm64/vgic-its-fixes into kvmarm/next new 60ad25e14ab5 KVM: arm64: Pass on SVE mapping failures new 7b541d557f70 Merge tag 'kvmarm-6.13' of https://git.kernel.org/pub/scm/ [...] new 948ccbd95016 LoongArch: KVM: Add iocsr and mmio bus simulation in kernel new c532de5a67a7 LoongArch: KVM: Add IPI device support new daee2f9cae55 LoongArch: KVM: Add IPI read and write function new 8e3054261bc3 LoongArch: KVM: Add IPI user mode read and write function new 2e8b9df82631 LoongArch: KVM: Add EIOINTC device support new 3956a52bc05b LoongArch: KVM: Add EIOINTC read and write functions new 1ad7efa552fd LoongArch: KVM: Add EIOINTC user mode read and write functions new e785dfacf7e7 LoongArch: KVM: Add PCHPIC device support new f5f31efa3c2d LoongArch: KVM: Add PCHPIC read and write functions new d206d9514873 LoongArch: KVM: Add PCHPIC user mode read and write functions new 1928254c5ccb LoongArch: KVM: Add irqfd support new 9899b8201025 irqchip/loongson-eiointc: Add virt extension support new 0586ade9e7f9 Merge tag 'loongarch-kvm-6.13' of git://git.kernel.org/pub [...] new d96c77bd4eeb KVM: x86: switch hugepage recovery thread to vhost_task new 85434c3c73fc Revert "KVM: VMX: Move LOAD_IA32_PERF_GLOBAL_CTRL errata h [...] new 1331343af6f5 KVM: x86: add back X86_LOCAL_APIC dependency new 9ee62c33c0fe KVM: x86: Break CONFIG_KVM_X86's direct dependency on KVM_ [...] new 9f16d5e6f220 Merge tag 'for-linus' of git://git.kernel.org/pub/scm/virt [...] The 317 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: Documentation/arch/arm64/cpu-feature-registers.rst | 2 + Documentation/arch/loongarch/irq-chip-model.rst | 64 ++ .../zh_CN/arch/loongarch/irq-chip-model.rst | 55 ++ Documentation/virt/kvm/api.rst | 190 ++-- Documentation/virt/kvm/locking.rst | 80 +- Documentation/virt/kvm/x86/errata.rst | 12 + arch/arm64/include/asm/cpu.h | 1 + arch/arm64/include/asm/cpucaps.h | 5 + arch/arm64/include/asm/cpufeature.h | 17 + arch/arm64/include/asm/el2_setup.h | 14 + arch/arm64/include/asm/kvm_arm.h | 30 +- arch/arm64/include/asm/kvm_asm.h | 1 - arch/arm64/include/asm/kvm_emulate.h | 9 + arch/arm64/include/asm/kvm_host.h | 46 +- arch/arm64/include/asm/kvm_pgtable.h | 4 +- arch/arm64/include/asm/sysreg.h | 12 - arch/arm64/include/asm/vncr_mapping.h | 1 - arch/arm64/include/uapi/asm/kvm.h | 6 + arch/arm64/kernel/cpufeature.c | 96 ++ arch/arm64/kernel/cpuinfo.c | 3 + arch/arm64/kvm/arch_timer.c | 3 +- arch/arm64/kvm/arm.c | 26 +- arch/arm64/kvm/at.c | 470 +++++++-- arch/arm64/kvm/emulate-nested.c | 301 +++--- arch/arm64/kvm/guest.c | 14 +- arch/arm64/kvm/hyp/include/hyp/switch.h | 31 + arch/arm64/kvm/hyp/include/hyp/sysreg-sr.h | 11 +- arch/arm64/kvm/hyp/include/nvhe/trap_handler.h | 2 - arch/arm64/kvm/hyp/nvhe/hyp-main.c | 12 +- arch/arm64/kvm/hyp/nvhe/pkvm.c | 116 ++- arch/arm64/kvm/hyp/nvhe/psci-relay.c | 2 + arch/arm64/kvm/hyp/nvhe/setup.c | 20 +- arch/arm64/kvm/hyp/nvhe/sysreg-sr.c | 2 +- arch/arm64/kvm/hyp/pgtable.c | 7 +- arch/arm64/kvm/hyp/vgic-v3-sr.c | 3 - arch/arm64/kvm/hyp/vhe/sysreg-sr.c | 160 ++- arch/arm64/kvm/hypercalls.c | 2 + arch/arm64/kvm/mmio.c | 32 +- arch/arm64/kvm/mmu.c | 21 +- arch/arm64/kvm/nested.c | 82 +- arch/arm64/kvm/pmu-emul.c | 143 ++- arch/arm64/kvm/psci.c | 44 +- arch/arm64/kvm/reset.c | 5 - arch/arm64/kvm/sys_regs.c | 309 ++++-- arch/arm64/kvm/vgic/vgic-its.c | 32 +- arch/arm64/kvm/vgic/vgic.h | 23 + arch/arm64/tools/cpucaps | 2 + arch/arm64/tools/sysreg | 247 ++++- arch/loongarch/include/asm/irq.h | 1 + arch/loongarch/include/asm/kvm_eiointc.h | 123 +++ arch/loongarch/include/asm/kvm_host.h | 18 +- arch/loongarch/include/asm/kvm_ipi.h | 45 + arch/loongarch/include/asm/kvm_pch_pic.h | 62 ++ arch/loongarch/include/uapi/asm/kvm.h | 20 + arch/loongarch/kvm/Kconfig | 5 +- arch/loongarch/kvm/Makefile | 4 + arch/loongarch/kvm/exit.c | 82 +- arch/loongarch/kvm/intc/eiointc.c | 1027 ++++++++++++++++++++ arch/loongarch/kvm/intc/ipi.c | 475 +++++++++ arch/loongarch/kvm/intc/pch_pic.c | 519 ++++++++++ arch/loongarch/kvm/irqfd.c | 89 ++ arch/loongarch/kvm/main.c | 19 +- arch/loongarch/kvm/mmu.c | 40 +- arch/loongarch/kvm/vcpu.c | 3 + arch/loongarch/kvm/vm.c | 21 + arch/mips/kvm/mmu.c | 26 +- arch/powerpc/include/asm/kvm_book3s.h | 4 +- arch/powerpc/kvm/book3s.c | 7 +- arch/powerpc/kvm/book3s_32_mmu_host.c | 7 +- arch/powerpc/kvm/book3s_64_mmu_host.c | 12 +- arch/powerpc/kvm/book3s_64_mmu_hv.c | 25 +- arch/powerpc/kvm/book3s_64_mmu_radix.c | 35 +- arch/powerpc/kvm/book3s_hv_nested.c | 4 +- arch/powerpc/kvm/book3s_hv_uvmem.c | 25 +- arch/powerpc/kvm/book3s_pr.c | 14 +- arch/powerpc/kvm/book3s_xive_native.c | 2 +- arch/powerpc/kvm/e500_mmu_host.c | 19 +- arch/powerpc/kvm/powerpc.c | 3 - arch/riscv/include/asm/kvm_host.h | 10 + arch/riscv/include/asm/kvm_nacl.h | 245 +++++ arch/riscv/include/asm/perf_event.h | 3 + arch/riscv/include/asm/sbi.h | 120 +++ arch/riscv/kernel/perf_callchain.c | 10 + arch/riscv/kvm/Kconfig | 1 + arch/riscv/kvm/Makefile | 27 +- arch/riscv/kvm/aia.c | 114 ++- arch/riscv/kvm/aia_aplic.c | 3 +- arch/riscv/kvm/main.c | 63 +- arch/riscv/kvm/mmu.c | 13 +- arch/riscv/kvm/nacl.c | 152 +++ arch/riscv/kvm/tlb.c | 57 +- arch/riscv/kvm/vcpu.c | 191 +++- arch/riscv/kvm/vcpu_sbi.c | 11 +- arch/riscv/kvm/vcpu_switch.S | 137 ++- arch/riscv/kvm/vcpu_timer.c | 28 +- arch/s390/include/asm/kvm_host.h | 1 + arch/s390/include/uapi/asm/kvm.h | 3 +- arch/s390/kvm/kvm-s390.c | 43 +- arch/s390/kvm/vsie.c | 7 +- arch/s390/tools/gen_facilities.c | 2 + arch/x86/include/asm/cpufeatures.h | 3 + arch/x86/include/asm/kvm-x86-ops.h | 1 + arch/x86/include/asm/kvm_host.h | 13 +- arch/x86/include/uapi/asm/kvm.h | 1 + arch/x86/kvm/Kconfig | 6 +- arch/x86/kvm/cpuid.c | 22 +- arch/x86/kvm/cpuid.h | 1 - arch/x86/kvm/emulate.c | 15 +- arch/x86/kvm/kvm_cache_regs.h | 17 + arch/x86/kvm/kvm_emulate.h | 5 + arch/x86/kvm/lapic.c | 51 +- arch/x86/kvm/lapic.h | 11 +- arch/x86/kvm/mmu.h | 1 + arch/x86/kvm/mmu/mmu.c | 444 +++------ arch/x86/kvm/mmu/mmu_internal.h | 10 +- arch/x86/kvm/mmu/paging_tmpl.h | 31 +- arch/x86/kvm/mmu/spte.c | 102 +- arch/x86/kvm/mmu/spte.h | 78 +- arch/x86/kvm/mmu/tdp_mmu.c | 276 +++--- arch/x86/kvm/mmu/tdp_mmu.h | 6 +- arch/x86/kvm/mtrr.c | 1 + arch/x86/kvm/reverse_cpuid.h | 1 + arch/x86/kvm/svm/nested.c | 4 +- arch/x86/kvm/svm/sev.c | 12 +- arch/x86/kvm/svm/svm.c | 13 +- arch/x86/kvm/vmx/hyperv.c | 1 + arch/x86/kvm/vmx/main.c | 1 + arch/x86/kvm/vmx/nested.c | 77 +- arch/x86/kvm/vmx/pmu_intel.c | 2 +- arch/x86/kvm/vmx/sgx.c | 5 +- arch/x86/kvm/vmx/vmx.c | 125 +-- arch/x86/kvm/vmx/vmx.h | 3 +- arch/x86/kvm/vmx/vmx_ops.h | 16 +- arch/x86/kvm/x86.c | 141 ++- arch/x86/kvm/x86.h | 48 +- drivers/firmware/psci/psci.c | 45 + drivers/irqchip/irq-loongson-eiointc.c | 108 +- include/kvm/arm_arch_timer.h | 3 + include/kvm/arm_pmu.h | 18 +- include/kvm/arm_psci.h | 4 +- include/linux/kvm_host.h | 131 ++- include/trace/events/kvm.h | 35 + include/uapi/linux/kvm.h | 8 + include/uapi/linux/psci.h | 5 + kernel/power/hibernate.c | 5 +- {arch => tools/arch}/arm64/include/asm/brk-imm.h | 0 tools/arch/arm64/include/asm/esr.h | 455 +++++++++ tools/arch/s390/include/uapi/asm/kvm.h | 3 +- tools/testing/selftests/kvm/Makefile | 5 +- .../selftests/kvm/aarch64/debug-exceptions.c | 10 +- tools/testing/selftests/kvm/aarch64/mmio_abort.c | 159 +++ tools/testing/selftests/kvm/aarch64/no-vgic-v3.c | 2 +- .../selftests/kvm/aarch64/page_fault_test.c | 4 +- tools/testing/selftests/kvm/aarch64/psci_test.c | 92 ++ tools/testing/selftests/kvm/aarch64/set_id_regs.c | 99 +- .../selftests/kvm/aarch64/vpmu_counter_access.c | 12 +- .../testing/selftests/kvm/hardware_disable_test.c | 1 - .../selftests/kvm/include/aarch64/processor.h | 15 +- .../testing/selftests/kvm/include/s390x/facility.h | 50 + .../selftests/kvm/include/s390x/processor.h | 6 + .../selftests/kvm/include/x86_64/processor.h | 5 + .../testing/selftests/kvm/lib/aarch64/processor.c | 6 +- tools/testing/selftests/kvm/lib/kvm_util.c | 10 +- tools/testing/selftests/kvm/lib/s390x/facility.c | 14 + tools/testing/selftests/kvm/lib/x86_64/processor.c | 24 + .../selftests/kvm/s390x/cpumodel_subfuncs_test.c | 301 ++++++ tools/testing/selftests/kvm/s390x/ucontrol_test.c | 322 +++++- tools/testing/selftests/kvm/x86_64/amx_test.c | 23 +- tools/testing/selftests/kvm/x86_64/cpuid_test.c | 69 +- .../selftests/kvm/x86_64/cr4_cpuid_sync_test.c | 57 +- tools/testing/selftests/kvm/x86_64/debug_regs.c | 2 +- .../selftests/kvm/x86_64/feature_msrs_test.c | 113 +++ .../selftests/kvm/x86_64/get_msr_index_features.c | 35 - .../selftests/kvm/x86_64/platform_info_test.c | 2 - .../testing/selftests/kvm/x86_64/sev_smoke_test.c | 19 +- tools/testing/selftests/kvm/x86_64/state_test.c | 5 - .../selftests/kvm/x86_64/vmx_pmu_caps_test.c | 23 + .../testing/selftests/kvm/x86_64/xcr0_cpuid_test.c | 11 +- virt/kvm/Kconfig | 4 + virt/kvm/guest_memfd.c | 28 +- virt/kvm/kvm_main.c | 842 ++++++---------- virt/kvm/kvm_mm.h | 36 +- virt/kvm/pfncache.c | 20 +- 183 files changed, 9012 insertions(+), 2525 deletions(-) create mode 100644 arch/loongarch/include/asm/kvm_eiointc.h create mode 100644 arch/loongarch/include/asm/kvm_ipi.h create mode 100644 arch/loongarch/include/asm/kvm_pch_pic.h create mode 100644 arch/loongarch/kvm/intc/eiointc.c create mode 100644 arch/loongarch/kvm/intc/ipi.c create mode 100644 arch/loongarch/kvm/intc/pch_pic.c create mode 100644 arch/loongarch/kvm/irqfd.c create mode 100644 arch/riscv/include/asm/kvm_nacl.h create mode 100644 arch/riscv/kvm/nacl.c copy {arch => tools/arch}/arm64/include/asm/brk-imm.h (100%) create mode 100644 tools/arch/arm64/include/asm/esr.h create mode 100644 tools/testing/selftests/kvm/aarch64/mmio_abort.c create mode 100644 tools/testing/selftests/kvm/include/s390x/facility.h create mode 100644 tools/testing/selftests/kvm/lib/s390x/facility.c create mode 100644 tools/testing/selftests/kvm/s390x/cpumodel_subfuncs_test.c create mode 100644 tools/testing/selftests/kvm/x86_64/feature_msrs_test.c delete mode 100644 tools/testing/selftests/kvm/x86_64/get_msr_index_features.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 months, 2 weeks

[toolchain/ci/interesting-commits] branch master updated (a175e1620 -> 6d8059463)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch master in repository toolchain/ci/interesting-commits. from a175e1620 Add entry 5a674367c6da870184f3bdb7ec110b96aa91bb2b from https [...] new 6d8059463 Add entry 5a674367c6da870184f3bdb7ec110b96aa91bb2b from https [...] The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: .../commit-log.txt | 2 +- .../jira/description | 6 +++++- .../5a674367c6da870184f3bdb7ec110b96aa91bb2b/jira/summary | 2 +- .../5a674367c6da870184f3bdb7ec110b96aa91bb2b/jira/yaml | 8 ++++++-- .../5a674367c6da870184f3bdb7ec110b96aa91bb2b/status.txt | 4 ++++ .../master-thumb_m55_hard_eabi/details.txt | 15 +++++++-------- .../reproduction_instructions.txt | 4 ++-- .../reproduction_instructions_with_ci_script.txt | 4 ++-- .../master-thumb_m55_hard_eabi/status-summary.txt | 1 + .../master-thumb_m55_hard_eabi/status.txt | 6 +++--- .../tcwg_gnu_embed_check_gcc/status.txt | 4 ++++ 11 files changed, 36 insertions(+), 20 deletions(-) copy gcc/sha1/{eb45d151fa1780d01533d9fc9545fec50bfd7152 => 5a674367c6da870184f3bdb [...] copy gcc/sha1/5a674367c6da870184f3bdb7ec110b96aa91bb2b/tcwg_gnu_embed_check_gcc/{m [...] copy gcc/sha1/5a674367c6da870184f3bdb7ec110b96aa91bb2b/tcwg_gnu_embed_check_gcc/{m [...] create mode 100644 gcc/sha1/5a674367c6da870184f3bdb7ec110b96aa91bb2b/tcwg_gnu_embe [...] copy gcc/sha1/{1a599caab86464006ea8c9501aff6c6638e891eb => 5a674367c6da870184f3bdb [...] -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 months, 2 weeks

[toolchain/ci/interesting-commits] branch master updated (03fe3cb3c -> a175e1620)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch master in repository toolchain/ci/interesting-commits. from 03fe3cb3c Add entry 9f743a87e20346070725bd1f06cc015a20021d4c from https [...] new a175e1620 Add entry 5a674367c6da870184f3bdb7ec110b96aa91bb2b from https [...] The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: .../tcwg_gnu_embed_check_gcc/master-thumb_m55_hard_eabi}/build_url | 2 +- .../last_good | 0 2 files changed, 1 insertion(+), 1 deletion(-) copy {binutils/sha1/31ed3a9d691493486f6e32357d89a55229dbdc0a/tcwg_gnu_embed_check_ [...] copy gcc/sha1/5a674367c6da870184f3bdb7ec110b96aa91bb2b/tcwg_gnu_embed_check_gcc/{m [...] -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 months, 2 weeks

[gcc] branch releases/gcc-14 updated (c53a8c0410b -> 1e18a1ba272)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch releases/gcc-14 in repository gcc. from c53a8c0410b Fortran: Suppress invalid finalization of artificial variab [...] new 1e18a1ba272 Daily bump. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/ChangeLog | 11 +++++++++++ gcc/DATESTAMP | 2 +- gcc/fortran/ChangeLog | 20 ++++++++++++++++++++ gcc/m2/ChangeLog | 44 ++++++++++++++++++++++++++++++++++++++++++++ gcc/testsuite/ChangeLog | 26 ++++++++++++++++++++++++++ 5 files changed, 102 insertions(+), 1 deletion(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 months, 2 weeks

[gcc] branch releases/gcc-13 updated (a50d2acc48f -> 6353e3294d0)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch releases/gcc-13 in repository gcc. from a50d2acc48f Fortran: Suppress invalid finalization of artificial variab [...] new 6353e3294d0 Daily bump. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/ChangeLog | 11 +++++++++++ gcc/DATESTAMP | 2 +- gcc/fortran/ChangeLog | 20 ++++++++++++++++++++ gcc/testsuite/ChangeLog | 18 ++++++++++++++++++ 4 files changed, 50 insertions(+), 1 deletion(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 months, 2 weeks

[gcc] branch releases/gcc-12 updated (8a4cb2a7589 -> bfe6f62ab60)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch releases/gcc-12 in repository gcc. from 8a4cb2a7589 Fortran: Fix elemental array refs in SELECT TYPE [PR109345] new bfe6f62ab60 Daily bump. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/ChangeLog | 11 +++++++++++ gcc/DATESTAMP | 2 +- gcc/fortran/ChangeLog | 10 ++++++++++ gcc/testsuite/ChangeLog | 9 +++++++++ 4 files changed, 31 insertions(+), 1 deletion(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 months, 2 weeks

[toolchain/ci/interesting-commits] branch master updated (1ae8bf08f -> 03fe3cb3c)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch master in repository toolchain/ci/interesting-commits. from 1ae8bf08f Add entry 9f743a87e20346070725bd1f06cc015a20021d4c from https [...] new 03fe3cb3c Add entry 9f743a87e20346070725bd1f06cc015a20021d4c from https [...] The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: .../sha1/9f743a87e20346070725bd1f06cc015a20021d4c/jira/description | 4 ++++ .../sha1/9f743a87e20346070725bd1f06cc015a20021d4c/jira/yaml | 4 ++++ .../sha1/9f743a87e20346070725bd1f06cc015a20021d4c/status.txt | 4 ++++ .../details.txt | 0 .../reproduction_instructions.txt | 0 .../reproduction_instructions_with_ci_script.txt | 4 ++-- .../status-summary.txt | 0 .../status.txt | 3 +++ .../tcwg_flang_test/status.txt | 4 ++++ 9 files changed, 21 insertions(+), 2 deletions(-) copy llvm_testsuite/sha1/9f743a87e20346070725bd1f06cc015a20021d4c/tcwg_flang_test/ [...] copy {llvm/sha1/3f594741cf8e1537fb25f84ef3cf2245b08d8089 => llvm_testsuite/sha1/9f [...] copy llvm_testsuite/sha1/9f743a87e20346070725bd1f06cc015a20021d4c/tcwg_flang_test/ [...] copy llvm_testsuite/sha1/9f743a87e20346070725bd1f06cc015a20021d4c/{ => tcwg_flang_ [...] create mode 100644 llvm_testsuite/sha1/9f743a87e20346070725bd1f06cc015a20021d4c/tc [...] -- To stop receiving notification emails like this one, please contact the administrator of this repository.

6 months, 2 weeks

Jump to page:

2025

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

Tcwg-commits November 2024