This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master
in repository gcc.
from c131b1d5da4 AVR: PR target/112952: Fix attribute "address", "io" and "io_low"
new 7590d975ecf lower-bitint: Punt .*_OVERFLOW optimization if cast from IM [...]
new efef8d7ff43 lower-bitint: Fix up lowering of huge _BitInt 0 PHI args [P [...]
new 8c0dd8a6ff8 gimplify: Fix ICE in recalculate_side_effects [PR113228]
The 3 revisions listed above as "new" are entirely new to this
repository and will be described in separate emails. The revisions
listed as "adds" were already present in the repository and have only
been added to this reference.
Summary of changes:
gcc/gimple-lower-bitint.cc | 34 +++++++++++++++++++++++---
gcc/gimplify.cc | 3 +++
gcc/testsuite/gcc.c-torture/compile/pr113228.c | 17 +++++++++++++
gcc/testsuite/gcc.dg/bitint-61.c | 17 +++++++++++++
gcc/testsuite/gcc.dg/bitint-62.c | 32 ++++++++++++++++++++++++
5 files changed, 100 insertions(+), 3 deletions(-)
create mode 100644 gcc/testsuite/gcc.c-torture/compile/pr113228.c
create mode 100644 gcc/testsuite/gcc.dg/bitint-61.c
create mode 100644 gcc/testsuite/gcc.dg/bitint-62.c
--
To stop receiving notification emails like this one, please contact
the administrator of this repository.
This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk-code_speed-cpu2017rate/llvm-arm-master-O3
in repository toolchain/ci/base-artifacts/tcwg_bmk-code_speed-cpu2017rate/llvm-arm-master-O3.
was 620a416 force: #124: 1: [TCWG CI] https://ci.linaro.org/job/tcwg_bmk- [...]
The revisions that were on this branch are still contained in
other references; therefore, this change does not discard any commits
from the repository.
--
To stop receiving notification emails like this one, please contact
the administrator of this repository.
This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/backup/tcwg_bmk-code_speed-cpu2017rate/llvm-arm-master-O3
in repository toolchain/ci/base-artifacts/tcwg_bmk-code_speed-cpu2017rate/llvm-arm-master-O3.
at 620a416 force: #124: 1: [TCWG CI] https://ci.linaro.org/job/tcwg_bmk- [...]
No new revisions were added by this update.
--
To stop receiving notification emails like this one, please contact
the administrator of this repository.
This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch main
in repository newlib.
from 6bbeed74c libgloss: merge i960 into top-level Makefile
new 94d871eea Cygwin: check remote drives for being SSDs as well
new 573458e7f RISC-V: Initialize the jvt CSR
The 2 revisions listed above as "new" are entirely new to this
repository and will be described in separate emails. The revisions
listed as "adds" were already present in the repository and have only
been added to this reference.
Summary of changes:
libgloss/riscv/crt0.S | 11 +++++++++++
winsup/cygwin/mount.cc | 2 +-
2 files changed, 12 insertions(+), 1 deletion(-)
--
To stop receiving notification emails like this one, please contact
the administrator of this repository.
This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch master
in repository toolchain/ci/interesting-commits.
from a8ed729d7 Add entry d9dd04f9f17e36854387899eb630c64a0c8d1a17 from https [...]
new dbedd888d Add entry d9dd04f9f17e36854387899eb630c64a0c8d1a17 from https [...]
The 1 revisions listed above as "new" are entirely new to this
repository and will be described in separate emails. The revisions
listed as "adds" were already present in the repository and have only
been added to this reference.
Summary of changes:
gcc/sha1/d9dd04f9f17e36854387899eb630c64a0c8d1a17/jira/description | 5 +++++
gcc/sha1/d9dd04f9f17e36854387899eb630c64a0c8d1a17/jira/yaml | 5 +++++
gcc/sha1/d9dd04f9f17e36854387899eb630c64a0c8d1a17/status.txt | 5 +++++
.../master-arm/details.txt | 6 +++---
.../master-arm/reproduction_instructions.txt | 4 ++--
.../tcwg_gcc_check/master-arm}/status-summary.txt | 0
.../tcwg_gcc_check/master-arm/status.txt | 3 +++
.../tcwg_gcc_check}/status-summary.txt | 0
.../{tcwg_gnu_native_check_gcc => tcwg_gcc_check}/status.txt | 4 ++--
9 files changed, 25 insertions(+), 7 deletions(-)
copy gcc/sha1/d9dd04f9f17e36854387899eb630c64a0c8d1a17/{tcwg_gnu_native_check_gcc [...]
copy gcc/sha1/d9dd04f9f17e36854387899eb630c64a0c8d1a17/{tcwg_gnu_native_check_gcc [...]
copy gcc/sha1/{2bae476b511dc441bf61da8a49cca655575e7dd6 => d9dd04f9f17e36854387899 [...]
create mode 100644 gcc/sha1/d9dd04f9f17e36854387899eb630c64a0c8d1a17/tcwg_gcc_chec [...]
copy gcc/sha1/{2bae476b511dc441bf61da8a49cca655575e7dd6 => d9dd04f9f17e36854387899 [...]
copy gcc/sha1/d9dd04f9f17e36854387899eb630c64a0c8d1a17/{tcwg_gnu_native_check_gcc [...]
--
To stop receiving notification emails like this one, please contact
the administrator of this repository.
This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch master
in repository toolchain/ci/interesting-commits.
from ebae730af Add entry 37a4c5c23a270cd9350ba5d56e526371424b5742 from https [...]
new a8ed729d7 Add entry d9dd04f9f17e36854387899eb630c64a0c8d1a17 from https [...]
The 1 revisions listed above as "new" are entirely new to this
repository and will be described in separate emails. The revisions
listed as "adds" were already present in the repository and have only
been added to this reference.
Summary of changes:
.../tcwg_gcc_check/master-arm/build_url | 1 +
.../master-arm-bootstrap_O3 => tcwg_gcc_check/master-arm}/last_good | 0
2 files changed, 1 insertion(+)
create mode 100644 gcc/sha1/d9dd04f9f17e36854387899eb630c64a0c8d1a17/tcwg_gcc_chec [...]
copy gcc/sha1/d9dd04f9f17e36854387899eb630c64a0c8d1a17/{tcwg_bootstrap_build/maste [...]
--
To stop receiving notification emails like this one, please contact
the administrator of this repository.
This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master
in repository binutils-gdb.
from 950b68acd41 Add support for the aarch64-gnu target (GNU/Hurd on AArch64)
new 6ccc6caf490 [gdb/testsuite] Add missing -no-prompt-anchor in gdb.base/v [...]
The 1 revisions listed above as "new" are entirely new to this
repository and will be described in separate emails. The revisions
listed as "adds" were already present in the repository and have only
been added to this reference.
Summary of changes:
gdb/testsuite/gdb.base/vfork-follow-parent.exp | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
--
To stop receiving notification emails like this one, please contact
the administrator of this repository.
This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch releases/gcc-13
in repository gcc.
from 6bc8ea8ed5e Daily bump.
new 5d0d592c486 AVR: PR target/112952: Fix attribute "address", "io" and "io_low"
The 1 revisions listed above as "new" are entirely new to this
repository and will be described in separate emails. The revisions
listed as "adds" were already present in the repository and have only
been added to this reference.
Summary of changes:
gcc/config/avr/avr.cc | 172 +++++++++++++++++++---------
gcc/testsuite/gcc.target/avr/attribute-io.h | 74 ++++++++++++
gcc/testsuite/gcc.target/avr/pr112952-0.c | 16 +++
gcc/testsuite/gcc.target/avr/pr112952-1.c | 16 +++
gcc/testsuite/gcc.target/avr/pr112952-2.c | 16 +++
gcc/testsuite/gcc.target/avr/pr112952-3.c | 16 +++
6 files changed, 259 insertions(+), 51 deletions(-)
create mode 100644 gcc/testsuite/gcc.target/avr/attribute-io.h
create mode 100644 gcc/testsuite/gcc.target/avr/pr112952-0.c
create mode 100644 gcc/testsuite/gcc.target/avr/pr112952-1.c
create mode 100644 gcc/testsuite/gcc.target/avr/pr112952-2.c
create mode 100644 gcc/testsuite/gcc.target/avr/pr112952-3.c
--
To stop receiving notification emails like this one, please contact
the administrator of this repository.
This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master
in repository gcc.
from cde6f1085b7 libgrust: 'AM_ENABLE_MULTILIB' only for target builds [PR113056]
new c131b1d5da4 AVR: PR target/112952: Fix attribute "address", "io" and "io_low"
The 1 revisions listed above as "new" are entirely new to this
repository and will be described in separate emails. The revisions
listed as "adds" were already present in the repository and have only
been added to this reference.
Summary of changes:
gcc/config/avr/avr.cc | 172 +++++++++++++++++++---------
gcc/testsuite/gcc.target/avr/attribute-io.h | 74 ++++++++++++
gcc/testsuite/gcc.target/avr/pr112952-0.c | 16 +++
gcc/testsuite/gcc.target/avr/pr112952-1.c | 16 +++
gcc/testsuite/gcc.target/avr/pr112952-2.c | 16 +++
gcc/testsuite/gcc.target/avr/pr112952-3.c | 16 +++
6 files changed, 259 insertions(+), 51 deletions(-)
create mode 100644 gcc/testsuite/gcc.target/avr/attribute-io.h
create mode 100644 gcc/testsuite/gcc.target/avr/pr112952-0.c
create mode 100644 gcc/testsuite/gcc.target/avr/pr112952-1.c
create mode 100644 gcc/testsuite/gcc.target/avr/pr112952-2.c
create mode 100644 gcc/testsuite/gcc.target/avr/pr112952-3.c
--
To stop receiving notification emails like this one, please contact
the administrator of this repository.
This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk-code_speed-cpu2017rate/llvm-aarch64-master-O3
in repository toolchain/ci/base-artifacts/tcwg_bmk-code_speed-cpu2017rate/llvm-aarch64-master-O3.
was d1c03bc onsuccess: #156: 1: [TCWG CI] https://ci.linaro.org/job/tcwg_ [...]
The revisions that were on this branch are still contained in
other references; therefore, this change does not discard any commits
from the repository.
--
To stop receiving notification emails like this one, please contact
the administrator of this repository.