Tcwg-commits January 2024

tcwg-commits@lists.linaro.org

5 participants
3905 discussions

[binutils-gdb] branch master updated (0759c1bc9f0 -> 7ff4111cdee)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository binutils-gdb. from 0759c1bc9f0 Fix attach-twice.c testcase for AIX. new 7ff4111cdee [gdb/testsuite] Fix gdb.base/eh_return.exp The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gdb/testsuite/gdb.base/eh_return.exp | 16 +++++++++++++++- 1 file changed, 15 insertions(+), 1 deletion(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

10 months, 1 week

[gcc] branch master updated (5739d5fb541 -> 6426d466779)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository gcc. from 5739d5fb541 RISC-V: Add support for XCVsimd extension in CV32E40P new 4ffcceef813 modula2: correct prototype for lseek within gcc/m2/gm2-libs [...] new 6426d466779 analyzer: fix defaults in compound assignments from non-zer [...] The 2 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/analyzer/store.cc | 11 ++++- gcc/m2/gm2-libs/libc.def | 2 +- .../c-c++-common/analyzer/compound-assignment-5.c | 3 +- .../analyzer/compound-assignment-pr112969.c | 35 +++++++++++++++ gcc/testsuite/gcc.dg/plugin/infoleak-pr112969.c | 52 ++++++++++++++++++++++ gcc/testsuite/gcc.dg/plugin/plugin.exp | 1 + 6 files changed, 100 insertions(+), 4 deletions(-) create mode 100644 gcc/testsuite/c-c++-common/analyzer/compound-assignment-pr112969.c create mode 100644 gcc/testsuite/gcc.dg/plugin/infoleak-pr112969.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

10 months, 1 week

[gcc] branch master updated (3fc39658dfe -> 5739d5fb541)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository gcc. from 3fc39658dfe gcn: Add missing space to ASM_SPEC in gcn-hsa.h new 5739d5fb541 RISC-V: Add support for XCVsimd extension in CV32E40P The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/common/config/riscv/riscv-common.cc | 2 + gcc/config/riscv/constraints.md | 30 + gcc/config/riscv/corev.def | 156 ++ gcc/config/riscv/corev.md | 1908 ++++++++++++++++++++ gcc/config/riscv/predicates.md | 20 + gcc/config/riscv/riscv-builtins.cc | 1 + gcc/config/riscv/riscv-ftypes.def | 8 + gcc/config/riscv/riscv.cc | 8 + gcc/config/riscv/riscv.opt | 2 + gcc/doc/extend.texi | 886 +++++++++ gcc/doc/sourcebuild.texi | 3 + .../gcc.target/riscv/cv-simd-abs-b-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-abs-h-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-add-b-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-add-div2-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-add-div4-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-add-div8-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-add-h-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-add-sc-b-compile-1.c | 30 + .../gcc.target/riscv/cv-simd-add-sc-h-compile-1.c | 30 + .../gcc.target/riscv/cv-simd-and-b-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-and-h-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-and-sc-b-compile-1.c | 30 + .../gcc.target/riscv/cv-simd-and-sc-h-compile-1.c | 30 + .../gcc.target/riscv/cv-simd-avg-b-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-avg-h-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-avg-sc-b-compile-1.c | 30 + .../gcc.target/riscv/cv-simd-avg-sc-h-compile-1.c | 30 + .../gcc.target/riscv/cv-simd-avgu-b-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-avgu-h-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-avgu-sc-b-compile-1.c | 24 + .../gcc.target/riscv/cv-simd-avgu-sc-h-compile-1.c | 24 + .../gcc.target/riscv/cv-simd-cmpeq-b-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-cmpeq-h-compile-1.c | 11 + .../riscv/cv-simd-cmpeq-sc-b-compile-1.c | 30 + .../riscv/cv-simd-cmpeq-sc-h-compile-1.c | 30 + .../gcc.target/riscv/cv-simd-cmpge-b-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-cmpge-h-compile-1.c | 11 + .../riscv/cv-simd-cmpge-sc-b-compile-1.c | 30 + .../riscv/cv-simd-cmpge-sc-h-compile-1.c | 30 + .../gcc.target/riscv/cv-simd-cmpgeu-b-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-cmpgeu-h-compile-1.c | 11 + .../riscv/cv-simd-cmpgeu-sc-b-compile-1.c | 24 + .../riscv/cv-simd-cmpgeu-sc-h-compile-1.c | 24 + .../gcc.target/riscv/cv-simd-cmpgt-b-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-cmpgt-h-compile-1.c | 11 + .../riscv/cv-simd-cmpgt-sc-b-compile-1.c | 30 + .../riscv/cv-simd-cmpgt-sc-h-compile-1.c | 30 + .../gcc.target/riscv/cv-simd-cmpgtu-b-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-cmpgtu-h-compile-1.c | 11 + .../riscv/cv-simd-cmpgtu-sc-b-compile-1.c | 24 + .../riscv/cv-simd-cmpgtu-sc-h-compile-1.c | 24 + .../gcc.target/riscv/cv-simd-cmple-b-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-cmple-h-compile-1.c | 11 + .../riscv/cv-simd-cmple-sc-b-compile-1.c | 30 + .../riscv/cv-simd-cmple-sc-h-compile-1.c | 30 + .../gcc.target/riscv/cv-simd-cmpleu-b-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-cmpleu-h-compile-1.c | 11 + .../riscv/cv-simd-cmpleu-sc-b-compile-1.c | 24 + .../riscv/cv-simd-cmpleu-sc-h-compile-1.c | 24 + .../gcc.target/riscv/cv-simd-cmplt-b-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-cmplt-h-compile-1.c | 11 + .../riscv/cv-simd-cmplt-sc-b-compile-1.c | 30 + .../riscv/cv-simd-cmplt-sc-h-compile-1.c | 30 + .../gcc.target/riscv/cv-simd-cmpltu-b-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-cmpltu-h-compile-1.c | 11 + .../riscv/cv-simd-cmpltu-sc-b-compile-1.c | 24 + .../riscv/cv-simd-cmpltu-sc-h-compile-1.c | 24 + .../gcc.target/riscv/cv-simd-cmpne-b-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-cmpne-h-compile-1.c | 11 + .../riscv/cv-simd-cmpne-sc-b-compile-1.c | 30 + .../riscv/cv-simd-cmpne-sc-h-compile-1.c | 30 + .../gcc.target/riscv/cv-simd-cplxconj-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-cplxmul-i-compile-1.c | 11 + .../riscv/cv-simd-cplxmul-i-div2-compile-1.c | 11 + .../riscv/cv-simd-cplxmul-i-div4-compile-1.c | 11 + .../riscv/cv-simd-cplxmul-i-div8-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-cplxmul-r-compile-1.c | 11 + .../riscv/cv-simd-cplxmul-r-div2-compile-1.c | 11 + .../riscv/cv-simd-cplxmul-r-div4-compile-1.c | 11 + .../riscv/cv-simd-cplxmul-r-div8-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-dotsp-b-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-dotsp-h-compile-1.c | 11 + .../riscv/cv-simd-dotsp-sc-b-compile-1.c | 30 + .../riscv/cv-simd-dotsp-sc-h-compile-1.c | 30 + .../gcc.target/riscv/cv-simd-dotup-b-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-dotup-h-compile-1.c | 11 + .../riscv/cv-simd-dotup-sc-b-compile-1.c | 24 + .../riscv/cv-simd-dotup-sc-h-compile-1.c | 24 + .../gcc.target/riscv/cv-simd-dotusp-b-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-dotusp-h-compile-1.c | 11 + .../riscv/cv-simd-dotusp-sc-b-compile-1.c | 30 + .../riscv/cv-simd-dotusp-sc-h-compile-1.c | 30 + .../gcc.target/riscv/cv-simd-extract-b-compile-1.c | 23 + .../gcc.target/riscv/cv-simd-extract-h-compile-1.c | 23 + .../riscv/cv-simd-extractu-b-compile-1.c | 23 + .../riscv/cv-simd-extractu-h-compile-1.c | 23 + .../gcc.target/riscv/cv-simd-insert-b-compile-1.c | 23 + .../gcc.target/riscv/cv-simd-insert-h-compile-1.c | 23 + .../gcc.target/riscv/cv-simd-march-compile-1.c | 1765 ++++++++++++++++++ .../gcc.target/riscv/cv-simd-max-b-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-max-h-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-max-sc-b-compile-1.c | 30 + .../gcc.target/riscv/cv-simd-max-sc-h-compile-1.c | 30 + .../gcc.target/riscv/cv-simd-maxu-b-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-maxu-h-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-maxu-sc-b-compile-1.c | 24 + .../gcc.target/riscv/cv-simd-maxu-sc-h-compile-1.c | 24 + .../gcc.target/riscv/cv-simd-min-b-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-min-h-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-min-sc-b-compile-1.c | 30 + .../gcc.target/riscv/cv-simd-min-sc-h-compile-1.c | 30 + .../gcc.target/riscv/cv-simd-minu-b-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-minu-h-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-minu-sc-b-compile-1.c | 24 + .../gcc.target/riscv/cv-simd-minu-sc-h-compile-1.c | 24 + .../gcc.target/riscv/cv-simd-neg-b-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-neg-h-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-or-b-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-or-h-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-or-sc-b-compile-1.c | 30 + .../gcc.target/riscv/cv-simd-or-sc-h-compile-1.c | 30 + .../gcc.target/riscv/cv-simd-pack-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-pack-h-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-packhi-b-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-packlo-b-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-sdotsp-b-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-sdotsp-h-compile-1.c | 11 + .../riscv/cv-simd-sdotsp-sc-b-compile-1.c | 30 + .../riscv/cv-simd-sdotsp-sc-h-compile-1.c | 30 + .../gcc.target/riscv/cv-simd-sdotup-b-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-sdotup-h-compile-1.c | 11 + .../riscv/cv-simd-sdotup-sc-b-compile-1.c | 24 + .../riscv/cv-simd-sdotup-sc-h-compile-1.c | 24 + .../gcc.target/riscv/cv-simd-sdotusp-b-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-sdotusp-h-compile-1.c | 11 + .../riscv/cv-simd-sdotusp-sc-b-compile-1.c | 30 + .../riscv/cv-simd-sdotusp-sc-h-compile-1.c | 30 + .../riscv/cv-simd-shuffle-sci-h-compile-1.c | 11 + .../riscv/cv-simd-shuffle2-b-compile-1.c | 11 + .../riscv/cv-simd-shuffle2-h-compile-1.c | 11 + .../riscv/cv-simd-shufflei0-sci-b-compile-1.c | 19 + .../riscv/cv-simd-shufflei1-sci-b-compile-1.c | 19 + .../riscv/cv-simd-shufflei2-sci-b-compile-1.c | 19 + .../riscv/cv-simd-shufflei3-sci-b-compile-1.c | 19 + .../gcc.target/riscv/cv-simd-sll-b-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-sll-h-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-sll-sc-b-compile-1.c | 24 + .../gcc.target/riscv/cv-simd-sll-sc-h-compile-1.c | 24 + .../gcc.target/riscv/cv-simd-sra-b-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-sra-h-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-sra-sc-b-compile-1.c | 24 + .../gcc.target/riscv/cv-simd-sra-sc-h-compile-1.c | 24 + .../gcc.target/riscv/cv-simd-srl-b-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-srl-h-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-srl-sc-b-compile-1.c | 24 + .../gcc.target/riscv/cv-simd-srl-sc-h-compile-1.c | 24 + .../gcc.target/riscv/cv-simd-sub-b-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-sub-div2-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-sub-div4-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-sub-div8-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-sub-h-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-sub-sc-b-compile-1.c | 30 + .../gcc.target/riscv/cv-simd-sub-sc-h-compile-1.c | 30 + .../gcc.target/riscv/cv-simd-subrotmj-compile-1.c | 11 + .../riscv/cv-simd-subrotmj-div2-compile-1.c | 11 + .../riscv/cv-simd-subrotmj-div4-compile-1.c | 11 + .../riscv/cv-simd-subrotmj-div8-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-xor-b-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-xor-h-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-xor-sc-b-compile-1.c | 30 + .../gcc.target/riscv/cv-simd-xor-sc-h-compile-1.c | 30 + gcc/testsuite/lib/target-supports.exp | 13 + 173 files changed, 7662 insertions(+) create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-abs-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-abs-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-add-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-add-div2-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-add-div4-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-add-div8-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-add-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-add-sc-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-add-sc-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-and-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-and-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-and-sc-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-and-sc-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-avg-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-avg-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-avg-sc-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-avg-sc-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-avgu-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-avgu-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-avgu-sc-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-avgu-sc-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpeq-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpeq-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpeq-sc-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpeq-sc-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpge-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpge-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpge-sc-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpge-sc-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpgeu-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpgeu-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpgeu-sc-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpgeu-sc-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpgt-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpgt-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpgt-sc-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpgt-sc-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpgtu-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpgtu-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpgtu-sc-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpgtu-sc-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmple-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmple-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmple-sc-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmple-sc-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpleu-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpleu-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpleu-sc-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpleu-sc-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmplt-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmplt-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmplt-sc-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmplt-sc-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpltu-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpltu-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpltu-sc-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpltu-sc-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpne-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpne-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpne-sc-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpne-sc-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cplxconj-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cplxmul-i-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cplxmul-i-div2-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cplxmul-i-div4-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cplxmul-i-div8-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cplxmul-r-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cplxmul-r-div2-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cplxmul-r-div4-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cplxmul-r-div8-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-dotsp-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-dotsp-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-dotsp-sc-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-dotsp-sc-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-dotup-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-dotup-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-dotup-sc-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-dotup-sc-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-dotusp-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-dotusp-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-dotusp-sc-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-dotusp-sc-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-extract-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-extract-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-extractu-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-extractu-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-insert-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-insert-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-march-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-max-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-max-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-max-sc-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-max-sc-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-maxu-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-maxu-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-maxu-sc-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-maxu-sc-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-min-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-min-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-min-sc-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-min-sc-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-minu-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-minu-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-minu-sc-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-minu-sc-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-neg-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-neg-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-or-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-or-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-or-sc-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-or-sc-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-pack-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-pack-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-packhi-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-packlo-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sdotsp-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sdotsp-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sdotsp-sc-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sdotsp-sc-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sdotup-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sdotup-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sdotup-sc-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sdotup-sc-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sdotusp-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sdotusp-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sdotusp-sc-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sdotusp-sc-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-shuffle-sci-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-shuffle2-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-shuffle2-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-shufflei0-sci-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-shufflei1-sci-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-shufflei2-sci-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-shufflei3-sci-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sll-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sll-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sll-sc-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sll-sc-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sra-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sra-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sra-sc-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sra-sc-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-srl-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-srl-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-srl-sc-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-srl-sc-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sub-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sub-div2-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sub-div4-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sub-div8-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sub-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sub-sc-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sub-sc-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-subrotmj-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-subrotmj-div2-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-subrotmj-div4-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-subrotmj-div8-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-xor-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-xor-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-xor-sc-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-xor-sc-h-compile-1.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

10 months, 1 week

[binutils-gdb] branch binutils-2_42-branch updated (7231da9099d -> a0440fd9f79)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch binutils-2_42-branch in repository binutils-gdb. from 7231da9099d LoongArch: gas: Start a new frag after instructions that ca [...] new a0440fd9f79 aarch64: Update Architecture Extensions documentation The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gas/doc/c-aarch64.texi | 258 +++++++++++++++++++++++++++---------------------- 1 file changed, 142 insertions(+), 116 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

10 months, 1 week

[gcc] branch master updated (acc22d56e14 -> 3fc39658dfe)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository gcc. from acc22d56e14 RISC-V: remove param riscv-vector-abi. [PR113538] new 3fc39658dfe gcn: Add missing space to ASM_SPEC in gcn-hsa.h The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/config/gcn/gcn-hsa.h | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

10 months, 1 week

[newlib] branch master updated (4d9808d40 -> 1c13ca67b)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository newlib. from 4d9808d40 libgloss: start a MAINTAINERS file new 1c13ca67b Cygwin: Add a timeout to ensure we don't wait forever for dumper The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: winsup/cygwin/exceptions.cc | 8 ++++++-- 1 file changed, 6 insertions(+), 2 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

10 months, 1 week

[newlib] branch main updated (4d9808d40 -> 1c13ca67b)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch main in repository newlib. from 4d9808d40 libgloss: start a MAINTAINERS file new 1c13ca67b Cygwin: Add a timeout to ensure we don't wait forever for dumper The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: winsup/cygwin/exceptions.cc | 8 ++++++-- 1 file changed, 6 insertions(+), 2 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

10 months, 1 week

[binutils-gdb] branch master updated (3eb33b8875a -> 0759c1bc9f0)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository binutils-gdb. from 3eb33b8875a ld: Improve --fatal-warnings for unknown command-line options new 0759c1bc9f0 Fix attach-twice.c testcase for AIX. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gdb/testsuite/gdb.base/attach-twice.c | 6 ++++++ 1 file changed, 6 insertions(+) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

10 months, 1 week

[binutils-gdb] branch master updated (726f209eb1b -> 3eb33b8875a)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository binutils-gdb. from 726f209eb1b Automatic date update in version.in new 3eb33b8875a ld: Improve --fatal-warnings for unknown command-line options The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: ld/emultempl/elf.em | 2 +- ld/ldelf.c | 2 +- ld/ldmain.c | 2 + ld/ldmisc.c | 75 +++++++++++++++++++++++++++++++++ ld/ldmisc.h | 2 + ld/testsuite/ld-elf/fatal-warnings-1a.d | 6 +++ ld/testsuite/ld-elf/fatal-warnings-1b.d | 6 +++ ld/testsuite/ld-elf/fatal-warnings-2a.d | 6 +++ ld/testsuite/ld-elf/fatal-warnings-2b.d | 6 +++ ld/testsuite/ld-elf/fatal-warnings-3a.d | 6 +++ ld/testsuite/ld-elf/fatal-warnings-3b.d | 6 +++ ld/testsuite/ld-elf/fatal-warnings-4a.d | 6 +++ ld/testsuite/ld-elf/fatal-warnings-4b.d | 6 +++ 13 files changed, 129 insertions(+), 2 deletions(-) create mode 100644 ld/testsuite/ld-elf/fatal-warnings-1a.d create mode 100644 ld/testsuite/ld-elf/fatal-warnings-1b.d create mode 100644 ld/testsuite/ld-elf/fatal-warnings-2a.d create mode 100644 ld/testsuite/ld-elf/fatal-warnings-2b.d create mode 100644 ld/testsuite/ld-elf/fatal-warnings-3a.d create mode 100644 ld/testsuite/ld-elf/fatal-warnings-3b.d create mode 100644 ld/testsuite/ld-elf/fatal-warnings-4a.d create mode 100644 ld/testsuite/ld-elf/fatal-warnings-4b.d -- To stop receiving notification emails like this one, please contact the administrator of this repository.

10 months, 1 week

[gcc] branch master updated (fb1b7e2fec9 -> acc22d56e14)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository gcc. from fb1b7e2fec9 convert: Fix test for out of bounds shift count [PR113574] new acc22d56e14 RISC-V: remove param riscv-vector-abi. [PR113538] The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/config/riscv/riscv.cc | 7 +++---- gcc/config/riscv/riscv.opt | 5 ----- .../gcc.dg/vect/costmodel/riscv/rvv/dynamic-lmul1-7.c | 2 +- .../gcc.target/riscv/rvv/base/abi-call-args-1-run.c | 2 +- .../gcc.target/riscv/rvv/base/abi-call-args-1.c | 2 +- .../gcc.target/riscv/rvv/base/abi-call-args-2-run.c | 2 +- .../gcc.target/riscv/rvv/base/abi-call-args-2.c | 2 +- .../gcc.target/riscv/rvv/base/abi-call-args-3-run.c | 2 +- .../gcc.target/riscv/rvv/base/abi-call-args-3.c | 2 +- .../gcc.target/riscv/rvv/base/abi-call-args-4-run.c | 2 +- .../gcc.target/riscv/rvv/base/abi-call-args-4.c | 2 +- .../gcc.target/riscv/rvv/base/abi-call-error-1.c | 2 +- .../gcc.target/riscv/rvv/base/abi-call-return-run.c | 2 +- .../gcc.target/riscv/rvv/base/abi-call-return.c | 2 +- .../gcc.target/riscv/rvv/base/abi-call-variant_cc.c | 2 +- .../riscv/rvv/base/abi-callee-saved-1-fixed-1.c | 2 +- .../riscv/rvv/base/abi-callee-saved-1-fixed-2.c | 2 +- .../riscv/rvv/base/abi-callee-saved-1-save-restore.c | 2 +- .../gcc.target/riscv/rvv/base/abi-callee-saved-1-zcmp.c | 2 +- .../gcc.target/riscv/rvv/base/abi-callee-saved-1.c | 2 +- .../riscv/rvv/base/abi-callee-saved-2-save-restore.c | 2 +- .../gcc.target/riscv/rvv/base/abi-callee-saved-2-zcmp.c | 2 +- .../gcc.target/riscv/rvv/base/abi-callee-saved-2.c | 2 +- .../riscv/rvv/base/float-point-dynamic-frm-69.c | 6 +++--- .../riscv/rvv/base/float-point-dynamic-frm-70.c | 6 +++--- .../riscv/rvv/base/float-point-dynamic-frm-71.c | 6 +++--- .../riscv/rvv/base/misc_vreinterpret_vbool_vint.c | 4 +--- .../gcc.target/riscv/rvv/base/overloaded_rv32_vadd.c | 2 -- .../gcc.target/riscv/rvv/base/overloaded_rv32_vfadd.c | 2 -- .../riscv/rvv/base/overloaded_rv32_vget_vset.c | 3 +-- .../riscv/rvv/base/overloaded_rv32_vloxseg2ei16.c | 1 - .../riscv/rvv/base/overloaded_rv32_vreinterpret.c | 6 +----- .../gcc.target/riscv/rvv/base/overloaded_rv64_vadd.c | 2 -- .../gcc.target/riscv/rvv/base/overloaded_rv64_vfadd.c | 2 -- .../riscv/rvv/base/overloaded_rv64_vget_vset.c | 3 +-- .../riscv/rvv/base/overloaded_rv64_vloxseg2ei16.c | 2 -- .../riscv/rvv/base/overloaded_rv64_vreinterpret.c | 6 +----- gcc/testsuite/gcc.target/riscv/rvv/base/spill-10.c | 11 +++++++---- gcc/testsuite/gcc.target/riscv/rvv/base/spill-11.c | 17 +++++++++-------- gcc/testsuite/gcc.target/riscv/rvv/base/spill-9.c | 12 ++++++------ .../gcc.target/riscv/rvv/base/tuple_vundefined.c | 4 ++-- gcc/testsuite/gcc.target/riscv/rvv/base/vcreate.c | 7 +++---- gcc/testsuite/gcc.target/riscv/rvv/base/vlmul_ext-1.c | 3 ++- .../gcc.target/riscv/rvv/base/zvfh-over-zvfhmin.c | 12 +----------- .../gcc.target/riscv/rvv/base/zvfhmin-intrinsic.c | 13 +------------ gcc/testsuite/lib/target-supports.exp | 2 -- 46 files changed, 69 insertions(+), 117 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

10 months, 1 week

Jump to page:

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

Tcwg-commits January 2024