January 2024 - Tcwg-commits - lists.linaro.org

[gcc] branch releases/gcc-13 updated (fc7d87e0ffa -> fe3093ca933)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch releases/gcc-13 in repository gcc. from fc7d87e0ffa Daily bump. new 5df872c05de AVR: Add AVR16EB, AVR16EA and AVR32EA devices. new fe3093ca933 AVR: target/113601 - Fix wrong data start for ATmega3208 an [...] The 2 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/config/avr/avr-mcus.def | 14 ++++++++++++-- gcc/doc/avr-mmcu.texi | 2 +- 2 files changed, 13 insertions(+), 3 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

1 year, 7 months

1
0
0 0

[gcc] branch master updated (305fe4f136a -> 6b678d8f96a)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository gcc. from 305fe4f136a aarch64: Fix eh_return for -mtrack-speculation [PR112987] new 6b678d8f96a AVR: target/113601 - Fix wrong data start for ATmega3208 an [...] The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/config/avr/avr-mcus.def | 4 ++-- 1 file changed, 2 insertions(+), 2 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

1 year, 7 months

1
0
0 0

[toolchain/ci/interesting-commits] branch master updated (855dfe807 -> 84849a199)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch master in repository toolchain/ci/interesting-commits. from 855dfe807 Add entry 1d5024f4f052c12e404d42d3b5bfe9c3e9fd27c4 from https [...] new 84849a199 Add entry 1d5024f4f052c12e404d42d3b5bfe9c3e9fd27c4 from https [...] The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: glibc/sha1/1d5024f4f052c12e404d42d3b5bfe9c3e9fd27c4/jira/description | 3 ++- glibc/sha1/1d5024f4f052c12e404d42d3b5bfe9c3e9fd27c4/status.txt | 2 +- .../tcwg_glibc_check/master-arm/details.txt | 1 + .../tcwg_glibc_check/master-arm/status.txt | 2 +- .../tcwg_glibc_check/status.txt | 2 +- 5 files changed, 6 insertions(+), 4 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

1 year, 7 months

1
0
0 0

[toolchain/ci/interesting-commits] branch master updated (195e70dff -> 855dfe807)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch master in repository toolchain/ci/interesting-commits. from 195e70dff Add entry a9fed5ea811c3fe3d5186d260494710d424786ef from https [...] new 855dfe807 Add entry 1d5024f4f052c12e404d42d3b5bfe9c3e9fd27c4 from https [...] The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: .../tcwg_glibc_check/master-arm/build_url | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

1 year, 7 months

1
0
0 0

[toolchain/ci/interesting-commits] branch master updated (e863fca12 -> 195e70dff)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch master in repository toolchain/ci/interesting-commits. from e863fca12 Add entry a9fed5ea811c3fe3d5186d260494710d424786ef from https [...] new 195e70dff Add entry a9fed5ea811c3fe3d5186d260494710d424786ef from https [...] The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: glibc/sha1/a9fed5ea811c3fe3d5186d260494710d424786ef/jira/description | 3 ++- glibc/sha1/a9fed5ea811c3fe3d5186d260494710d424786ef/status.txt | 2 +- .../tcwg_glibc_check/master-arm/details.txt | 1 + .../tcwg_glibc_check/master-arm/status.txt | 2 +- .../tcwg_glibc_check/status.txt | 2 +- 5 files changed, 6 insertions(+), 4 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

1 year, 7 months

1
0
0 0

[toolchain/ci/interesting-commits] branch master updated (7cb7e11f0 -> e863fca12)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch master in repository toolchain/ci/interesting-commits. from 7cb7e11f0 Add entry 026a84a54d3b6c23b999b793e2a6f8ecd211e3b8 from https [...] new e863fca12 Add entry a9fed5ea811c3fe3d5186d260494710d424786ef from https [...] The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: .../tcwg_glibc_check/master-arm/build_url | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

1 year, 7 months

1
0
0 0

[toolchain/ci/interesting-commits] branch master updated (776af422d -> 7cb7e11f0)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch master in repository toolchain/ci/interesting-commits. from 776af422d Add entry 026a84a54d3b6c23b999b793e2a6f8ecd211e3b8 from https [...] new 7cb7e11f0 Add entry 026a84a54d3b6c23b999b793e2a6f8ecd211e3b8 from https [...] The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: glibc/sha1/026a84a54d3b6c23b999b793e2a6f8ecd211e3b8/jira/description | 3 ++- glibc/sha1/026a84a54d3b6c23b999b793e2a6f8ecd211e3b8/jira/yaml | 3 ++- glibc/sha1/026a84a54d3b6c23b999b793e2a6f8ecd211e3b8/status.txt | 2 +- .../tcwg_glibc_check/master-arm/details.txt | 1 + .../tcwg_glibc_check/master-arm/status.txt | 2 +- .../tcwg_glibc_check/status.txt | 2 +- 6 files changed, 8 insertions(+), 5 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

1 year, 7 months

1
0
0 0

[toolchain/ci/interesting-commits] branch master updated (a0062bd7c -> 776af422d)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch master in repository toolchain/ci/interesting-commits. from a0062bd7c Add entry 9cc27336c9b6fc7b59d1adbf36f0a044a0b89a59 from https [...] new 776af422d Add entry 026a84a54d3b6c23b999b793e2a6f8ecd211e3b8 from https [...] The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: .../tcwg_glibc_check/master-arm/build_url | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

1 year, 7 months

1
0
0 0

[toolchain/ci/interesting-commits] branch master updated (ddcdb5b45 -> a0062bd7c)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch master in repository toolchain/ci/interesting-commits. from ddcdb5b45 Add entry 9cc27336c9b6fc7b59d1adbf36f0a044a0b89a59 from https [...] new a0062bd7c Add entry 9cc27336c9b6fc7b59d1adbf36f0a044a0b89a59 from https [...] The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: glibc/sha1/9cc27336c9b6fc7b59d1adbf36f0a044a0b89a59/jira/description | 3 ++- glibc/sha1/9cc27336c9b6fc7b59d1adbf36f0a044a0b89a59/jira/yaml | 3 ++- glibc/sha1/9cc27336c9b6fc7b59d1adbf36f0a044a0b89a59/status.txt | 2 +- .../tcwg_glibc_check/master-arm/details.txt | 1 + .../tcwg_glibc_check/master-arm/status.txt | 2 +- .../tcwg_glibc_check/status.txt | 2 +- 6 files changed, 8 insertions(+), 5 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

1 year, 7 months

1
0
0 0

[toolchain/ci/interesting-commits] branch master updated (34fba5f66 -> ddcdb5b45)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch master in repository toolchain/ci/interesting-commits. from 34fba5f66 Add entry 4d3f846b88d307d459a283617778fc11e9bd25ac from https [...] new ddcdb5b45 Add entry 9cc27336c9b6fc7b59d1adbf36f0a044a0b89a59 from https [...] The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: .../tcwg_glibc_check/master-arm/build_url | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

1 year, 7 months

1
0
0 0

[toolchain/ci/interesting-commits] branch master updated (db5f72ed4 -> 34fba5f66)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch master in repository toolchain/ci/interesting-commits. from db5f72ed4 Add entry 4d3f846b88d307d459a283617778fc11e9bd25ac from https [...] new 34fba5f66 Add entry 4d3f846b88d307d459a283617778fc11e9bd25ac from https [...] The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: glibc/sha1/4d3f846b88d307d459a283617778fc11e9bd25ac/jira/description | 3 ++- glibc/sha1/4d3f846b88d307d459a283617778fc11e9bd25ac/status.txt | 2 +- .../tcwg_glibc_check/master-arm/details.txt | 1 + .../tcwg_glibc_check/master-arm/status.txt | 2 +- .../tcwg_glibc_check/status.txt | 2 +- 5 files changed, 6 insertions(+), 4 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

1 year, 7 months

1
0
0 0

[toolchain/ci/interesting-commits] branch master updated (aa772a70a -> db5f72ed4)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch master in repository toolchain/ci/interesting-commits. from aa772a70a Add entry 7b31c02dd29168c90bc04944accdf754bbfb01a6 from https [...] new db5f72ed4 Add entry 4d3f846b88d307d459a283617778fc11e9bd25ac from https [...] The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: .../tcwg_glibc_check/master-arm/build_url | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

1 year, 7 months

1
0
0 0

[toolchain/ci/interesting-commits] branch master updated (0d209160b -> aa772a70a)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch master in repository toolchain/ci/interesting-commits. from 0d209160b Add entry 7b31c02dd29168c90bc04944accdf754bbfb01a6 from https [...] new aa772a70a Add entry 7b31c02dd29168c90bc04944accdf754bbfb01a6 from https [...] The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: glibc/sha1/7b31c02dd29168c90bc04944accdf754bbfb01a6/jira/description | 3 ++- glibc/sha1/7b31c02dd29168c90bc04944accdf754bbfb01a6/jira/yaml | 3 ++- glibc/sha1/7b31c02dd29168c90bc04944accdf754bbfb01a6/status.txt | 2 +- .../tcwg_glibc_check/master-arm/details.txt | 1 + .../tcwg_glibc_check/master-arm/reproduction_instructions.txt | 2 +- .../tcwg_glibc_check/master-arm/status.txt | 2 +- .../tcwg_glibc_check/status.txt | 2 +- 7 files changed, 9 insertions(+), 6 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

1 year, 7 months

1
0
0 0

[toolchain/ci/interesting-commits] branch master updated (26bdc5eec -> 0d209160b)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch master in repository toolchain/ci/interesting-commits. from 26bdc5eec Add entry 897b95a12b7fe549ec2cb8ef3a3f0e4fbabf9737 from https [...] new 0d209160b Add entry 7b31c02dd29168c90bc04944accdf754bbfb01a6 from https [...] The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: .../tcwg_glibc_check/master-arm/build_url | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

1 year, 7 months

1
0
0 0

[binutils-gdb] branch master updated (033c5df8401 -> 624c610dd46)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository binutils-gdb. from 033c5df8401 [gdb/testsuite] Fix regexp in vgdb_start new 624c610dd46 ld: Always call output_unknown_cmdline_warning The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: ld/ldmain.c | 1 + 1 file changed, 1 insertion(+) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

1 year, 7 months

1
0
0 0

[gcc] branch master updated (0614eb8440b -> 305fe4f136a)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository gcc. from 0614eb8440b modula2: add project regression test and badpointer tests new 305fe4f136a aarch64: Fix eh_return for -mtrack-speculation [PR112987] The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/config/aarch64/aarch64.cc | 75 ++++++++++++++++++------------------------- 1 file changed, 32 insertions(+), 43 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

1 year, 7 months

1
0
0 0

[gcc] branch master updated (660e17f0065 -> 0614eb8440b)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository gcc. from 660e17f0065 fold-const: Handle AND, IOR, XOR with stepped vectors [PR112971]. new 0614eb8440b modula2: add project regression test and badpointer tests The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/testsuite/gm2/pim/fail/badpointer.mod | 22 + gcc/testsuite/gm2/pim/fail/badpointer2.mod | 24 + gcc/testsuite/gm2/pim/fail/badpointer3.mod | 24 + .../gm2/projects/pim/run/pass/pegfive/pegfive.mod | 767 +++++++++++++++++++++ .../pegfive/projects-pim-run-pass-pegfive.exp} | 2 +- 5 files changed, 838 insertions(+), 1 deletion(-) create mode 100644 gcc/testsuite/gm2/pim/fail/badpointer.mod create mode 100644 gcc/testsuite/gm2/pim/fail/badpointer2.mod create mode 100644 gcc/testsuite/gm2/pim/fail/badpointer3.mod create mode 100644 gcc/testsuite/gm2/projects/pim/run/pass/pegfive/pegfive.mod copy gcc/testsuite/gm2/projects/{iso/run/pass/hello/projects-iso-run-pass-hello.ex [...] -- To stop receiving notification emails like this one, please contact the administrator of this repository.

1 year, 7 months

1
0
0 0

[gcc] branch master updated (6426d466779 -> 660e17f0065)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository gcc. from 6426d466779 analyzer: fix defaults in compound assignments from non-zer [...] new 90880e117aa testsuite/vect: Add target checks to refined patterns. new 660e17f0065 fold-const: Handle AND, IOR, XOR with stepped vectors [PR112971]. The 2 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/fold-const.cc | 31 ++++++++++++++++++++++ gcc/testsuite/gcc.dg/vect/no-scevccp-outer-7.c | 2 +- .../gcc.dg/vect/vect-outer-4c-big-array.c | 2 +- gcc/testsuite/gcc.dg/vect/vect-reduc-dot-s16a.c | 2 +- gcc/testsuite/gcc.dg/vect/vect-reduc-dot-s8a.c | 4 +-- gcc/testsuite/gcc.dg/vect/vect-reduc-dot-s8b.c | 2 +- gcc/testsuite/gcc.dg/vect/vect-reduc-dot-u16b.c | 2 +- gcc/testsuite/gcc.dg/vect/vect-reduc-dot-u8a.c | 2 +- gcc/testsuite/gcc.dg/vect/vect-reduc-dot-u8b.c | 2 +- gcc/testsuite/gcc.dg/vect/vect-reduc-pattern-1a.c | 2 +- .../gcc.dg/vect/vect-reduc-pattern-1b-big-array.c | 2 +- .../gcc.dg/vect/vect-reduc-pattern-1c-big-array.c | 2 +- gcc/testsuite/gcc.dg/vect/vect-reduc-pattern-2a.c | 2 +- .../gcc.dg/vect/vect-reduc-pattern-2b-big-array.c | 2 +- .../gcc.dg/vect/wrapv-vect-reduc-dot-s8b.c | 4 +-- .../gcc.target/riscv/rvv/autovec/pr112971.c | 18 +++++++++++++ 16 files changed, 65 insertions(+), 16 deletions(-) create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/pr112971.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

1 year, 7 months

1
0
0 0

[binutils-gdb] branch master updated (7ff4111cdee -> 033c5df8401)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository binutils-gdb. from 7ff4111cdee [gdb/testsuite] Fix gdb.base/eh_return.exp new 2ec7980408f [gdb/build] Workaround gcc PR113599 new 4201dd33a2b gas: Update NEWS new 033c5df8401 [gdb/testsuite] Fix regexp in vgdb_start The 3 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gas/NEWS | 60 ++++++++++++++++++++++++++---------------- gdb/gdbthread.h | 7 ++--- gdb/testsuite/lib/valgrind.exp | 5 +++- 3 files changed, 45 insertions(+), 27 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

1 year, 7 months

1
0
0 0

[binutils-gdb] branch binutils-2_42-branch updated (a0440fd9f79 -> ab35d4b9c2c)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch binutils-2_42-branch in repository binutils-gdb. from a0440fd9f79 aarch64: Update Architecture Extensions documentation new ab35d4b9c2c gas: Update NEWS The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gas/NEWS | 60 +++++++++++++++++++++++++++++++++++++----------------------- 1 file changed, 37 insertions(+), 23 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

1 year, 7 months

1
0
0 0

[binutils-gdb] branch master updated (0759c1bc9f0 -> 7ff4111cdee)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository binutils-gdb. from 0759c1bc9f0 Fix attach-twice.c testcase for AIX. new 7ff4111cdee [gdb/testsuite] Fix gdb.base/eh_return.exp The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gdb/testsuite/gdb.base/eh_return.exp | 16 +++++++++++++++- 1 file changed, 15 insertions(+), 1 deletion(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

1 year, 7 months

1
0
0 0

[gcc] branch master updated (5739d5fb541 -> 6426d466779)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository gcc. from 5739d5fb541 RISC-V: Add support for XCVsimd extension in CV32E40P new 4ffcceef813 modula2: correct prototype for lseek within gcc/m2/gm2-libs [...] new 6426d466779 analyzer: fix defaults in compound assignments from non-zer [...] The 2 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/analyzer/store.cc | 11 ++++- gcc/m2/gm2-libs/libc.def | 2 +- .../c-c++-common/analyzer/compound-assignment-5.c | 3 +- .../analyzer/compound-assignment-pr112969.c | 35 +++++++++++++++ gcc/testsuite/gcc.dg/plugin/infoleak-pr112969.c | 52 ++++++++++++++++++++++ gcc/testsuite/gcc.dg/plugin/plugin.exp | 1 + 6 files changed, 100 insertions(+), 4 deletions(-) create mode 100644 gcc/testsuite/c-c++-common/analyzer/compound-assignment-pr112969.c create mode 100644 gcc/testsuite/gcc.dg/plugin/infoleak-pr112969.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

1 year, 8 months

1
0
0 0

[gcc] branch master updated (3fc39658dfe -> 5739d5fb541)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository gcc. from 3fc39658dfe gcn: Add missing space to ASM_SPEC in gcn-hsa.h new 5739d5fb541 RISC-V: Add support for XCVsimd extension in CV32E40P The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/common/config/riscv/riscv-common.cc | 2 + gcc/config/riscv/constraints.md | 30 + gcc/config/riscv/corev.def | 156 ++ gcc/config/riscv/corev.md | 1908 ++++++++++++++++++++ gcc/config/riscv/predicates.md | 20 + gcc/config/riscv/riscv-builtins.cc | 1 + gcc/config/riscv/riscv-ftypes.def | 8 + gcc/config/riscv/riscv.cc | 8 + gcc/config/riscv/riscv.opt | 2 + gcc/doc/extend.texi | 886 +++++++++ gcc/doc/sourcebuild.texi | 3 + .../gcc.target/riscv/cv-simd-abs-b-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-abs-h-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-add-b-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-add-div2-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-add-div4-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-add-div8-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-add-h-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-add-sc-b-compile-1.c | 30 + .../gcc.target/riscv/cv-simd-add-sc-h-compile-1.c | 30 + .../gcc.target/riscv/cv-simd-and-b-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-and-h-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-and-sc-b-compile-1.c | 30 + .../gcc.target/riscv/cv-simd-and-sc-h-compile-1.c | 30 + .../gcc.target/riscv/cv-simd-avg-b-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-avg-h-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-avg-sc-b-compile-1.c | 30 + .../gcc.target/riscv/cv-simd-avg-sc-h-compile-1.c | 30 + .../gcc.target/riscv/cv-simd-avgu-b-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-avgu-h-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-avgu-sc-b-compile-1.c | 24 + .../gcc.target/riscv/cv-simd-avgu-sc-h-compile-1.c | 24 + .../gcc.target/riscv/cv-simd-cmpeq-b-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-cmpeq-h-compile-1.c | 11 + .../riscv/cv-simd-cmpeq-sc-b-compile-1.c | 30 + .../riscv/cv-simd-cmpeq-sc-h-compile-1.c | 30 + .../gcc.target/riscv/cv-simd-cmpge-b-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-cmpge-h-compile-1.c | 11 + .../riscv/cv-simd-cmpge-sc-b-compile-1.c | 30 + .../riscv/cv-simd-cmpge-sc-h-compile-1.c | 30 + .../gcc.target/riscv/cv-simd-cmpgeu-b-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-cmpgeu-h-compile-1.c | 11 + .../riscv/cv-simd-cmpgeu-sc-b-compile-1.c | 24 + .../riscv/cv-simd-cmpgeu-sc-h-compile-1.c | 24 + .../gcc.target/riscv/cv-simd-cmpgt-b-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-cmpgt-h-compile-1.c | 11 + .../riscv/cv-simd-cmpgt-sc-b-compile-1.c | 30 + .../riscv/cv-simd-cmpgt-sc-h-compile-1.c | 30 + .../gcc.target/riscv/cv-simd-cmpgtu-b-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-cmpgtu-h-compile-1.c | 11 + .../riscv/cv-simd-cmpgtu-sc-b-compile-1.c | 24 + .../riscv/cv-simd-cmpgtu-sc-h-compile-1.c | 24 + .../gcc.target/riscv/cv-simd-cmple-b-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-cmple-h-compile-1.c | 11 + .../riscv/cv-simd-cmple-sc-b-compile-1.c | 30 + .../riscv/cv-simd-cmple-sc-h-compile-1.c | 30 + .../gcc.target/riscv/cv-simd-cmpleu-b-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-cmpleu-h-compile-1.c | 11 + .../riscv/cv-simd-cmpleu-sc-b-compile-1.c | 24 + .../riscv/cv-simd-cmpleu-sc-h-compile-1.c | 24 + .../gcc.target/riscv/cv-simd-cmplt-b-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-cmplt-h-compile-1.c | 11 + .../riscv/cv-simd-cmplt-sc-b-compile-1.c | 30 + .../riscv/cv-simd-cmplt-sc-h-compile-1.c | 30 + .../gcc.target/riscv/cv-simd-cmpltu-b-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-cmpltu-h-compile-1.c | 11 + .../riscv/cv-simd-cmpltu-sc-b-compile-1.c | 24 + .../riscv/cv-simd-cmpltu-sc-h-compile-1.c | 24 + .../gcc.target/riscv/cv-simd-cmpne-b-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-cmpne-h-compile-1.c | 11 + .../riscv/cv-simd-cmpne-sc-b-compile-1.c | 30 + .../riscv/cv-simd-cmpne-sc-h-compile-1.c | 30 + .../gcc.target/riscv/cv-simd-cplxconj-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-cplxmul-i-compile-1.c | 11 + .../riscv/cv-simd-cplxmul-i-div2-compile-1.c | 11 + .../riscv/cv-simd-cplxmul-i-div4-compile-1.c | 11 + .../riscv/cv-simd-cplxmul-i-div8-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-cplxmul-r-compile-1.c | 11 + .../riscv/cv-simd-cplxmul-r-div2-compile-1.c | 11 + .../riscv/cv-simd-cplxmul-r-div4-compile-1.c | 11 + .../riscv/cv-simd-cplxmul-r-div8-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-dotsp-b-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-dotsp-h-compile-1.c | 11 + .../riscv/cv-simd-dotsp-sc-b-compile-1.c | 30 + .../riscv/cv-simd-dotsp-sc-h-compile-1.c | 30 + .../gcc.target/riscv/cv-simd-dotup-b-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-dotup-h-compile-1.c | 11 + .../riscv/cv-simd-dotup-sc-b-compile-1.c | 24 + .../riscv/cv-simd-dotup-sc-h-compile-1.c | 24 + .../gcc.target/riscv/cv-simd-dotusp-b-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-dotusp-h-compile-1.c | 11 + .../riscv/cv-simd-dotusp-sc-b-compile-1.c | 30 + .../riscv/cv-simd-dotusp-sc-h-compile-1.c | 30 + .../gcc.target/riscv/cv-simd-extract-b-compile-1.c | 23 + .../gcc.target/riscv/cv-simd-extract-h-compile-1.c | 23 + .../riscv/cv-simd-extractu-b-compile-1.c | 23 + .../riscv/cv-simd-extractu-h-compile-1.c | 23 + .../gcc.target/riscv/cv-simd-insert-b-compile-1.c | 23 + .../gcc.target/riscv/cv-simd-insert-h-compile-1.c | 23 + .../gcc.target/riscv/cv-simd-march-compile-1.c | 1765 ++++++++++++++++++ .../gcc.target/riscv/cv-simd-max-b-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-max-h-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-max-sc-b-compile-1.c | 30 + .../gcc.target/riscv/cv-simd-max-sc-h-compile-1.c | 30 + .../gcc.target/riscv/cv-simd-maxu-b-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-maxu-h-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-maxu-sc-b-compile-1.c | 24 + .../gcc.target/riscv/cv-simd-maxu-sc-h-compile-1.c | 24 + .../gcc.target/riscv/cv-simd-min-b-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-min-h-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-min-sc-b-compile-1.c | 30 + .../gcc.target/riscv/cv-simd-min-sc-h-compile-1.c | 30 + .../gcc.target/riscv/cv-simd-minu-b-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-minu-h-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-minu-sc-b-compile-1.c | 24 + .../gcc.target/riscv/cv-simd-minu-sc-h-compile-1.c | 24 + .../gcc.target/riscv/cv-simd-neg-b-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-neg-h-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-or-b-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-or-h-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-or-sc-b-compile-1.c | 30 + .../gcc.target/riscv/cv-simd-or-sc-h-compile-1.c | 30 + .../gcc.target/riscv/cv-simd-pack-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-pack-h-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-packhi-b-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-packlo-b-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-sdotsp-b-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-sdotsp-h-compile-1.c | 11 + .../riscv/cv-simd-sdotsp-sc-b-compile-1.c | 30 + .../riscv/cv-simd-sdotsp-sc-h-compile-1.c | 30 + .../gcc.target/riscv/cv-simd-sdotup-b-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-sdotup-h-compile-1.c | 11 + .../riscv/cv-simd-sdotup-sc-b-compile-1.c | 24 + .../riscv/cv-simd-sdotup-sc-h-compile-1.c | 24 + .../gcc.target/riscv/cv-simd-sdotusp-b-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-sdotusp-h-compile-1.c | 11 + .../riscv/cv-simd-sdotusp-sc-b-compile-1.c | 30 + .../riscv/cv-simd-sdotusp-sc-h-compile-1.c | 30 + .../riscv/cv-simd-shuffle-sci-h-compile-1.c | 11 + .../riscv/cv-simd-shuffle2-b-compile-1.c | 11 + .../riscv/cv-simd-shuffle2-h-compile-1.c | 11 + .../riscv/cv-simd-shufflei0-sci-b-compile-1.c | 19 + .../riscv/cv-simd-shufflei1-sci-b-compile-1.c | 19 + .../riscv/cv-simd-shufflei2-sci-b-compile-1.c | 19 + .../riscv/cv-simd-shufflei3-sci-b-compile-1.c | 19 + .../gcc.target/riscv/cv-simd-sll-b-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-sll-h-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-sll-sc-b-compile-1.c | 24 + .../gcc.target/riscv/cv-simd-sll-sc-h-compile-1.c | 24 + .../gcc.target/riscv/cv-simd-sra-b-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-sra-h-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-sra-sc-b-compile-1.c | 24 + .../gcc.target/riscv/cv-simd-sra-sc-h-compile-1.c | 24 + .../gcc.target/riscv/cv-simd-srl-b-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-srl-h-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-srl-sc-b-compile-1.c | 24 + .../gcc.target/riscv/cv-simd-srl-sc-h-compile-1.c | 24 + .../gcc.target/riscv/cv-simd-sub-b-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-sub-div2-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-sub-div4-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-sub-div8-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-sub-h-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-sub-sc-b-compile-1.c | 30 + .../gcc.target/riscv/cv-simd-sub-sc-h-compile-1.c | 30 + .../gcc.target/riscv/cv-simd-subrotmj-compile-1.c | 11 + .../riscv/cv-simd-subrotmj-div2-compile-1.c | 11 + .../riscv/cv-simd-subrotmj-div4-compile-1.c | 11 + .../riscv/cv-simd-subrotmj-div8-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-xor-b-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-xor-h-compile-1.c | 11 + .../gcc.target/riscv/cv-simd-xor-sc-b-compile-1.c | 30 + .../gcc.target/riscv/cv-simd-xor-sc-h-compile-1.c | 30 + gcc/testsuite/lib/target-supports.exp | 13 + 173 files changed, 7662 insertions(+) create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-abs-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-abs-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-add-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-add-div2-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-add-div4-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-add-div8-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-add-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-add-sc-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-add-sc-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-and-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-and-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-and-sc-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-and-sc-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-avg-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-avg-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-avg-sc-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-avg-sc-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-avgu-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-avgu-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-avgu-sc-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-avgu-sc-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpeq-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpeq-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpeq-sc-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpeq-sc-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpge-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpge-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpge-sc-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpge-sc-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpgeu-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpgeu-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpgeu-sc-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpgeu-sc-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpgt-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpgt-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpgt-sc-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpgt-sc-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpgtu-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpgtu-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpgtu-sc-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpgtu-sc-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmple-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmple-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmple-sc-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmple-sc-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpleu-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpleu-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpleu-sc-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpleu-sc-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmplt-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmplt-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmplt-sc-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmplt-sc-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpltu-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpltu-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpltu-sc-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpltu-sc-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpne-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpne-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpne-sc-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpne-sc-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cplxconj-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cplxmul-i-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cplxmul-i-div2-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cplxmul-i-div4-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cplxmul-i-div8-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cplxmul-r-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cplxmul-r-div2-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cplxmul-r-div4-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cplxmul-r-div8-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-dotsp-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-dotsp-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-dotsp-sc-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-dotsp-sc-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-dotup-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-dotup-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-dotup-sc-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-dotup-sc-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-dotusp-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-dotusp-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-dotusp-sc-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-dotusp-sc-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-extract-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-extract-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-extractu-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-extractu-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-insert-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-insert-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-march-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-max-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-max-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-max-sc-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-max-sc-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-maxu-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-maxu-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-maxu-sc-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-maxu-sc-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-min-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-min-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-min-sc-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-min-sc-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-minu-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-minu-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-minu-sc-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-minu-sc-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-neg-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-neg-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-or-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-or-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-or-sc-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-or-sc-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-pack-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-pack-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-packhi-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-packlo-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sdotsp-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sdotsp-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sdotsp-sc-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sdotsp-sc-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sdotup-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sdotup-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sdotup-sc-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sdotup-sc-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sdotusp-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sdotusp-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sdotusp-sc-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sdotusp-sc-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-shuffle-sci-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-shuffle2-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-shuffle2-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-shufflei0-sci-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-shufflei1-sci-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-shufflei2-sci-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-shufflei3-sci-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sll-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sll-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sll-sc-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sll-sc-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sra-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sra-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sra-sc-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sra-sc-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-srl-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-srl-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-srl-sc-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-srl-sc-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sub-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sub-div2-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sub-div4-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sub-div8-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sub-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sub-sc-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sub-sc-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-subrotmj-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-subrotmj-div2-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-subrotmj-div4-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-subrotmj-div8-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-xor-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-xor-h-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-xor-sc-b-compile-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-xor-sc-h-compile-1.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

1 year, 8 months

1
0
0 0

[binutils-gdb] branch binutils-2_42-branch updated (7231da9099d -> a0440fd9f79)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch binutils-2_42-branch in repository binutils-gdb. from 7231da9099d LoongArch: gas: Start a new frag after instructions that ca [...] new a0440fd9f79 aarch64: Update Architecture Extensions documentation The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gas/doc/c-aarch64.texi | 258 +++++++++++++++++++++++++++---------------------- 1 file changed, 142 insertions(+), 116 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

1 year, 8 months

1
0
0 0

[gcc] branch master updated (acc22d56e14 -> 3fc39658dfe)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository gcc. from acc22d56e14 RISC-V: remove param riscv-vector-abi. [PR113538] new 3fc39658dfe gcn: Add missing space to ASM_SPEC in gcn-hsa.h The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/config/gcn/gcn-hsa.h | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

1 year, 8 months

1
0
0 0

2025

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

Tcwg-commits January 2024