This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/v0.1_to_v1.0-85/tcwg_bmk-code_vect-cpu2017rate/gnu-arm-master-O3
in repository toolchain/ci/base-artifacts/tcwg_bmk-code_vect-cpu2017rate/gnu-arm-master-O3.
at b8312c8 onsuccess: #85: 1: [TCWG CI] https://ci.linaro.org/job/tcwg_b [...]
No new revisions were added by this update.
--
To stop receiving notification emails like this one, please contact
the administrator of this repository.
This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master
in repository gcc.
from e7a23bbf1f9 Daily bump.
new 9464e72bcc9 cpymem for RISC-V with v extension
The 1 revisions listed above as "new" are entirely new to this
repository and will be described in separate emails. The revisions
listed as "adds" were already present in the repository and have only
been added to this reference.
Summary of changes:
gcc/config/riscv/riscv-protos.h | 1 +
gcc/config/riscv/riscv-v.cc | 201 +++++++++++++++++++++
gcc/config/riscv/riscv.md | 8 +-
gcc/testsuite/gcc.target/riscv/rvv/base/cpymem-1.c | 71 ++++++++
gcc/testsuite/gcc.target/riscv/rvv/base/cpymem-2.c | 46 +++++
5 files changed, 324 insertions(+), 3 deletions(-)
create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/cpymem-1.c
create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/cpymem-2.c
--
To stop receiving notification emails like this one, please contact
the administrator of this repository.