Tcwg-commits July 2022

tcwg-commits@lists.linaro.org

6 participants
15101 discussions

[gcc] branch master updated (acb696b792e -> 208fbc779c7)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository gcc. from acb696b792e analyzer: add testcase of using closed fd without warning. new c785204735b d: Build the D sources in the front-end with -fno-exceptions new 208fbc779c7 d: Merge upstream dmd 56589f0f4, druntime 651389b5, phobos [...] The 2 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/d/Make-lang.in | 6 +- gcc/d/dmd/MERGE | 2 +- gcc/d/dmd/cparse.d | 118 +++- gcc/d/dmd/dmodule.d | 2 +- gcc/d/dmd/expressionsem.d | 8 + gcc/d/dmd/globals.d | 2 +- gcc/d/dmd/globals.h | 2 +- gcc/d/dmd/hdrgen.d | 17 +- gcc/d/dmd/mtype.d | 15 +- gcc/d/dmd/tokens.d | 5 +- gcc/d/dmd/tokens.h | 1 + gcc/d/dmd/typesem.d | 9 +- gcc/testsuite/gdc.test/compilable/test3004.d | 4 +- gcc/testsuite/gdc.test/compilable/vcg-ast.d | 3 + .../gdc.test/fail_compilation/diag_in_array.d | 20 + libphobos/libdruntime/MERGE | 2 +- libphobos/libdruntime/core/internal/parseoptions.d | 17 + libphobos/libdruntime/core/thread/osthread.d | 9 + libphobos/libdruntime/rt/aApply.d | 108 +++- libphobos/libdruntime/rt/aApplyR.d | 71 ++- libphobos/libdruntime/rt/aaA.d | 39 +- libphobos/libdruntime/rt/arrayassign.d | 83 ++- libphobos/libdruntime/rt/lifetime.d | 378 ++++++++---- libphobos/src/MERGE | 2 +- libphobos/src/std/complex.d | 4 +- libphobos/src/std/file.d | 35 +- libphobos/src/std/math/exponential.d | 648 ++++++++++++--------- 27 files changed, 1120 insertions(+), 490 deletions(-) create mode 100644 gcc/testsuite/gdc.test/fail_compilation/diag_in_array.d -- To stop receiving notification emails like this one, please contact the administrator of this repository.

2 years, 11 months

[toolchain/ci/interesting-commits] branch linaro-local/ci/tcwg_kernel updated (c5e6c22 -> ad1af28)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel in repository toolchain/ci/interesting-commits. from c5e6c22 Add regression dc969061c68e62328607d68215ed8b9ef4a1e4b1 from [...] new ad1af28 Add regression dc969061c68e62328607d68215ed8b9ef4a1e4b1 from [...] The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: llvm | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

2 years, 11 months

[toolchain/ci/qemu] branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-stable-defconfig updated (d495e432c0 -> 180c2f24d5)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-stable-defconfig in repository toolchain/ci/qemu. from d495e432c0 Merge tag 'pull-aspeed-20220630' of https://github.com/legoa [...] adds af2ae2e8ac bsd-user: Implement mount, umount and nmount adds c7b62b4a87 bsd-user: Implement symlink, symlinkat, readlink and readlinkat adds 0db0db8f23 bsd-user: implement chmod, fchmod, lchmod and fchmodat adds 79cfae0c1b bsd-user: Implement freebsd11_mknod, freebsd11_mknodat and mknodat adds 58af3e295c bsd-user: Implement chown, fchown, lchown and fchownat adds c6f0a7d91a bsd-user: Implement chflags, lchflags and fchflags adds 17a4d13cea bsd-user: Implement chroot and flock adds 5fbd8011ff bsd-user: Implement mkfifo and mkfifoat adds d3f29ddacd bsd-user: Implement pathconf, lpathconf and fpathconf adds 952d5d30d6 bsd-user: Implement undelete adds 3f1b0235f6 bsd-user: Remove stray 'inline' from do_bsd_close adds ba45b82518 Merge tag 'bsd-user-syscall-2022q2b-pull-request' of ssh://g [...] adds 4e245a9e26 target/riscv: Remove condition guarding register zero for au [...] adds b97028b8c5 target/riscv: Set env->bins in gen_exception_illegal adds 5dacdbaeaf target/riscv: Remove generate_exception_mtval adds a9814e3e08 target/riscv: Minimize the calls to decode_save_opc adds 2e98339918 target/riscv/pmp: guard against PMP ranges with a negative size adds 562009e47c target/riscv: Fix PMU CSR predicate function adds a5a92fd6ef target/riscv: Implement PMU CSR predicate function for S-mode adds d3be1299fb target/riscv: pmu: Rename the counters extension to pmu adds 18d6d89efc target/riscv: pmu: Make number of counters configurable adds b1675eeb3e target/riscv: Implement mcountinhibit CSR adds 621f35bb2f target/riscv: Add support for hpmcounters/hpmevents adds 3780e33732 target/riscv: Support mcycle/minstret write operation adds b509caceaa target/riscv: Fixup MSECCFG minimum priv check adds be2265c776 target/riscv: Ibex: Support priv version 1.11 adds 188000952c target/riscv: Don't force update priv spec version to latest adds ec2c62dacc hw/riscv: boot: Reduce FDT address alignment constraints adds 598ca83706 target/riscv: Set minumum priv spec version for mcountinhibit adds df01af337f target/riscv: Remove CSRs that set/clear an IMSIC interrupt [...] adds 435774992e target/riscv: Update default priority table for local interrupts adds e8e86b484e Merge tag 'pull-riscv-to-apply-20220703-1' of github.com:ali [...] adds 8e72ceee5c Rename docs/specs/fw_cfg.txt to .rst adds 701caa3d6a Convert fw_cfg.rst to reStructuredText syntax adds 839a482695 ui/console: allow display device to be labeled with given id adds 8c0d80245f ui/cocoa: Fix clipboard text release adds ada270cd18 hw/usb/canokey: Fix CCID ZLP adds 1042563027 hw/usb/canokey: fix compatibility of qemu-xhci adds 8607b5149e docs/system/devices/usb/canokey: remove limitations on qemu-xhci adds 927b968d1b hw: canokey: Remove HS support as not compliant to the spec adds dfe2382f06 Merge tag 'kraxel-20220704-pull-request' of https://gitlab.c [...] adds 070f735333 linux-user: Add LoongArch generic header files adds 9d5cd6587a linux-user: Add LoongArch signal support adds 3418fe25fa linux-user: Add LoongArch elf support adds 1f63019632 linux-user: Add LoongArch syscall support adds da8c70ea82 linux-user: Add LoongArch cpu_loop support adds 0caebb9160 scripts: add loongarch64 binfmt config adds fffca8f227 target/loongarch: remove badaddr from CPULoongArch adds 7d552f0e0a target/loongarch: Fix missing update CSR_BADV adds 7fe7eea6ff target/loongarch: Fix helper_asrtle_d/asrtgt_d raise wrong e [...] adds 9bc92b5013 target/loongarch: remove unused include hw/loader.h adds 0093b9a5ee target/loongarch: Adjust functions and structure to support [...] adds d32688ecdb default-configs: Add loongarch linux-user support adds 227e73c986 target/loongarch: Update README adds 490c03ab11 hw/intc/loongarch_pch_msi: Fix msi vector convertion adds 4f2c65877c hw/rtc/ls7a_rtc: Fix uninitialied bugs and toymatch writing [...] adds df11f3ea69 hw/rtc/ls7a_rtc: Fix timer call back function adds 53a5eb2e7a hw/rtc/ls7a_rtc: Remove unimplemented device in realized function adds e5c0367e2b hw/rtc/ls7a_rtc: Add reset function adds 6935f132e5 hw/rtc/ls7a_rtc: Fix rtc enable and disable function adds 582788c3fb hw/rtc/ls7a_rtc: Use tm struct pointer as arguments in toy_t [...] adds 59e52dcff7 hw/rtc/ls7a_rtc: Fix 'calculate' spelling errors adds 4623367697 target/loongarch: Fix the meaning of ECFG reg's VS field adds eb1e9ff8bb target/loongarch: Add lock when writing timer clear reg adds 1437479e5e Merge tag 'pull-la-20220704' of https://gitlab.com/rth7680/q [...] adds c1ca312a6f hw/rtc/ls7a_rtc: Drop unused inline functions adds 3517fb7267 target/loongarch: Clean up tlb when cpu reset adds f8d1ae8262 scripts/qemu-binfmt-conf: Add LoongArch to qemu_get_family() adds 0df0a66555 tcg/tci: Remove CONFIG_DEBUG_TCG_INTERPRETER adds ddf9326184 hw/intc/loongarch_ipi: Fix ipi device access of 64bits adds bf7ce37f8f hw/intc/loongarch_ipi: Fix mail send and any send function adds 19361471b5 Merge tag 'pull-la-20220705' of https://gitlab.com/rth7680/q [...] adds 9323af2e81 tests: fix test-cutils leaks adds e0a2602070 tests/fp: Do not build softfloat3 tests if TCG is disabled adds 94b731874a gitlab: normalize indentation in edk2/opensbi rules adds 37a2b95231 gitlab: tweak comments in edk2/opensbi jobs adds 6e131bf69b gitlab: honour QEMU_CI variable in edk2/opensbi jobs adds 3a751770ee gitlab-ci: Extend timeout for ubuntu-20.04-s390x-all to 75m adds 276dfd03f0 tests: wait max 120 seconds for migration test status changes adds 8d4e897a99 tests: wait for migration completion before looking for STOP event adds 6843ad8c03 tests: increase migration test converge downtime to 30 seconds adds 886dfe9db3 tests: use consistent bandwidth/downtime limits in migration tests adds 2116650254 disas: Remove libvixl disassembler adds 6d17020a80 po: add ukrainian translation adds 1ec8c2c01e meson.build: Require a recent version of libpng adds 7a890b7566 include/qemu/host-utils: Remove unused code in the *_overflo [...] adds d82423a697 Merge tag 'pull-request-2022-07-05' of https://gitlab.com/th [...] adds be9c61da9f xen/pass-through: merge emulated bits correctly adds c0e86b7624 xen/pass-through: don't create needless register group adds 39e19f5f67 Merge tag 'pull-xen-20220705' of https://xenbits.xen.org/git [...] adds 034d00d485 e1000: set RX descriptor status in a separate operation adds a495eba03c ebpf: replace deprecated bpf_program__set_socket_filter adds 180c2f24d5 Merge tag 'net-pull-request' of https://github.com/jasowang/ [...] No new revisions were added by this update. Summary of changes: .gitlab-ci.d/custom-runners/ubuntu-20.04-s390x.yml | 1 + .gitlab-ci.d/edk2.yml | 133 +- .gitlab-ci.d/opensbi.yml | 134 +- MAINTAINERS | 4 - bsd-user/bsd-file.h | 392 +- bsd-user/freebsd/os-syscall.c | 118 + configs/targets/loongarch64-linux-user.mak | 3 + disas.c | 3 - disas/arm-a64.cc | 101 - disas/libvixl/LICENCE | 30 - disas/libvixl/README | 11 - disas/libvixl/meson.build | 7 - disas/libvixl/vixl/a64/assembler-a64.h | 4624 -------------------- disas/libvixl/vixl/a64/constants-a64.h | 2116 --------- disas/libvixl/vixl/a64/cpu-a64.h | 83 - disas/libvixl/vixl/a64/decoder-a64.cc | 877 ---- disas/libvixl/vixl/a64/decoder-a64.h | 275 -- disas/libvixl/vixl/a64/disasm-a64.cc | 3495 --------------- disas/libvixl/vixl/a64/disasm-a64.h | 177 - disas/libvixl/vixl/a64/instructions-a64.cc | 622 --- disas/libvixl/vixl/a64/instructions-a64.h | 757 ---- disas/libvixl/vixl/code-buffer.h | 113 - disas/libvixl/vixl/compiler-intrinsics.cc | 144 - disas/libvixl/vixl/compiler-intrinsics.h | 155 - disas/libvixl/vixl/globals.h | 155 - disas/libvixl/vixl/invalset.h | 775 ---- disas/libvixl/vixl/platform.h | 39 - disas/libvixl/vixl/utils.cc | 142 - disas/libvixl/vixl/utils.h | 286 -- disas/meson.build | 5 - docs/specs/{fw_cfg.txt => fw_cfg.rst} | 211 +- docs/specs/index.rst | 1 + docs/system/devices/canokey.rst | 10 - ebpf/ebpf_rss.c | 2 +- hw/intc/loongarch_ipi.c | 92 +- hw/intc/loongarch_pch_msi.c | 22 +- hw/loongarch/loongson3.c | 6 +- hw/net/e1000.c | 5 +- hw/riscv/boot.c | 4 +- hw/rtc/ls7a_rtc.c | 154 +- hw/usb/canokey.c | 31 +- hw/xen/xen_pt_config_init.c | 25 +- include/exec/poison.h | 2 - include/hw/intc/loongarch_ipi.h | 7 +- include/hw/intc/loongarch_pch_msi.h | 2 + include/qemu/host-utils.h | 65 - include/ui/console.h | 1 + linux-user/elfload.c | 91 + linux-user/loongarch64/cpu_loop.c | 96 + linux-user/loongarch64/signal.c | 335 ++ linux-user/loongarch64/sockbits.h | 11 + linux-user/loongarch64/syscall_nr.h | 312 ++ linux-user/loongarch64/target_cpu.h | 34 + linux-user/loongarch64/target_elf.h | 12 + linux-user/loongarch64/target_errno_defs.h | 12 + linux-user/loongarch64/target_fcntl.h | 11 + linux-user/{arm => loongarch64}/target_prctl.h | 0 linux-user/loongarch64/target_resource.h | 11 + linux-user/loongarch64/target_signal.h | 13 + linux-user/loongarch64/target_structs.h | 11 + linux-user/loongarch64/target_syscall.h | 48 + linux-user/loongarch64/termbits.h | 11 + linux-user/syscall_defs.h | 6 +- meson.build | 6 +- po/LINGUAS | 1 + po/uk.po | 75 + scripts/clean-header-guards.pl | 4 +- scripts/clean-includes | 2 +- scripts/coverity-scan/COMPONENTS.md | 3 - scripts/gensyscalls.sh | 2 + scripts/qemu-binfmt-conf.sh | 9 +- target/arm/cpu.c | 7 - target/loongarch/README | 39 +- target/loongarch/cpu.c | 39 +- target/loongarch/cpu.h | 8 +- target/loongarch/csr_helper.c | 2 + target/loongarch/gdbstub.c | 2 +- target/loongarch/helper.h | 2 + target/loongarch/insn_trans/trans_privileged.c.inc | 36 + target/loongarch/internals.h | 2 + target/loongarch/op_helper.c | 10 +- target/riscv/cpu.c | 17 +- target/riscv/cpu.h | 24 +- target/riscv/cpu_bits.h | 30 +- target/riscv/cpu_helper.c | 134 +- target/riscv/csr.c | 857 ++-- target/riscv/insn_trans/trans_privileged.c.inc | 4 + target/riscv/insn_trans/trans_rvh.c.inc | 2 + target/riscv/insn_trans/trans_rvi.c.inc | 10 +- target/riscv/machine.c | 25 + target/riscv/meson.build | 3 +- target/riscv/pmp.c | 3 + target/riscv/pmu.c | 32 + target/riscv/pmu.h | 28 + target/riscv/translate.c | 31 +- tcg/tci/tcg-target.c.inc | 7 - tcg/tci/tcg-target.h | 5 - tests/fp/meson.build | 3 + tests/qtest/migration-helpers.c | 14 + tests/qtest/migration-test.c | 59 +- tests/tcg/riscv64/Makefile.softmmu-target | 21 + tests/tcg/riscv64/issue1060.S | 53 + tests/tcg/riscv64/semihost.ld | 21 + tests/unit/test-cutils.c | 42 +- ui/cocoa.m | 4 +- ui/console.c | 41 +- 106 files changed, 3178 insertions(+), 15972 deletions(-) create mode 100644 configs/targets/loongarch64-linux-user.mak delete mode 100644 disas/arm-a64.cc delete mode 100644 disas/libvixl/LICENCE delete mode 100644 disas/libvixl/README delete mode 100644 disas/libvixl/meson.build delete mode 100644 disas/libvixl/vixl/a64/assembler-a64.h delete mode 100644 disas/libvixl/vixl/a64/constants-a64.h delete mode 100644 disas/libvixl/vixl/a64/cpu-a64.h delete mode 100644 disas/libvixl/vixl/a64/decoder-a64.cc delete mode 100644 disas/libvixl/vixl/a64/decoder-a64.h delete mode 100644 disas/libvixl/vixl/a64/disasm-a64.cc delete mode 100644 disas/libvixl/vixl/a64/disasm-a64.h delete mode 100644 disas/libvixl/vixl/a64/instructions-a64.cc delete mode 100644 disas/libvixl/vixl/a64/instructions-a64.h delete mode 100644 disas/libvixl/vixl/code-buffer.h delete mode 100644 disas/libvixl/vixl/compiler-intrinsics.cc delete mode 100644 disas/libvixl/vixl/compiler-intrinsics.h delete mode 100644 disas/libvixl/vixl/globals.h delete mode 100644 disas/libvixl/vixl/invalset.h delete mode 100644 disas/libvixl/vixl/platform.h delete mode 100644 disas/libvixl/vixl/utils.cc delete mode 100644 disas/libvixl/vixl/utils.h rename docs/specs/{fw_cfg.txt => fw_cfg.rst} (58%) create mode 100644 linux-user/loongarch64/cpu_loop.c create mode 100644 linux-user/loongarch64/signal.c create mode 100644 linux-user/loongarch64/sockbits.h create mode 100644 linux-user/loongarch64/syscall_nr.h create mode 100644 linux-user/loongarch64/target_cpu.h create mode 100644 linux-user/loongarch64/target_elf.h create mode 100644 linux-user/loongarch64/target_errno_defs.h create mode 100644 linux-user/loongarch64/target_fcntl.h copy linux-user/{arm => loongarch64}/target_prctl.h (100%) create mode 100644 linux-user/loongarch64/target_resource.h create mode 100644 linux-user/loongarch64/target_signal.h create mode 100644 linux-user/loongarch64/target_structs.h create mode 100644 linux-user/loongarch64/target_syscall.h create mode 100644 linux-user/loongarch64/termbits.h create mode 100644 po/uk.po create mode 100644 target/riscv/pmu.c create mode 100644 target/riscv/pmu.h create mode 100644 tests/tcg/riscv64/Makefile.softmmu-target create mode 100644 tests/tcg/riscv64/issue1060.S create mode 100644 tests/tcg/riscv64/semihost.ld -- To stop receiving notification emails like this one, please contact the administrator of this repository.

2 years, 11 months

[toolchain/ci/linux] branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-stable-defconfig updated (d284268f74c8 -> 41fd7a957782)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-stable-defconfig in repository toolchain/ci/linux. from d284268f74c8 Merge v5.18.8 adds ea32b27e2f8c tick/nohz: unexport __init-annotated tick_nohz_full_setup() adds 3ecbe7846818 clocksource/drivers/ixp4xx: Drop boardfile probe path adds 0909f524e83e bcache: memset on stack variables in bch_btree_check() and [...] adds cfc89a378751 hinic: Replace memcpy() with direct assignment adds 90055509b30a powerpc/ftrace: Remove ftrace init tramp once kernel init [...] adds 63493188ab3a io_uring: fix not locked access to fixed buf table adds 64ef7e725db4 Linux 5.18.9 adds 41fd7a957782 Merge v5.18.9 No new revisions were added by this update. Summary of changes: Makefile | 2 +- arch/powerpc/include/asm/ftrace.h | 4 ++- arch/powerpc/kernel/trace/ftrace.c | 15 ++++++++-- arch/powerpc/mm/mem.c | 2 ++ drivers/clocksource/Kconfig | 2 +- drivers/clocksource/timer-ixp4xx.c | 25 ----------------- drivers/md/bcache/btree.c | 1 + drivers/md/bcache/writeback.c | 1 + drivers/net/ethernet/huawei/hinic/hinic_devlink.c | 4 +-- fs/io_uring.c | 34 ++++++++++++----------- include/linux/platform_data/timer-ixp4xx.h | 11 -------- kernel/time/tick-sched.c | 1 - 12 files changed, 40 insertions(+), 62 deletions(-) delete mode 100644 include/linux/platform_data/timer-ixp4xx.h -- To stop receiving notification emails like this one, please contact the administrator of this repository.

2 years, 11 months

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-stable-defconfig updated (b0da3c6fa44b -> b484cbbc682c)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-stable-defconfig in repository toolchain/ci/llvm-project. from b0da3c6fa44b [VPlan] Move setDebugLocFromInst to VPTransformState (NFC). adds 5d787689b145 [RISCV] Match RISCVISD::ADD_LO in SelectAddrRegImm. adds 5148c685e3bb [mlir][complex] Inverse canonicalization between exp and log adds 7788b0c09754 [lsan] malloc_usable_size returns 0 for nullptr adds 7e4ab9d5b8b8 [RISCV] Add more SHXADD isel patterns. adds 1ecfc12b0c67 [Bazel] Make `builtin_headers_gen` as subset of CMake's `c [...] adds f7819ce166bc [FPEnv] Allow CompoundStmt to keep FP options adds 8679cbc29fb7 Reland "[NFC] Add a missing test for for clang-repl" adds 022bd92c78ed [LowerMatrixMultiplication] Switch dummy values from undef [...] adds 6956840b5c00 Revert "Reland "[NFC] Add a missing test for for clang-repl"" adds 0f45eaf0da1f [RISCV] Add a scavenge spill slot when use ADDI to compute [...] adds 53dc0f107877 [NFC] Switch a few uses of undef to poison as placeholders [...] adds d100a30a5406 [AArch64] Regenerate more tests. NFC adds d71a8bb157ea [MLIR][Affine] Allow affine-expr on RHS in IntegerSet adds 13d58ff9f373 [RISCV] Replace call to APInt::countTrailingZeros with uin [...] adds 2aea8af25136 [libc++] Make _LIBCPP_DEBUG_RANDOMIZE_RANGE a function adds e1f61d864214 [gn build] Port 2aea8af25136 adds c1c3134ac422 [InstCombine] add tests for and-of-negated-lowbitmask; NFC adds f9f40aa10d98 [InstCombine] fold negated low-bit-mask to cmp+select adds b1f0efc06acc [clang-format] Tweak help text a bit adds 134363208b92 [clang] Fix gcc-6 compilation error. (NFC) adds a65a3bffd31f [clang-tidy] Don't treat invalid branches as identical adds f7a80c3d08d4 [clang-tidy] Properly forward clang-tidy output when runni [...] adds 2c3784cff859 [SCEV] recognize llvm.annotation intrinsic adds e98e13ac8f38 [mlir][Vector] Fold ShuffleOp(SplatOp(X), SplatOp(X)) to S [...] adds d2a35e4d39fe [AIX] Handling the label alignment of a global variable wi [...] adds 93d6fdfc232c [Driver] Ignore the clang modules validation-related flags [...] adds 8eb4dcb73747 [RISCV] Move some SHXADD matching cases into a ComplexPatt [...] adds d36e09cfe591 [RISCV] Add more SHXADD patterns. adds 1063dfc02853 [mlir][openmp] Added omp.taskloop adds 7283f48a05de [IR] Remove support for insertvalue constant expression adds b4694229aa9d [LV] Simplify setDebugLocFromInst by using early exit (NFC). adds f0089fae1d7e [AArch64] Add additional tests for D120481. adds 7fbf55c927f2 [mlir][Tensor] Move ParallelInsertSlice to the tensor dialect adds 9604601c9394 [SimplifyCFG] Remove redundant checks for hoisting (NFCI) adds 4887d047a31f [libc++][NFC] Replace enable_if with __enable_if_t in a fe [...] adds 04f6bf482b86 Revise outdated parts of the developer policy. adds 5f0a054f8954 [pseudo] Remove duplicated code in ClangPseudo.cpp adds c9fb3c6ea6cc [mlir][Tensor] Update ParallelInsertSlicOp semantics to ma [...] adds f4dd977537dc [AST] Use canonical constraint declaration for ASTContext: [...] adds 42f5b0509ded [mlir][NFC] Fix various warnings generated by GCC 9 adds cce64e7a9cba [DAG] visitTRUNCATE - move GetDemandedBits AFTER SimplifyD [...] adds f90f0e8fe7f5 [AMDGPU][GFX10][DOC][NFC] Update assembler syntax description adds bf89d24f5319 [AArch64] NFC: Move safe predicate casting to a separate f [...] adds 740633ff08ff [flang] Add TODO for derived types with final procedure adds 4905bcac00e6 [ConstantFolding] Check return value of ConstantFoldInstOp [...] adds 8e70258b18ba [AMDGPUCodeGenPrepare] Check result of ConstantFoldBinaryO [...] adds 19a1e20b8a0f [VectorCombine] Improve shuffle select shuffle-of-shuffles adds 25607d143d1d [libc++] Implement `std::ranges::merge` adds 3912928aa891 [gn build] Port 25607d143d1d adds 32a76fc292d9 [SCEVExpander] Avoid ConstantExpr::get() (NFCI) adds 93cbdaef0455 [Reassociate] Avoid ConstantExpr::get() adds 2de05afc192d [SLP] Peek into loads when hitting the RecursionMaxDepth adds 2ab260eecfab [llvm-ar][test] Add additional MRI script testing adds 4e6c30c8354f [libc] Add a separate algorithm_test. adds d7697c175db9 [flang] Avoid segfault when defining op is not a fir::Convert adds f93cd56262d1 [BPI] Avoid ConstantExpr::get() adds aa78c5298ea3 Fix MLIR Python CMake bug causing duplicate sources target. adds 644a965c1efe [LV] Vectorize cases with larger number of RT checks, exec [...] adds c06d0b4d02ea [RISCV] Add ADDI instr for computing FrameIndex address adds c146af3f469a [LoopVectorize][NFC] Reinstate TTICapture workaround for gcc-6 adds 8471c6861992 [LTO] Update remark test after 644a965c1efef6. adds 89cb8cae606b [Bitcode] Use bitcode input for test (NFC) adds abbd684c02c7 [InstCombine] Avoid ConstantExpr::get() in phi binop fold adds 10ebaf76860e [SLP] add test for load combining + shuffling; NFC adds fdf505f3f223 [mlir][OpenMP] omp.task translation to LLVM IR adds 2bfca3561466 [X86] Disable combineVectorSizedSetCCEquality for soft float. adds 5785717e18d5 [AArch64] Add support for insert/extract for nxv1i1 types. adds 2fde26dfcabe [mlir][Linalg][NFC] Make getReassociationMapForFoldingUnit [...] adds 9eb657278611 [LV] Add back CantReorderMemOps remark. adds c3839c0b46a9 CombineContractBroadcast should not create dims unused in LHS+RHS adds bc70ba814dc1 Use add_llvm_install_targets for install-llvmlibc adds b37dafd5dc83 [pseudo] Store shift and goto actions in a compact structu [...] adds 12d26ce9b0ec [flang] Make code more homogenous in CodeGen adds 47bdf53a5dba [clang-format] Break on AfterColon only if not followed by [...] adds 1ab37d996ce3 [clang-format] Update documentation adds 2a82c15f63d4 [LV] Consider runtime checks profitable if scalar cost is zero. adds 623250b51139 [X86] Regenerate fold-tied-op.ll test checks adds a4e2c1f76295 [Orc][LLJIT] Use JITLink on RISC-V adds b6178ccfe852 [OffloadPackager] Use appropriate kind for LTO bitcode adds 4276d00b1253 [InstCombine] add helper function for sub-of-min/max folds; NFC adds 8ef053273abf [InstCombine] add tests for sub of smin/smax; NFC adds 142aca7741d5 [InstCombine] fold sub of min/max of sub with common operand adds b2b4c8721db0 [InstCombine] Make use of low zero bits to determine exact [...] adds 063500afc0b8 [RISCV][NFC] Merge the isolated decleration into foreach. adds 98c6a3c0c220 [NFC][ASTImporter] remove the unnecessary condition checks [...] adds 85318d328102 [NFC] Remove unused test inputs adds 939352b6ec31 [RISCV][Clang] Teach RISCVEmitter to generate BitCast for [...] adds 5b4851ed9113 [LoongArch] Add codegen support for load/store operations adds b940fe6fe2af [LoongArch] Add codegen support for conditional branches adds 3610d5f5d4c2 [LoongArch] Add initial support for function calls adds 0c01f42fad41 [llvm-objcopy] -O binary: align sh_offset for section chan [...] adds 3e01af093f92 [mlir] Add InferIntRangeInterface to gpu.launch adds 2028fe6fbca6 [lld-macho] Handle LOH_ARM64_ADRP_LDR_GOT optimization hints adds 4996e3f68315 [test] Check for more -fsanitize=array-bounds behavior adds 66790b70ea14 [RISCV] Rename some variables for clarity. NFC adds f27672924e36 [RISCV] Replace an explicit check with an assert. adds 7a550212e8ff [clang-tidy] Fix confusable identifiers interaction with D [...] adds b094c737cd85 [flang] Avoid opaque pointer issue with character array su [...] adds b69c75d53f8d Revert "[VectorCombine] Improve shuffle select shuffle-of- [...] adds 00927334df9a [libc++] Use __is_exactly_{input, forward}_iterator adds 0d0bd17fcfbd [libc++] Fix __split_buffer::__construct_at_end definition [...] adds 4de0680fbf4e Fix use of pointer arithmetic instead of iterators. adds df5c981be35a [mlir][Linalg] Add DropUnitDims support for tensor::Parall [...] adds 774fc6349093 [LV] Consider minimum vscale assmuption for RT check cost. adds dfb77f2e99a1 [LLD][ELF] Add FORCE_LLD_DIAGNOSTICS_CRASH to force LLD to crash adds 77b13a57a930 [AArch64][SME] Add SME addha/va intrinsics adds 00cb1c33ee2e [InstCombine] add negtive tests for (%x & C) == 0 -> %x u< [...] adds dc46ae6df5f7 [lldb] Add support to load object files from thin archives adds b6ad8cbb3575 [gn build] (manually) port dfb77f2e99a1 adds b66220f25aea [InstCombine] [NFC] use C.isNegatedPowerOf2() instead of ( [...] adds 220366d5b545 [gn build] (manually) port 6b3956e123db adds b43dd2f6c4a3 [InstCombine] improve fold for icmp_eq_and to icmp_ult adds 271b470f3f1a [IndVars] Precommit test with redundant FPToSI. adds f8e658ec9ff5 [OpenCL] Remove fast_ half geometric builtins adds f6fa9985900e Fix tests with non-default CLANG_DEFAULT_LINKER adds 1666f09933ee [ARM] Add Support for Cortex-M85 adds ba14e4d65cdd [LLDB] Disable TestGdbRemoteFork* for Arm/AArch64 Linux adds f03b876e7e95 Reland "Reland "[NFC] Add a missing test for for clang-repl"" adds 98e52e8bff52 [VE] Restructure eliminateFrameIndex adds 9ad38e5288a1 Revert "[VE] Restructure eliminateFrameIndex" adds 3897d3cf71ef [clang-tidy] By-pass portability issues in confusable-iden [...] adds bc366183a592 Correct XFAIL according to bot owner's advice adds da5a6b2bf574 [VE] Restructure eliminateFrameIndex adds 3b2496e8faae [LLDB] Skip TestTwoHitsOneActual.py on Arm/AArch64 Linux adds 989270628226 Updating office hours adds 3c043ab007a1 [MLIR][Affine] Allow `<=` in IntegerSet constraints adds b7b11091efd2 [LLDB] Fix decorator import in TestTwoHitsOneActual.py adds 04c5fed5e0c6 [NFC] Fix wrong comment. adds e6ff553979e8 [clang-extdef-mapping] Directly process .ast files adds 02ab87f54305 [SimplifyCFG] Add additional jump threading test (NFC) adds ebb78a95cede [LV] Remove stray dbgs() call after 774fc63490939. adds dc969061c68e [SimplifyCFG] Thread all predecessors with same value at once adds 9fbf1107cc76 [pseudo] Eliminate LRTable::Action. NFC adds 8cd79bc12c36 [AMDGPU][GlobalISel] Support register offsets for SMRDs. adds 4696a33dfaef [AMDGPU][NFC] Refine matching SMRD offsets. adds 70c0d92930b2 [pseudo] Use the prebuilt cxx grammar for the lit tests, NFC. adds 6e2058e58832 [Compiler-RT] Remove FlushViewOfFile call when unmapping [...] adds e4d1d0cc2c9c [SCEV] Fix isImpliedViaMerge() with values from previous i [...] adds b27d6ffe4e4a [RuntimeDyld] Fix R_AARCH64_TSTBR14 relocation adds d26344731128 [pseudo] Fix the build for the benchmark tool. adds d1af09ad9617 [AMDGPU] gfx11 Generate VOPD Instructions adds f10d271ae27f [clang][dataflow] Handle null pointers of type std::nullptr_t adds 935570b2ad80 [ConstExpr] Don't create div/rem expressions adds 9ab67cc8bfe7 [pseudo] Implement guard extension. adds cccc03df3c17 [gn build] Port d1af09ad9617 adds cc6462a475e2 [mlir][tensor][bufferize][NFC] Clean up test case adds 0483c91eee9e [AMDGPU] gfx11 CodeGen for new DPP instructions adds 6c3c5f8069d9 [mlir][memref] Improve type inference for rank-reducing subviews adds a4772cbaf0dc Revert "[SimplifyCFG] Thread branches on same condition in [...] adds fb0654ced388 [mlir][interfaces][NFC] Remove ViewLikeInterface::expandToRank adds 58809a1eb1af [mlir][memref][NFC] Silence compiler warnings adds c35a6454b1af [BUILD] Add missed CMakeLists.txt change from dfb77f2 adds 12fd00ee1777 [AMDGPU] Add patterns for GFX11 v_minmax and v_maxmin inst [...] adds ed3b040b54f4 [MLIR][Presburger] Rename attachments to identifiers in Pr [...] adds e7a0fa4df00c [DAG] foldAddSubOfSignBit - don't bother creating the new [...] adds 7068c843d254 [DAG] visitREM - use isAllOnesOrAllOnesSplat instead of is [...] adds 988d4f576fdf Revert "[mlir][sparse] add more unittest cases to sparse d [...] adds e70ea18e2fde [Assembler] Name globals in test (NFC) adds 5493f8fc59ca [VectorCombine] Improve shuffle select shuffle-of-shuffles adds 07b185ed8157 [Thumb2] Remove unneeded IR from MIR test (NFC) adds 4dbc2876cff2 [AMDGPU] GFX11 trivial NFC tweaks adds a2158374ba1a [mlir][LLVMIR] Apply CallOp/CallableInterface on suitable [...] adds b8dbc6ffea93 [HLSL] Add ExternalSemaSource & vector alias adds dbf6ab5ef9ae [LSR] Fix bug for optimizing unused IVs to final values adds 7b1ff859feaa [gn build] Port b8dbc6ffea93 adds 5d7fa481cf4d [analyzer] Do not emit redundant SymbolCasts adds 2df120784af4 [analyzer] Fix assertion in simplifySymbolCast adds f51c47d98791 Revert "[lldb/test] Don't use preexec_fn for launching inferiors" adds 3f58177d7ffa [llvm-lib] Ignore /NODEFAULTLIB flag adds 0bb1bf1b1761 [LinkerWrapper] Add AMDGPU specific options to the LLD invocation adds f2beca908d4e [mlir][tblgen] Consistently use `$_ctxt` instead of `$_ctx` adds b170d856a3a3 [SimplifyCFG] Skip hoisting common instructions that retur [...] adds a0468a56f09b [InstCombine] add tests for sqrt libcalls; NFC adds 1562b1dcb978 [InstCombine] avoid conflict between CHECK prefix and valu [...] adds 312116748890 [pseudo] Add error-recovery framework & brace-based recovery adds d27d0a673c64 [Libomptarget][NFC] Make Libomptarget use the LLVM naming [...] adds 1d27faa5fec0 [AMDGPU] NFC. Add a test of the error message for assembli [...] adds 3ff319c69047 [PowerPC] PPCTLSDynamicCall does not preserve LiveIntervals adds c15bcad2f9c3 [RISCV] Update PreprocessISelDAG to use RemoveDeadNodes. adds a1cd3f49b680 [RISCV] Use a switch statement in PreprocessISelDAG. NFC adds ac3e26bcffa2 [RISCV] Add more SHXADD tests. NFC adds 05130a6ba7d9 new clang-tidy checker for assignments within condition cl [...] adds 6bb17d7fac6d [gn build] Port 05130a6ba7d9 adds 40af95d80bcb [clang-tools-extra] Fix a link in ReleaseNotes.rst adds 5cca2ef3c35a [LLDB] Remove TestLoadUnload.py Arm/Linux Xfail decorator adds a6e63e35ede4 [NFC][HLSL] Add tests for vector alias. Remove dead code. adds bb9b30ffbe7c [LLDB] Remove TestLoadUnload.py Arm/Linux Xfail decorator adds f553287b5889 [RISCV][Driver] Add libm linking to `RISCVToolchain` for C++ adds 9b1cf2e2b2a8 Fix running orc-rt tests with LLVM_BUILD_EXTERNAL_COMPILER [...] adds b97013fd6097 [AArch64][GlobalISel] Add support for sret demotion. adds 43d5c4d5394e [OpenMP] add 4 custom APIs supporting MSVC OMP codegen adds ab9cdf09f4f0 [mlir:Parser] Don't use strings for the "ugly" form of Att [...] adds 088bb8a328e0 [RISCV] Add more SHXADD patterns where the input is (and ( [...] adds ea8b811bf800 [lldb/Core] Fix finite progress event reporting adds 18e4674ea6fe [Sanitizer][Darwin] Fix log-path_test.cpp adds 92edd74b37c7 Allow non-variadic functions to be attributed with `__attr [...] adds db3013d684dd [mlir] Silence warnings when building with Clang ToT adds 18f230a89aa2 [Clang] Silence warning when building with MSVC 2022 adds 0880b9d52620 [Clang][unittests] Silence trucation warning with MSVC 2022 adds cf74b7ec80a8 [mlir][Vector] Fold InsertOp(SplatOp(X), SplatOp(X)) to Sp [...] adds 8ccc7e0aa461 [WebAssembly][NFC] Refactor table handling in WebAssembly: [...] adds 4dc46a174bf7 Revert "[WebAssembly][NFC] Refactor table handling in WebA [...] adds 484b4f357980 [WebAssembly][NFC] Refactor table handling in WebAssembly: [...] adds 35155a071678 [BOLT] Change mutex implementation adds 8bc5e7ac519f [AMDGPU] Additional liveness tests for si-optimize-exec-ma [...] adds e0612c91cd16 [ELF] Optimize getInputSections. NFC adds 3decc2f04d63 [mlir][Bazel] Fix Bazel build after a2158374ba1a6f81f4cce3 [...] adds 5b1ec705904a [LoongArch] Support lowering FrameIndex adds 9936d732cd17 [PowerPC] Simplify test for PR33636 (NFC) adds c2d1d9f942a4 [LoongArch] Implement prologue/epilogue insertion adds 02b38ba8aa6e [ConstFold] Salvage some div/rem folding test (NFC) adds 11950efe0682 [ConstExpr] Remove div/rem constant expressions adds 8ee913d83b17 [IR] Remove Constant::canTrap() (NFC) adds 20741c74c501 [llvm][AArch64] Fix "+all" feature for sysreg aliases adds 1ed8b2930248 [LoopVectorizationLegality] Drop unused variable (NFC) adds bb84e5eeffd1 [SelectionDAGISel] Drop unused variable (NFC) adds 86bd7e2065c9 [NFC][AMDGPU] Cleanup the SIOptimizeExecMasking pass. adds 851447cb3254 [InstCombine] remove useless insertelement adds e0af05574175 [Docs] Add release note for ARM's new -mframe-chain option adds f96cb66d1931 [ValueTracking] Accept Instruction in isSafeToSpeculativel [...] adds 4270c9cd44f2 [lldb] Stop passing both i386 and i686 in parallel as arch [...] adds 53d5aceb7078 [LoongArch] Add LoongArch support to update_llc_test_checks adds cfb2b2292f73 [AMDGPU] Add a MIR test for D127781 adds d29215790f0f [LoongArch] Add codegen support for division operations adds 1ee533afd0a6 [AMDGPU] Move all -global-isel RUN lines into main test file adds 73440ca9f878 [mlir] Define proper DenseMapInfo for Interfaces adds 9f492a9ae5cf [MIPS] Fix the ASAN shadow offset hook for the N32 ABI adds 5d8077565e41 [MIPS] Resolve issues in building ASAN for N32 ABI adds 30b6c51f515e [ORC][ORC_RT][AArch64] Implement TLS descriptor in ELFNixP [...] adds 2040fde9097a [libc++] Prefer __has_builtin for detecting compiler-provi [...] adds d5a559d906b5 [libc++] default-construct moved-from test-iterators adds e5fdcfac1bbe [lldb][AArch64] Use "+all" feature for the disassembler adds 2c915e3b2627 [mlir][OpenMP] Add if clause to OpenMP simd construct adds 5b3247bf9f71 [tbaa] Handle base classes in struct tbaa adds 0a9eb870f5f8 [WebAssembly][NFC] Reuse the regClassToValType helper in W [...] adds ed0e20d5e8c5 [clangd] Support external throttler for preamble builds adds 7d8e2742d958 [pseudo] Define recovery strategy as grammar extension. adds 923b56e7ca96 [NFC] Add a TODO comment to apply nounwind attribute in al [...] adds 511a7eef937e [clangd] Fix tests after ed0e20d5e8c5d6c679d2c adds 20962c124069 [SimplifyCFG] Don't split predecessors of callbr terminator adds beec3e8cb1be [WebAssembly][NFC] Consolidate TargetRegisterClass=>COPY o [...] adds 2044e4c53ee8 [AMDGPU][GFX1030][DOC][NFC] Update assembler syntax description adds 10f6d61bf191 [Clang][NFC] fix typo adds 08e4fe6c6196 [X86] Add RDPRU instruction adds cf7502a1ebe6 [LICM] Check opt output in test (NFC) adds f8e026457e51 [gn build] Port 08e4fe6c6196 adds 1023ddaf7790 [LLVM] Add the support for fmax and fmin in atomicrmw instruction adds b5b6d3a41b4e [Debugify] Port verify-debuginfo-preserve to NewPM adds a18f843f075f [MLIR][Presburger] Support lexicographic max/min union of [...] adds b484cbbc682c [IndVars] Regenerate test checks (NFC) No new revisions were added by this update. Summary of changes: bolt/runtime/common.h | 9 +- .../bugprone/AssignmentInIfConditionCheck.cpp | 49 + .../bugprone/AssignmentInIfConditionCheck.h | 34 + .../clang-tidy/bugprone/BranchCloneCheck.cpp | 11 + .../clang-tidy/bugprone/BugproneTidyModule.cpp | 21 +- .../clang-tidy/bugprone/CMakeLists.txt | 1 + .../clang-tidy/misc/ConfusableIdentifierCheck.cpp | 70 +- clang-tools-extra/clangd/ClangdServer.cpp | 1 + clang-tools-extra/clangd/ClangdServer.h | 3 + clang-tools-extra/clangd/TUScheduler.cpp | 64 +- clang-tools-extra/clangd/TUScheduler.h | 34 +- .../clangd/unittests/TUSchedulerTests.cpp | 144 ++ clang-tools-extra/docs/ReleaseNotes.rst | 9 + .../checks/bugprone/assignment-in-if-condition.rst | 23 + clang-tools-extra/docs/clang-tidy/checks/list.rst | 1 + clang-tools-extra/pseudo/benchmarks/Benchmark.cpp | 9 +- clang-tools-extra/pseudo/fuzzer/Fuzzer.cpp | 5 +- clang-tools-extra/pseudo/gen/Main.cpp | 18 + .../pseudo/include/clang-pseudo/GLR.h | 37 +- .../pseudo/include/clang-pseudo/Language.h | 29 + .../pseudo/include/clang-pseudo/cxx/CXX.h | 6 + .../pseudo/include/clang-pseudo/grammar/Grammar.h | 12 +- .../pseudo/include/clang-pseudo/grammar/LRGraph.h | 17 +- .../pseudo/include/clang-pseudo/grammar/LRTable.h | 230 ++- clang-tools-extra/pseudo/lib/GLR.cpp | 311 +++- clang-tools-extra/pseudo/lib/cli/CLI.cpp | 8 +- clang-tools-extra/pseudo/lib/cxx/CMakeLists.txt | 1 + clang-tools-extra/pseudo/lib/cxx/CXX.cpp | 42 + clang-tools-extra/pseudo/lib/cxx/cxx.bnf | 12 +- clang-tools-extra/pseudo/lib/grammar/Grammar.cpp | 7 +- .../pseudo/lib/grammar/GrammarBNF.cpp | 17 +- clang-tools-extra/pseudo/lib/grammar/LRGraph.cpp | 36 +- clang-tools-extra/pseudo/lib/grammar/LRTable.cpp | 78 +- .../pseudo/lib/grammar/LRTableBuild.cpp | 181 +- clang-tools-extra/pseudo/test/cxx/capture-list.cpp | 2 +- .../pseudo/test/cxx/contextual-keywords.cpp | 9 + .../pseudo/test/cxx/declarator-function.cpp | 2 +- .../pseudo/test/cxx/declarator-var.cpp | 2 +- .../pseudo/test/cxx/empty-member-spec.cpp | 4 +- clang-tools-extra/pseudo/test/cxx/keyword.cpp | 2 +- .../pseudo/test/cxx/mixed-designator.cpp | 2 +- .../pseudo/test/cxx/parameter-decl-clause.cpp | 2 +- .../pseudo/test/cxx/predefined-identifier.cpp | 2 +- .../pseudo/test/cxx/recovery-init-list.cpp | 13 + .../test/cxx/template-empty-type-parameter.cpp | 2 +- .../pseudo/test/cxx/unsized-array.cpp | 2 +- clang-tools-extra/pseudo/tool/ClangPseudo.cpp | 53 +- clang-tools-extra/pseudo/unittests/GLRTest.cpp | 329 +++- clang-tools-extra/pseudo/unittests/LRTableTest.cpp | 22 +- .../test/clang-tidy/check_clang_tidy.py | 10 +- .../bugprone-assignment-in-if-condition.cpp | 103 ++ .../bugprone/branch-clone-unknown-expr.cpp | 9 + .../checkers/misc/confusable-identifiers.cpp | 96 +- clang/docs/ClangFormat.rst | 84 +- clang/docs/ReleaseNotes.rst | 18 + clang/include/clang/AST/ASTImportError.h | 1 - clang/include/clang/AST/JSONNodeDumper.h | 2 + clang/include/clang/AST/Stmt.h | 38 +- clang/include/clang/AST/TextNodeDumper.h | 1 + .../FlowSensitive/DataflowAnalysisContext.h | 15 +- clang/include/clang/Analysis/SelectorExtras.h | 2 +- clang/include/clang/Basic/AttrDocs.td | 25 +- clang/include/clang/Basic/BuiltinsX86.def | 1 + clang/include/clang/Basic/DiagnosticSemaKinds.td | 5 +- clang/include/clang/Basic/LangOptions.h | 13 + clang/include/clang/Basic/riscv_vector.td | 99 +- clang/include/clang/Driver/Options.td | 2 + clang/include/clang/Sema/HLSLExternalSemaSource.h | 41 + clang/include/clang/Sema/ScopeInfo.h | 7 +- clang/include/clang/Sema/Sema.h | 35 +- clang/include/clang/Support/RISCVVIntrinsicUtils.h | 2 + clang/lib/AST/ASTContext.cpp | 3 + clang/lib/AST/ASTImporter.cpp | 17 +- clang/lib/AST/FormatString.cpp | 6 + clang/lib/AST/Interp/ByteCodeExprGen.cpp | 2 +- clang/lib/AST/JSONNodeDumper.cpp | 15 + clang/lib/AST/Stmt.cpp | 24 +- clang/lib/AST/StmtPrinter.cpp | 62 + clang/lib/AST/TextNodeDumper.cpp | 6 + clang/lib/Analysis/BodyFarm.cpp | 3 +- .../FlowSensitive/DataflowAnalysisContext.cpp | 8 +- clang/lib/Basic/LangOptions.cpp | 9 + clang/lib/Basic/Targets/X86.cpp | 6 + clang/lib/Basic/Targets/X86.h | 1 + clang/lib/CodeGen/BackendUtil.cpp | 12 + clang/lib/CodeGen/CGCall.cpp | 3 + clang/lib/CodeGen/CGCoroutine.cpp | 4 +- clang/lib/CodeGen/CodeGenTBAA.cpp | 37 +- clang/lib/Driver/ToolChains/Clang.cpp | 63 +- clang/lib/Driver/ToolChains/RISCVToolchain.cpp | 7 +- clang/lib/Format/ContinuationIndenter.cpp | 4 +- clang/lib/Format/Format.cpp | 25 +- clang/lib/Format/TokenAnnotator.cpp | 8 +- clang/lib/Format/UnwrappedLineParser.cpp | 16 +- clang/lib/Frontend/FrontendAction.cpp | 8 + clang/lib/Headers/CMakeLists.txt | 1 + clang/lib/Headers/hlsl/hlsl_basic_types.h | 54 +- clang/lib/Headers/opencl-c.h | 18 - clang/lib/Headers/rdpruintrin.h | 57 + clang/lib/Headers/x86intrin.h | 4 + clang/lib/Sema/CMakeLists.txt | 1 + clang/lib/Sema/HLSLExternalSemaSource.cpp | 96 + clang/lib/Sema/Sema.cpp | 3 +- clang/lib/Sema/SemaChecking.cpp | 335 ++-- clang/lib/Sema/SemaDeclAttr.cpp | 8 +- clang/lib/Sema/SemaDeclCXX.cpp | 8 +- clang/lib/Sema/SemaExprCXX.cpp | 5 +- clang/lib/Sema/SemaOpenMP.cpp | 9 +- clang/lib/Sema/SemaStmt.cpp | 11 +- clang/lib/Serialization/ASTReaderStmt.cpp | 8 +- clang/lib/Serialization/ASTWriterStmt.cpp | 3 + clang/lib/StaticAnalyzer/Core/SValBuilder.cpp | 6 + clang/runtime/CMakeLists.txt | 2 +- clang/test/AST/HLSL/vector-alias.hlsl | 53 + clang/test/AST/ast-dump-fpfeatures.cpp | 46 + clang/test/AST/ast-dump-pragma-json.c | 485 ++++++ clang/test/AST/ast-print-fp-pragmas.c | 69 + clang/test/Analysis/func-mapping-test.cpp | 2 + clang/test/Analysis/produce-symbolcast_x86.cpp | 9 + clang/test/Analysis/symbolcast-floatingpoint.cpp | 24 + clang/test/CodeGen/arm-target-features.c | 3 + clang/test/CodeGen/bounds-checking-fam.c | 45 +- clang/test/CodeGen/rdpru-builtins.c | 37 + clang/test/CodeGen/tbaa-class.cpp | 59 +- clang/test/CodeGenCUDA/managed-var.cu | 6 +- clang/test/CodeGenObjC/exceptions.m | 15 +- clang/test/CodeGenObjCXX/exceptions-legacy.mm | 11 +- clang/test/Driver/arm-cortex-cpus-2.c | 3 + clang/test/Driver/arm-nofp-disabled-features.c | 2 + clang/test/Driver/arm-nopacbti-disabled-features.c | 7 + clang/test/Driver/instrprof-ld.c | 4 +- clang/test/Driver/linker-wrapper.c | 4 +- clang/test/Driver/modules.m | 30 +- clang/test/Driver/riscv32-toolchain.c | 4 +- clang/test/Driver/riscv64-toolchain.c | 4 +- clang/test/Driver/x86-target-features.c | 5 + clang/test/Frontend/optimization-remark-options.c | 2 +- clang/test/Interpreter/execute.cpp | 5 + clang/test/Misc/target-invalid-cpu-note.c | 2 +- clang/test/Modules/Inputs/concept/A.cppm | 3 - clang/test/Modules/Inputs/concept/foo.h | 13 - clang/test/Modules/concept.cppm | 50 +- clang/test/OpenMP/target_data_codegen.cpp | 3 +- clang/test/OpenMP/target_enter_data_codegen.cpp | 3 +- .../OpenMP/target_enter_data_depend_codegen.cpp | 3 +- clang/test/OpenMP/target_exit_data_codegen.cpp | 3 +- .../OpenMP/target_exit_data_depend_codegen.cpp | 3 +- clang/test/OpenMP/target_update_codegen.cpp | 3 +- clang/test/OpenMP/target_update_depend_codegen.cpp | 3 +- clang/test/Preprocessor/x86_target_features.c | 8 + clang/test/Sema/attr-format.c | 79 +- clang/test/Sema/format-strings.c | 1 + clang/test/SemaCXX/attr-format.cpp | 51 +- clang/test/SemaHLSL/BuiltIns/vector-errors.hlsl | 30 + .../clang-extdef-mapping/ClangExtDefMapGen.cpp | 101 +- clang/tools/clang-format/ClangFormat.cpp | 10 +- .../clang-linker-wrapper/ClangLinkerWrapper.cpp | 9 +- clang/tools/clang-offload-packager/CMakeLists.txt | 1 + .../ClangOffloadPackager.cpp | 9 +- .../Analysis/FlowSensitive/TransferTest.cpp | 12 + clang/unittests/CodeGen/TBAAMetadataTest.cpp | 22 +- clang/unittests/Format/FormatTest.cpp | 19 + clang/unittests/StaticAnalyzer/RangeSetTest.cpp | 10 + clang/utils/TableGen/RISCVVEmitter.cpp | 10 + compiler-rt/lib/lsan/lsan_allocator.cpp | 2 + compiler-rt/lib/orc/CMakeLists.txt | 5 +- compiler-rt/lib/orc/elfnix_platform.cpp | 13 + compiler-rt/lib/orc/elfnix_tls.aarch64.S | 94 + compiler-rt/lib/profile/GCDAProfiling.c | 11 +- .../lib/sanitizer_common/sanitizer_linux.cpp | 19 +- .../lib/sanitizer_common/sanitizer_platform.h | 2 +- .../sanitizer_common/sanitizer_procmaps_mac.cpp | 8 +- .../test/orc/TestCases/Linux/aarch64/trivial-tls.S | 66 + .../TestCases/Linux/malloc_usable_size.c | 21 + flang/lib/Lower/ConvertType.cpp | 4 + flang/lib/Lower/OpenMP.cpp | 35 +- flang/lib/Optimizer/Builder/FIRBuilder.cpp | 5 +- flang/lib/Optimizer/CodeGen/CodeGen.cpp | 77 +- flang/lib/Optimizer/Dialect/FIRType.cpp | 7 +- flang/test/Fir/convert-to-llvm-openmp-and-fir.fir | 2 +- flang/test/Fir/embox.fir | 2 +- flang/test/Lower/OpenMP/simd.f90 | 20 +- flang/test/Lower/extent_triplets.f90 | 11 + libc/lib/CMakeLists.txt | 9 +- libc/test/src/string/memory_utils/CMakeLists.txt | 17 +- libcxx/docs/Status/RangesAlgorithms.csv | 10 +- libcxx/include/CMakeLists.txt | 2 + libcxx/include/__algorithm/nth_element.h | 11 +- libcxx/include/__algorithm/partial_sort.h | 9 +- libcxx/include/__algorithm/ranges_merge.h | 142 ++ libcxx/include/__algorithm/sort.h | 7 +- libcxx/include/__debug | 16 - libcxx/include/__debug_utils/randomize_range.h | 42 + libcxx/include/__hash_table | 16 +- libcxx/include/__iterator/iterator_traits.h | 6 + libcxx/include/__mutex_base | 12 +- libcxx/include/__split_buffer | 26 +- libcxx/include/__tree | 32 +- libcxx/include/__tuple | 6 +- libcxx/include/__type_traits/extent.h | 6 +- .../include/__type_traits/has_virtual_destructor.h | 2 +- libcxx/include/__type_traits/is_array.h | 4 +- libcxx/include/__type_traits/is_assignable.h | 6 +- libcxx/include/__type_traits/is_compound.h | 6 +- libcxx/include/__type_traits/is_const.h | 4 +- libcxx/include/__type_traits/is_convertible.h | 6 +- libcxx/include/__type_traits/is_destructible.h | 6 +- libcxx/include/__type_traits/is_function.h | 4 +- libcxx/include/__type_traits/is_fundamental.h | 6 +- libcxx/include/__type_traits/is_integral.h | 4 +- .../__type_traits/is_member_function_pointer.h | 6 +- .../__type_traits/is_member_object_pointer.h | 6 +- libcxx/include/__type_traits/is_member_pointer.h | 6 +- .../include/__type_traits/is_nothrow_assignable.h | 4 +- .../__type_traits/is_nothrow_constructible.h | 4 +- libcxx/include/__type_traits/is_object.h | 6 +- libcxx/include/__type_traits/is_pod.h | 4 +- libcxx/include/__type_traits/is_pointer.h | 6 +- libcxx/include/__type_traits/is_reference.h | 10 +- libcxx/include/__type_traits/is_scalar.h | 6 +- libcxx/include/__type_traits/is_signed.h | 6 +- libcxx/include/__type_traits/is_standard_layout.h | 2 +- libcxx/include/__type_traits/is_trivial.h | 2 +- .../__type_traits/is_trivially_destructible.h | 6 +- libcxx/include/__type_traits/is_unsigned.h | 6 +- libcxx/include/__type_traits/is_void.h | 4 +- libcxx/include/__type_traits/is_volatile.h | 4 +- libcxx/include/algorithm | 18 + libcxx/include/array | 7 +- libcxx/include/deque | 18 +- libcxx/include/exception | 4 +- libcxx/include/forward_list | 42 +- libcxx/include/list | 16 +- libcxx/include/map | 52 +- libcxx/include/module.modulemap.in | 6 + libcxx/include/regex | 7 +- libcxx/include/tuple | 16 +- libcxx/include/unordered_map | 12 +- libcxx/include/vector | 64 +- ...ges_robust_against_copying_comparators.pass.cpp | 6 +- ...ges_robust_against_copying_projections.pass.cpp | 6 +- libcxx/test/libcxx/private_headers.verify.cpp | 2 + .../alg.sorting/alg.merge/ranges_merge.pass.cpp | 613 +++++++ .../deque/deque.cons/assign_iter_iter.pass.cpp | 34 +- .../niebloid.compile.pass.cpp | 2 +- libcxx/test/support/test_iterators.h | 40 +- lld/ELF/OutputSections.cpp | 30 +- lld/ELF/OutputSections.h | 4 +- lld/ELF/Writer.cpp | 8 +- lld/MachO/Arch/ARM64.cpp | 16 +- lld/docs/ReleaseNotes.rst | 2 + lld/test/CMakeLists.txt | 1 + lld/test/ELF/crash-report.test | 10 + lld/test/MachO/loh-adrp-ldr-got.s | 35 + lld/test/lit.cfg.py | 3 + lld/test/lit.site.cfg.py.in | 1 + lld/tools/lld/lld.cpp | 6 + .../Python/lldbsuite/test/lldbplatformutil.py | 14 +- lldb/packages/Python/lldbsuite/test/lldbtest.py | 1 + lldb/source/Core/Debugger.cpp | 15 +- .../Disassembler/LLVMC/DisassemblerLLVMC.cpp | 6 +- .../BSD-Archive/ObjectContainerBSDArchive.cpp | 208 ++- .../BSD-Archive/ObjectContainerBSDArchive.h | 22 +- .../Plugins/ObjectFile/PDB/ObjectFilePDB.cpp | 2 - .../Plugins/ObjectFile/PECOFF/ObjectFilePECOFF.cpp | 3 - .../Plugins/Platform/Windows/PlatformWindows.cpp | 2 - lldb/test/API/functionalities/archives/Makefile | 11 +- .../functionalities/archives/TestBSDArchives.py | 7 + lldb/test/API/functionalities/archives/c.c | 11 + .../two_hits_one_actual/TestTwoHitsOneActual.py | 2 + .../functionalities/load_unload/TestLoadUnload.py | 2 - lldb/test/API/lit.cfg.py | 4 + .../{attach-wait => }/TestGdbRemoteAttachWait.py | 16 +- .../API/tools/lldb-server/TestGdbRemoteFork.py | 5 + .../tools/lldb-server/TestGdbRemoteForkNonStop.py | 5 + .../API/tools/lldb-server/attach-wait/Makefile | 1 - .../API/tools/lldb-server/attach-wait/main.cpp | 8 - .../API/tools/lldb-server/attach-wait/shim.cpp | 9 - lldb/test/CMakeLists.txt | 1 + .../command-disassemble-aarch64-extensions.s | 6 +- .../Shell/ObjectFile/PECOFF/settings-abi-i686.yaml | 2 +- llvm/bindings/go/llvm/ir.go | 15 - llvm/bindings/ocaml/llvm/llvm.ml | 7 - llvm/bindings/ocaml/llvm/llvm.mli | 30 - llvm/bindings/ocaml/llvm/llvm_ocaml.c | 17 - llvm/docs/AMDGPU/AMDGPUAsmGFX10.rst | 764 ++++---- llvm/docs/AMDGPU/AMDGPUAsmGFX1030.rst | 432 ++--- llvm/docs/AMDGPU/gfx1030_hwreg.rst | 42 +- .../{gfx10_opt.rst => gfx1030_opt_0d447d.rst} | 4 +- .../{gfx1030_opt.rst => gfx1030_opt_847aed.rst} | 2 +- ...ffset_c40a5a.rst => gfx1030_soffset_73dae7.rst} | 6 +- ...ffset_59fade.rst => gfx1030_soffset_d01a5c.rst} | 6 +- ...0_vdata_c61803.rst => gfx1030_vdata_0aba12.rst} | 4 +- ...0_vdata_b2a787.rst => gfx1030_vdata_16d321.rst} | 4 +- ...0_vdata_325b78.rst => gfx1030_vdata_35851e.rst} | 6 +- llvm/docs/AMDGPU/gfx1030_vdata_87fb90.rst | 21 - ...0_vdata_87fb90.rst => gfx1030_vdata_890652.rst} | 4 +- ...0_vdata_4d8ecf.rst => gfx1030_vdata_a9ff5a.rst} | 6 +- llvm/docs/AMDGPU/gfx1030_vdata_b2a787.rst | 21 - ...x10_vdst_48d3a8.rst => gfx1030_vdst_2ea017.rst} | 6 +- ...030_vdst_5d50a1.rst => gfx1030_vdst_322561.rst} | 6 +- ...x10_vdst_5d50a1.rst => gfx1030_vdst_709347.rst} | 4 +- llvm/docs/AMDGPU/gfx1030_vdst_719833.rst | 21 - ...x10_vdst_a49b76.rst => gfx1030_vdst_81a6ed.rst} | 4 +- ...x10_vdst_f47754.rst => gfx1030_vdst_d71f1c.rst} | 4 +- llvm/docs/AMDGPU/gfx1030_vdst_d7c57e.rst | 17 - ...x10_vdst_d7c57e.rst => gfx1030_vdst_dd8a32.rst} | 4 +- llvm/docs/AMDGPU/gfx1030_vdst_f47754.rst | 17 - llvm/docs/AMDGPU/gfx10_hwreg.rst | 42 +- .../AMDGPU/{gfx10_opt.rst => gfx10_opt_0d447d.rst} | 4 +- .../AMDGPU/{gfx10_opt.rst => gfx10_opt_847aed.rst} | 2 +- ...soffset_c40a5a.rst => gfx10_soffset_73dae7.rst} | 6 +- ...soffset_59fade.rst => gfx10_soffset_d01a5c.rst} | 6 +- ...030_vdata_c61803.rst => gfx10_vdata_0aba12.rst} | 4 +- ...x10_vdata_c61803.rst => gfx10_vdata_16d321.rst} | 4 +- ...030_vdata_325b78.rst => gfx10_vdata_35851e.rst} | 6 +- ...x10_vdata_c61803.rst => gfx10_vdata_890652.rst} | 4 +- ...030_vdata_4d8ecf.rst => gfx10_vdata_a9ff5a.rst} | 6 +- ...x1030_vdst_48d3a8.rst => gfx10_vdst_2ea017.rst} | 6 +- ...x1030_vdst_a49b76.rst => gfx10_vdst_322561.rst} | 6 +- ...gfx10_vdst_5d50a1.rst => gfx10_vdst_709347.rst} | 4 +- llvm/docs/AMDGPU/gfx10_vdst_719833.rst | 21 - ...gfx10_vdst_5d50a1.rst => gfx10_vdst_81a6ed.rst} | 4 +- ...gfx10_vdst_5d50a1.rst => gfx10_vdst_d71f1c.rst} | 4 +- ...gfx10_vdst_5d50a1.rst => gfx10_vdst_dd8a32.rst} | 4 +- llvm/docs/DeveloperPolicy.rst | 38 +- llvm/docs/GettingInvolved.rst | 5 + llvm/docs/GlobalISel/GenericOpcode.rst | 5 +- llvm/docs/LangRef.rst | 22 +- llvm/docs/ReleaseNotes.rst | 19 + llvm/include/llvm-c/Core.h | 19 +- llvm/include/llvm/Analysis/TargetFolder.h | 32 +- llvm/include/llvm/Analysis/ValueTracking.h | 6 +- llvm/include/llvm/AsmParser/LLToken.h | 2 + llvm/include/llvm/Bitcode/LLVMBitCodes.h | 4 +- llvm/include/llvm/CodeGen/AsmPrinter.h | 7 +- .../llvm/CodeGen/GlobalISel/MachineIRBuilder.h | 34 + llvm/include/llvm/CodeGen/ISDOpcodes.h | 2 + llvm/include/llvm/CodeGen/SelectionDAGNodes.h | 4 + .../include/llvm/ExecutionEngine/JITLink/aarch64.h | 6 +- llvm/include/llvm/IR/Constant.h | 4 - llvm/include/llvm/IR/ConstantFolder.h | 31 +- llvm/include/llvm/IR/Constants.h | 31 +- llvm/include/llvm/IR/Instructions.h | 12 +- llvm/include/llvm/IR/IntrinsicsAArch64.td | 10 + llvm/include/llvm/IR/IntrinsicsAMDGPU.td | 2 +- llvm/include/llvm/IR/IntrinsicsX86.td | 6 + llvm/include/llvm/Support/ARMTargetParser.def | 3 + llvm/include/llvm/Support/TargetOpcodes.def | 2 + llvm/include/llvm/Support/X86TargetParser.def | 1 + llvm/include/llvm/Target/GenericOpcodes.td | 2 + .../llvm/Target/GlobalISel/SelectionDAGCompat.td | 2 + llvm/include/llvm/Target/TargetSelectionDAG.td | 4 + llvm/include/llvm/Transforms/Utils/Debugify.h | 66 +- llvm/include/llvm/Transforms/Utils/LoopUtils.h | 8 +- .../Vectorize/LoopVectorizationLegality.h | 7 - llvm/lib/Analysis/BranchProbabilityInfo.cpp | 6 +- llvm/lib/Analysis/ConstantFolding.cpp | 13 +- llvm/lib/Analysis/InstructionSimplify.cpp | 6 - llvm/lib/Analysis/MemoryBuiltins.cpp | 6 +- llvm/lib/Analysis/ScalarEvolution.cpp | 19 +- llvm/lib/Analysis/ValueTracking.cpp | 24 +- llvm/lib/AsmParser/LLLexer.cpp | 2 +- llvm/lib/AsmParser/LLParser.cpp | 48 +- llvm/lib/Bitcode/Reader/BitcodeReader.cpp | 5 + llvm/lib/Bitcode/Writer/BitcodeWriter.cpp | 5 +- llvm/lib/CodeGen/AsmPrinter/AsmPrinter.cpp | 91 +- llvm/lib/CodeGen/AtomicExpandPass.cpp | 2 + llvm/lib/CodeGen/ExpandVectorPredication.cpp | 3 +- llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp | 6 + llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp | 14 + llvm/lib/CodeGen/PrologEpilogInserter.cpp | 2 +- llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp | 39 +- llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp | 2 + .../CodeGen/SelectionDAG/SelectionDAGBuilder.cpp | 11 +- .../lib/CodeGen/SelectionDAG/SelectionDAGBuilder.h | 2 +- llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp | 49 - llvm/lib/ExecutionEngine/JITLink/ELF_aarch64.cpp | 161 +- llvm/lib/ExecutionEngine/JITLink/aarch64.cpp | 4 + llvm/lib/ExecutionEngine/Orc/ELFNixPlatform.cpp | 6 +- llvm/lib/ExecutionEngine/Orc/LLJIT.cpp | 5 +- .../ExecutionEngine/RuntimeDyld/RuntimeDyldELF.cpp | 2 +- llvm/lib/Frontend/OpenMP/OMPIRBuilder.cpp | 10 +- llvm/lib/IR/AsmWriter.cpp | 4 - llvm/lib/IR/ConstantFold.cpp | 27 +- llvm/lib/IR/Constants.cpp | 163 +- llvm/lib/IR/ConstantsContext.h | 60 +- llvm/lib/IR/Core.cpp | 48 +- llvm/lib/IR/Instructions.cpp | 4 + llvm/lib/ObjCopy/ELF/ELFObject.cpp | 7 +- llvm/lib/Support/Unicode.cpp | 2 +- llvm/lib/Support/X86TargetParser.cpp | 6 +- llvm/lib/Target/AArch64/AArch64ISelLowering.cpp | 113 +- llvm/lib/Target/AArch64/AArch64ISelLowering.h | 8 + llvm/lib/Target/AArch64/AArch64SVEInstrInfo.td | 59 +- .../Target/AArch64/GISel/AArch64CallLowering.cpp | 29 +- .../lib/Target/AArch64/GISel/AArch64CallLowering.h | 4 + llvm/lib/Target/AArch64/SMEInstrFormats.td | 34 + llvm/lib/Target/AArch64/Utils/AArch64BaseInfo.h | 3 +- llvm/lib/Target/AMDGPU/AMDGPU.h | 3 + llvm/lib/Target/AMDGPU/AMDGPUCodeGenPrepare.cpp | 4 +- llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp | 53 +- llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.h | 8 +- llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp | 2 + .../Target/AMDGPU/AMDGPUInstructionSelector.cpp | 43 +- llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp | 13 + llvm/lib/Target/AMDGPU/CMakeLists.txt | 2 + llvm/lib/Target/AMDGPU/GCNCreateVOPD.cpp | 175 ++ llvm/lib/Target/AMDGPU/GCNDPPCombine.cpp | 127 +- llvm/lib/Target/AMDGPU/GCNVOPDUtils.cpp | 212 +++ llvm/lib/Target/AMDGPU/GCNVOPDUtils.h | 32 + llvm/lib/Target/AMDGPU/SIInstrInfo.cpp | 12 +- llvm/lib/Target/AMDGPU/SIInstrInfo.h | 3 + llvm/lib/Target/AMDGPU/SIInstrInfo.td | 63 +- llvm/lib/Target/AMDGPU/SIInstructions.td | 29 + llvm/lib/Target/AMDGPU/SILowerSGPRSpills.cpp | 2 +- llvm/lib/Target/AMDGPU/SIOptimizeExecMasking.cpp | 524 +++--- .../Target/AMDGPU/SIOptimizeExecMaskingPreRA.cpp | 15 +- llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp | 4 + llvm/lib/Target/AMDGPU/SIRegisterInfo.h | 2 + llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp | 34 + llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h | 14 + llvm/lib/Target/AMDGPU/VOP2Instructions.td | 6 +- llvm/lib/Target/AMDGPU/VOPCInstructions.td | 2 - llvm/lib/Target/AMDGPU/VOPInstructions.td | 6 +- llvm/lib/Target/ARM/ARM.td | 7 + .../DirectX/DXILWriter/DXILBitcodeWriter.cpp | 4 + llvm/lib/Target/LoongArch/LoongArchAsmPrinter.h | 4 + .../Target/LoongArch/LoongArchFloat32InstrInfo.td | 8 + .../Target/LoongArch/LoongArchFloat64InstrInfo.td | 8 + .../Target/LoongArch/LoongArchFrameLowering.cpp | 172 +- llvm/lib/Target/LoongArch/LoongArchFrameLowering.h | 18 + .../lib/Target/LoongArch/LoongArchISelDAGToDAG.cpp | 23 +- llvm/lib/Target/LoongArch/LoongArchISelDAGToDAG.h | 2 + .../lib/Target/LoongArch/LoongArchISelLowering.cpp | 207 +++ llvm/lib/Target/LoongArch/LoongArchISelLowering.h | 8 + llvm/lib/Target/LoongArch/LoongArchInstrInfo.cpp | 70 +- llvm/lib/Target/LoongArch/LoongArchInstrInfo.h | 10 + llvm/lib/Target/LoongArch/LoongArchInstrInfo.td | 157 +- llvm/lib/Target/LoongArch/LoongArchMCInstLower.cpp | 29 +- .../lib/Target/LoongArch/LoongArchRegisterInfo.cpp | 24 +- llvm/lib/Target/NVPTX/NVPTXGenericToNVVM.cpp | 4 - llvm/lib/Target/PowerPC/PPCAsmPrinter.cpp | 45 +- llvm/lib/Target/PowerPC/PPCTLSDynamicCall.cpp | 20 +- llvm/lib/Target/RISCV/RISCVFrameLowering.cpp | 65 +- llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp | 377 ++-- llvm/lib/Target/RISCV/RISCVISelDAGToDAG.h | 12 +- llvm/lib/Target/RISCV/RISCVInstrInfo.cpp | 6 +- llvm/lib/Target/RISCV/RISCVInstrInfo.h | 5 +- llvm/lib/Target/RISCV/RISCVInstrInfo.td | 1 - llvm/lib/Target/RISCV/RISCVInstrInfoV.td | 9 +- llvm/lib/Target/RISCV/RISCVInstrInfoVSDPatterns.td | 36 +- llvm/lib/Target/RISCV/RISCVInstrInfoZb.td | 16 +- llvm/lib/Target/RISCV/RISCVRegisterInfo.cpp | 2 +- llvm/lib/Target/VE/VERegisterInfo.cpp | 203 ++- .../WebAssembly/Utils/WebAssemblyTypeUtilities.cpp | 33 +- .../WebAssembly/Utils/WebAssemblyTypeUtilities.h | 8 +- .../WebAssembly/Utils/WebAssemblyUtilities.cpp | 22 + .../WebAssembly/Utils/WebAssemblyUtilities.h | 4 + .../Target/WebAssembly/WebAssemblyCFGStackify.cpp | 22 +- .../Target/WebAssembly/WebAssemblyInstrInfo.cpp | 18 +- .../Target/WebAssembly/WebAssemblyMCInstLower.cpp | 25 +- .../lib/Target/WebAssembly/WebAssemblyPeephole.cpp | 27 +- llvm/lib/Target/X86/X86.td | 3 + llvm/lib/Target/X86/X86ISelLowering.cpp | 19 +- llvm/lib/Target/X86/X86InstrInfo.td | 1 + llvm/lib/Target/X86/X86InstrSystem.td | 9 + llvm/lib/Target/X86/X86IntrinsicsInfo.h | 3 +- llvm/lib/ToolDrivers/llvm-lib/Options.td | 2 + llvm/lib/Transforms/IPO/AttributorAttributes.cpp | 3 +- llvm/lib/Transforms/IPO/GlobalOpt.cpp | 6 +- llvm/lib/Transforms/IPO/MergeFunctions.cpp | 2 +- llvm/lib/Transforms/IPO/PruneEH.cpp | 2 +- llvm/lib/Transforms/IPO/WholeProgramDevirt.cpp | 2 +- .../Transforms/InstCombine/InstCombineAddSub.cpp | 78 +- .../Transforms/InstCombine/InstCombineAndOrXor.cpp | 10 + .../InstCombine/InstCombineAtomicRMW.cpp | 8 +- .../Transforms/InstCombine/InstCombineCalls.cpp | 7 +- .../Transforms/InstCombine/InstCombineCasts.cpp | 9 +- .../Transforms/InstCombine/InstCombineCompares.cpp | 13 +- .../InstCombine/InstCombineVectorOps.cpp | 16 +- .../InstCombine/InstructionCombining.cpp | 8 +- .../Instrumentation/AddressSanitizer.cpp | 4 + llvm/lib/Transforms/Scalar/DFAJumpThreading.cpp | 2 +- llvm/lib/Transforms/Scalar/IndVarSimplify.cpp | 19 +- llvm/lib/Transforms/Scalar/LoopDistribute.cpp | 2 +- llvm/lib/Transforms/Scalar/LoopIdiomRecognize.cpp | 2 +- llvm/lib/Transforms/Scalar/LoopStrengthReduce.cpp | 25 +- .../Transforms/Scalar/LowerMatrixIntrinsics.cpp | 28 +- llvm/lib/Transforms/Scalar/Reassociate.cpp | 21 +- .../Transforms/Scalar/TailRecursionElimination.cpp | 4 +- llvm/lib/Transforms/Utils/Debugify.cpp | 47 +- llvm/lib/Transforms/Utils/LoopUtils.cpp | 51 +- llvm/lib/Transforms/Utils/LowerAtomic.cpp | 4 + .../Transforms/Utils/ScalarEvolutionExpander.cpp | 3 +- llvm/lib/Transforms/Utils/SimplifyCFG.cpp | 150 +- .../Vectorize/LoopVectorizationLegality.cpp | 30 - .../Vectorize/LoopVectorizationPlanner.h | 10 +- llvm/lib/Transforms/Vectorize/LoopVectorize.cpp | 256 ++- llvm/lib/Transforms/Vectorize/SLPVectorizer.cpp | 14 +- llvm/lib/Transforms/Vectorize/VPlan.cpp | 38 +- llvm/lib/Transforms/Vectorize/VectorCombine.cpp | 170 +- .../ScalarEvolution/annotation-intrinsics.ll | 4 +- .../ScalarEvolution/ptrtoint-constantexpr-loop.ll | 8 +- llvm/test/Assembler/ConstantExprFold.ll | 66 +- llvm/test/Assembler/atomic.ll | 12 + llvm/test/Assembler/flags.ll | 15 - llvm/test/Assembler/insertextractvalue.ll | 28 - llvm/test/Assembler/insertvalue-invalid-type-1.ll | 7 - llvm/test/Assembler/unsupported-constexprs.ll | 17 +- llvm/test/Bindings/OCaml/core.ml | 10 - .../Inputs/bitcode-parseconstant-delay-select.bc | Bin 0 -> 1420 bytes .../Bitcode/bitcode-parseconstant-delay-select.ll | 2 +- llvm/test/Bitcode/compatibility.ll | 6 + .../GlobalISel/call-lowering-sret-demotion.ll | 119 ++ .../GlobalISel/legalizer-info-validation.mir | 8 +- llvm/test/CodeGen/AArch64/arm64-andCmpBrToTBZ.ll | 2 +- .../CodeGen/AArch64/global-merge-group-by-use.ll | 68 +- llvm/test/CodeGen/AArch64/sme-intrinsics-add.ll | 43 + .../CodeGen/AArch64/sve-extract-scalable-vector.ll | 336 ++++ .../AArch64/sve-fix-length-and-combine-512.ll | 36 +- llvm/test/CodeGen/AArch64/sve-fp-reduce.ll | 323 ++-- llvm/test/CodeGen/AArch64/sve-insert-vector.ll | 668 +++++++ llvm/test/CodeGen/AArch64/vector-gep.ll | 17 +- llvm/test/CodeGen/AArch64/vselect-ext.ll | 241 ++- llvm/test/CodeGen/AArch64/win64_vararg.ll | 357 ++-- llvm/test/CodeGen/AArch64/win64_vararg_float.ll | 197 ++- llvm/test/CodeGen/AArch64/win64_vararg_float_cc.ll | 221 ++- .../AMDGPU/GlobalISel/inst-select-load-smrd.mir | 22 + .../llvm.amdgcn.ds.gws.sema.release.all.ll | 8 - .../GlobalISel/llvm.amdgcn.image.gather4.dim.ll | 2 +- .../AMDGPU/GlobalISel/llvm.amdgcn.image.load.2d.ll | 28 +- .../llvm.amdgcn.image.load.2darraymsaa.a16.ll | 2 +- .../llvm.amdgcn.image.load.2darraymsaa.ll | 34 +- .../GlobalISel/llvm.amdgcn.image.load.3d.a16.ll | 20 +- .../AMDGPU/GlobalISel/llvm.amdgcn.image.load.3d.ll | 38 +- .../GlobalISel/llvm.amdgcn.image.sample.g16.ll | 2 +- .../GlobalISel/llvm.amdgcn.image.store.2d.ll | 3 +- .../AMDGPU/GlobalISel/llvm.amdgcn.interp.inreg.ll | 5 +- .../AMDGPU/GlobalISel/llvm.amdgcn.intersect_ray.ll | 108 +- .../AMDGPU/GlobalISel/llvm.amdgcn.mov.dpp.ll | 25 + .../AMDGPU/GlobalISel/llvm.amdgcn.update.dpp.ll | 28 + llvm/test/CodeGen/AMDGPU/GlobalISel/saddsat.ll | 491 ++++-- llvm/test/CodeGen/AMDGPU/GlobalISel/ssubsat.ll | 637 ++++--- llvm/test/CodeGen/AMDGPU/GlobalISel/uaddsat.ll | 155 +- llvm/test/CodeGen/AMDGPU/GlobalISel/usubsat.ll | 147 +- .../CodeGen/AMDGPU/amdgcn-load-offset-from-reg.ll | 4 + .../AMDGPU/atomic_optimizations_local_pointer.ll | 36 +- llvm/test/CodeGen/AMDGPU/build_vector.ll | 2 +- llvm/test/CodeGen/AMDGPU/clamp.ll | 34 +- llvm/test/CodeGen/AMDGPU/cluster_stores.ll | 51 +- llvm/test/CodeGen/AMDGPU/dpp64_combine.ll | 19 +- llvm/test/CodeGen/AMDGPU/dpp_combine.ll | 7 +- llvm/test/CodeGen/AMDGPU/dpp_combine_gfx11.mir | 810 +++++++++ .../CodeGen/AMDGPU/dual-source-blend-export.ll | 14 +- llvm/test/CodeGen/AMDGPU/flat-scratch-svs.ll | 99 +- llvm/test/CodeGen/AMDGPU/flat-scratch.ll | 170 +- .../CodeGen/AMDGPU/gfx11-user-sgpr-init16-bug.ll | 8 +- llvm/test/CodeGen/AMDGPU/llc-pipeline.ll | 4 + .../AMDGPU/llvm.amdgcn.ds.gws.sema.release.all.ll | 16 +- .../AMDGPU/llvm.amdgcn.ds.ordered.add.gfx11.ll | 4 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.exp.ll | 2 +- .../CodeGen/AMDGPU/llvm.amdgcn.fdot2.f32.bf16.ll | 6 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.image.dim.ll | 192 +- .../AMDGPU/llvm.amdgcn.image.sample.a16.dim.ll | 2 +- .../AMDGPU/llvm.amdgcn.image.sample.d16.dim.ll | 112 +- .../CodeGen/AMDGPU/llvm.amdgcn.image.sample.dim.ll | 134 +- .../AMDGPU/llvm.amdgcn.image.sample.g16.encode.ll | 2 +- .../CodeGen/AMDGPU/llvm.amdgcn.image.sample.g16.ll | 2 +- .../CodeGen/AMDGPU/llvm.amdgcn.interp.inreg.ll | 5 +- .../CodeGen/AMDGPU/llvm.amdgcn.intersect_ray.ll | 68 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.mov.dpp.ll | 1 + llvm/test/CodeGen/AMDGPU/llvm.amdgcn.mov.dpp8.ll | 4 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.permlane64.ll | 8 +- .../test/CodeGen/AMDGPU/llvm.amdgcn.sendmsg.rtn.ll | 36 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.update.dpp.ll | 12 +- llvm/test/CodeGen/AMDGPU/llvm.mulo.ll | 47 +- llvm/test/CodeGen/AMDGPU/mad_64_32.ll | 49 +- llvm/test/CodeGen/AMDGPU/mad_u64_u32.ll | 30 +- .../CodeGen/AMDGPU/memory-legalizer-flat-agent.ll | 960 ++++------ .../AMDGPU/memory-legalizer-flat-nontemporal.ll | 40 +- .../AMDGPU/memory-legalizer-flat-singlethread.ll | 960 ++++------ .../CodeGen/AMDGPU/memory-legalizer-flat-system.ll | 960 ++++------ .../AMDGPU/memory-legalizer-flat-volatile.ll | 58 +- .../AMDGPU/memory-legalizer-flat-wavefront.ll | 948 ++++------ .../AMDGPU/memory-legalizer-flat-workgroup.ll | 912 ++++------ .../AMDGPU/memory-legalizer-global-agent.ll | 498 ++---- .../AMDGPU/memory-legalizer-global-nontemporal.ll | 24 +- .../AMDGPU/memory-legalizer-global-singlethread.ll | 504 ++---- .../AMDGPU/memory-legalizer-global-system.ll | 474 ++--- .../AMDGPU/memory-legalizer-global-volatile.ll | 24 +- .../AMDGPU/memory-legalizer-global-wavefront.ll | 504 ++---- .../AMDGPU/memory-legalizer-global-workgroup.ll | 504 ++---- .../CodeGen/AMDGPU/memory-legalizer-local-agent.ll | 552 ++---- .../AMDGPU/memory-legalizer-local-nontemporal.ll | 12 +- .../AMDGPU/memory-legalizer-local-singlethread.ll | 552 ++---- .../AMDGPU/memory-legalizer-local-system.ll | 552 ++---- .../AMDGPU/memory-legalizer-local-volatile.ll | 24 +- .../AMDGPU/memory-legalizer-local-wavefront.ll | 552 ++---- .../AMDGPU/memory-legalizer-local-workgroup.ll | 552 ++---- .../AMDGPU/memory-legalizer-private-nontemporal.ll | 12 +- .../AMDGPU/memory-legalizer-private-volatile.ll | 12 +- llvm/test/CodeGen/AMDGPU/minmax.ll | 422 +++++ .../opt-exec-masking-pre-ra-update-liveness.mir | 215 ++- llvm/test/CodeGen/AMDGPU/verify-vopd.mir | 11 + llvm/test/CodeGen/AMDGPU/vopc_dpp.mir | 68 + llvm/test/CodeGen/AMDGPU/vopd-combine.mir | 543 ++++++ llvm/test/CodeGen/AMDGPU/waitcnt-vinterp.mir | 28 + llvm/test/CodeGen/AMDGPU/wqm-gfx11.ll | 8 +- llvm/test/CodeGen/ARM/build-attributes.ll | 19 + llvm/test/CodeGen/LoongArch/frame.ll | 29 + llvm/test/CodeGen/LoongArch/ir-instruction/br.ll | 358 ++++ llvm/test/CodeGen/LoongArch/ir-instruction/call.ll | 88 + .../CodeGen/LoongArch/ir-instruction/indirectbr.ll | 30 + .../CodeGen/LoongArch/ir-instruction/load-store.ll | 368 ++++ .../ir-instruction/sdiv-udiv-srem-urem.ll | 685 ++++++++ llvm/test/CodeGen/PowerPC/PR33636.ll | 706 +------- llvm/test/CodeGen/PowerPC/aix-alias-alignment-2.ll | 79 + llvm/test/CodeGen/PowerPC/aix-alias-alignment.ll | 74 + llvm/test/CodeGen/PowerPC/aix-alias.ll | 16 +- llvm/test/CodeGen/PowerPC/tls-crash.mir | 25 + llvm/test/CodeGen/RISCV/rv64zba.ll | 193 ++- .../RISCV/rvv/access-fixed-objects-by-rvv.ll | 16 +- .../CodeGen/RISCV/rvv/addi-rvv-stack-object.mir | 60 + llvm/test/CodeGen/RISCV/rvv/bitreverse-sdnode.ll | 98 +- llvm/test/CodeGen/RISCV/rvv/bswap-sdnode.ll | 62 +- llvm/test/CodeGen/RISCV/rvv/calling-conv-fastcc.ll | 162 +- llvm/test/CodeGen/RISCV/rvv/calling-conv.ll | 18 +- llvm/test/CodeGen/RISCV/rvv/ctlz-sdnode.ll | 24 - llvm/test/CodeGen/RISCV/rvv/ctpop-sdnode.ll | 12 - llvm/test/CodeGen/RISCV/rvv/cttz-sdnode.ll | 24 - .../CodeGen/RISCV/rvv/fixed-vectors-bitcast.ll | 16 +- .../RISCV/rvv/fixed-vectors-calling-conv-fastcc.ll | 111 +- .../RISCV/rvv/fixed-vectors-calling-conv.ll | 301 ++-- .../CodeGen/RISCV/rvv/fixed-vectors-extract-i1.ll | 148 +- .../CodeGen/RISCV/rvv/fixed-vectors-fp-buildvec.ll | 36 +- .../RISCV/rvv/fixed-vectors-insert-subvector.ll | 5 +- .../CodeGen/RISCV/rvv/fixed-vectors-int-splat.ll | 10 +- .../RISCV/rvv/fixed-vectors-mask-buildvec.ll | 24 +- .../RISCV/rvv/fixed-vectors-masked-gather.ll | 112 +- .../RISCV/rvv/fixed-vectors-masked-scatter.ll | 122 +- .../RISCV/rvv/fixed-vectors-reduction-int-vp.ll | 32 +- .../RISCV/rvv/fixed-vectors-reduction-int.ll | 24 +- .../RISCV/rvv/fixed-vectors-setcc-int-vp.ll | 36 +- .../CodeGen/RISCV/rvv/fixed-vectors-vadd-vp.ll | 16 +- .../CodeGen/RISCV/rvv/fixed-vectors-vand-vp.ll | 16 +- .../CodeGen/RISCV/rvv/fixed-vectors-vdiv-vp.ll | 16 +- .../CodeGen/RISCV/rvv/fixed-vectors-vdivu-vp.ll | 16 +- .../CodeGen/RISCV/rvv/fixed-vectors-vmul-vp.ll | 16 +- .../test/CodeGen/RISCV/rvv/fixed-vectors-vor-vp.ll | 16 +- .../CodeGen/RISCV/rvv/fixed-vectors-vpmerge.ll | 8 +- .../CodeGen/RISCV/rvv/fixed-vectors-vrem-vp.ll | 16 +- .../CodeGen/RISCV/rvv/fixed-vectors-vremu-vp.ll | 16 +- .../CodeGen/RISCV/rvv/fixed-vectors-vrsub-vp.ll | 16 +- llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vsadd.ll | 8 +- .../test/CodeGen/RISCV/rvv/fixed-vectors-vsaddu.ll | 8 +- llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vssub.ll | 8 +- .../test/CodeGen/RISCV/rvv/fixed-vectors-vssubu.ll | 8 +- .../CodeGen/RISCV/rvv/fixed-vectors-vsub-vp.ll | 16 +- .../CodeGen/RISCV/rvv/fixed-vectors-vxor-vp.ll | 16 +- llvm/test/CodeGen/RISCV/rvv/frameindex-addr.ll | 3 +- llvm/test/CodeGen/RISCV/rvv/localvar.ll | 68 +- llvm/test/CodeGen/RISCV/rvv/masked-tama.ll | 4 +- llvm/test/CodeGen/RISCV/rvv/memory-args.ll | 2 +- llvm/test/CodeGen/RISCV/rvv/rvv-args-by-mem.ll | 19 +- llvm/test/CodeGen/RISCV/rvv/rvv-out-arguments.ll | 60 +- llvm/test/CodeGen/RISCV/rvv/rvv-stack-align.mir | 22 +- llvm/test/CodeGen/RISCV/rvv/scalar-stack-align.ll | 24 +- llvm/test/CodeGen/RISCV/rvv/setcc-int-vp.ll | 72 +- llvm/test/CodeGen/RISCV/rvv/setcc-integer.ll | 40 +- llvm/test/CodeGen/RISCV/rvv/stepvector.ll | 7 +- llvm/test/CodeGen/RISCV/rvv/unmasked-ta.ll | 10 +- llvm/test/CodeGen/RISCV/rvv/unmasked-tu.ll | 18 +- llvm/test/CodeGen/RISCV/rvv/vaadd.ll | 16 +- llvm/test/CodeGen/RISCV/rvv/vaaddu.ll | 16 +- llvm/test/CodeGen/RISCV/rvv/vadc-rv32.ll | 8 +- llvm/test/CodeGen/RISCV/rvv/vadd-sdnode.ll | 8 +- llvm/test/CodeGen/RISCV/rvv/vadd-vp.ll | 16 +- llvm/test/CodeGen/RISCV/rvv/vadd.ll | 16 +- llvm/test/CodeGen/RISCV/rvv/vand-rv32.ll | 16 +- llvm/test/CodeGen/RISCV/rvv/vand-sdnode.ll | 8 +- llvm/test/CodeGen/RISCV/rvv/vand-vp.ll | 16 +- llvm/test/CodeGen/RISCV/rvv/vasub.ll | 16 +- llvm/test/CodeGen/RISCV/rvv/vasubu.ll | 16 +- llvm/test/CodeGen/RISCV/rvv/vdiv-rv32.ll | 16 +- llvm/test/CodeGen/RISCV/rvv/vdiv-sdnode.ll | 16 +- llvm/test/CodeGen/RISCV/rvv/vdiv-vp.ll | 16 +- llvm/test/CodeGen/RISCV/rvv/vdivu-rv32.ll | 16 +- llvm/test/CodeGen/RISCV/rvv/vdivu-sdnode.ll | 16 +- llvm/test/CodeGen/RISCV/rvv/vdivu-vp.ll | 16 +- llvm/test/CodeGen/RISCV/rvv/vmacc-rv32.ll | 12 +- llvm/test/CodeGen/RISCV/rvv/vmadc-rv32.ll | 8 +- llvm/test/CodeGen/RISCV/rvv/vmadc.carry.in-rv32.ll | 8 +- llvm/test/CodeGen/RISCV/rvv/vmadd-rv32.ll | 12 +- llvm/test/CodeGen/RISCV/rvv/vmadd-sdnode.ll | 8 +- llvm/test/CodeGen/RISCV/rvv/vmax-rv32.ll | 16 +- llvm/test/CodeGen/RISCV/rvv/vmax-sdnode.ll | 8 +- llvm/test/CodeGen/RISCV/rvv/vmaxu-rv32.ll | 16 +- llvm/test/CodeGen/RISCV/rvv/vmaxu-sdnode.ll | 8 +- llvm/test/CodeGen/RISCV/rvv/vmin-rv32.ll | 16 +- llvm/test/CodeGen/RISCV/rvv/vmin-sdnode.ll | 8 +- llvm/test/CodeGen/RISCV/rvv/vminu-rv32.ll | 16 +- llvm/test/CodeGen/RISCV/rvv/vminu-sdnode.ll | 8 +- llvm/test/CodeGen/RISCV/rvv/vmsbc-rv32.ll | 8 +- .../test/CodeGen/RISCV/rvv/vmsbc.borrow.in-rv32.ll | 8 +- llvm/test/CodeGen/RISCV/rvv/vmseq-rv32.ll | 12 +- llvm/test/CodeGen/RISCV/rvv/vmsge-rv32.ll | 18 +- llvm/test/CodeGen/RISCV/rvv/vmsgeu-rv32.ll | 18 +- llvm/test/CodeGen/RISCV/rvv/vmsgt-rv32.ll | 12 +- llvm/test/CodeGen/RISCV/rvv/vmsgtu-rv32.ll | 12 +- llvm/test/CodeGen/RISCV/rvv/vmsle-rv32.ll | 12 +- llvm/test/CodeGen/RISCV/rvv/vmsleu-rv32.ll | 12 +- llvm/test/CodeGen/RISCV/rvv/vmslt-rv32.ll | 12 +- llvm/test/CodeGen/RISCV/rvv/vmsltu-rv32.ll | 12 +- llvm/test/CodeGen/RISCV/rvv/vmsne-rv32.ll | 12 +- llvm/test/CodeGen/RISCV/rvv/vmul-sdnode.ll | 8 +- llvm/test/CodeGen/RISCV/rvv/vmul-vp.ll | 16 +- llvm/test/CodeGen/RISCV/rvv/vmul.ll | 16 +- llvm/test/CodeGen/RISCV/rvv/vmulh.ll | 16 +- llvm/test/CodeGen/RISCV/rvv/vmulhsu.ll | 16 +- llvm/test/CodeGen/RISCV/rvv/vmulhu.ll | 16 +- llvm/test/CodeGen/RISCV/rvv/vmv.v.x-rv32.ll | 8 +- llvm/test/CodeGen/RISCV/rvv/vnmsac-rv32.ll | 12 +- llvm/test/CodeGen/RISCV/rvv/vnmsub-rv32.ll | 12 +- llvm/test/CodeGen/RISCV/rvv/vnmsub-sdnode.ll | 8 +- llvm/test/CodeGen/RISCV/rvv/vor-rv32.ll | 16 +- llvm/test/CodeGen/RISCV/rvv/vor-sdnode.ll | 8 +- llvm/test/CodeGen/RISCV/rvv/vor-vp.ll | 16 +- llvm/test/CodeGen/RISCV/rvv/vpmerge-sdnode.ll | 8 +- llvm/test/CodeGen/RISCV/rvv/vreductions-int-vp.ll | 60 +- llvm/test/CodeGen/RISCV/rvv/vreductions-int.ll | 12 +- llvm/test/CodeGen/RISCV/rvv/vrem-rv32.ll | 16 +- llvm/test/CodeGen/RISCV/rvv/vrem-sdnode.ll | 16 +- llvm/test/CodeGen/RISCV/rvv/vrem-vp.ll | 16 +- llvm/test/CodeGen/RISCV/rvv/vremu-rv32.ll | 16 +- llvm/test/CodeGen/RISCV/rvv/vremu-sdnode.ll | 16 +- llvm/test/CodeGen/RISCV/rvv/vremu-vp.ll | 16 +- llvm/test/CodeGen/RISCV/rvv/vrsub-sdnode.ll | 8 +- llvm/test/CodeGen/RISCV/rvv/vrsub-vp.ll | 16 +- llvm/test/CodeGen/RISCV/rvv/vrsub.ll | 16 +- llvm/test/CodeGen/RISCV/rvv/vsadd-rv32.ll | 16 +- llvm/test/CodeGen/RISCV/rvv/vsadd-sdnode.ll | 8 +- llvm/test/CodeGen/RISCV/rvv/vsaddu-rv32.ll | 16 +- llvm/test/CodeGen/RISCV/rvv/vsaddu-sdnode.ll | 8 +- llvm/test/CodeGen/RISCV/rvv/vsbc-rv32.ll | 8 +- llvm/test/CodeGen/RISCV/rvv/vselect-int-rv32.ll | 8 +- llvm/test/CodeGen/RISCV/rvv/vsmul-rv32.ll | 16 +- llvm/test/CodeGen/RISCV/rvv/vsplats-i64.ll | 12 +- llvm/test/CodeGen/RISCV/rvv/vssub-rv32.ll | 16 +- llvm/test/CodeGen/RISCV/rvv/vssub-sdnode.ll | 8 +- llvm/test/CodeGen/RISCV/rvv/vssubu-rv32.ll | 16 +- llvm/test/CodeGen/RISCV/rvv/vssubu-sdnode.ll | 8 +- llvm/test/CodeGen/RISCV/rvv/vsub-sdnode.ll | 8 +- llvm/test/CodeGen/RISCV/rvv/vsub-vp.ll | 16 +- llvm/test/CodeGen/RISCV/rvv/vsub.ll | 16 +- llvm/test/CodeGen/RISCV/rvv/vxor-rv32.ll | 16 +- llvm/test/CodeGen/RISCV/rvv/vxor-sdnode.ll | 8 +- llvm/test/CodeGen/RISCV/rvv/vxor-vp.ll | 16 +- .../test/CodeGen/RISCV/srem-seteq-illegal-types.ll | 74 +- .../test/CodeGen/RISCV/urem-seteq-illegal-types.ll | 4 +- .../CodeGen/Thumb2/constant-islands-cbzundef.mir | 30 +- llvm/test/CodeGen/VE/Scalar/load_stk.ll | 795 +++++++++ llvm/test/CodeGen/VE/Scalar/store_stk.ll | 808 +++++++++ llvm/test/CodeGen/X86/critical-edge-split-2.ll | 40 - llvm/test/CodeGen/X86/fold-tied-op.ll | 119 +- llvm/test/CodeGen/X86/nonconst-static-div.ll | 12 - llvm/test/CodeGen/X86/nonconst-static-iv.ll | 8 - llvm/test/CodeGen/X86/pr33396.ll | 27 - .../test/CodeGen/X86/pr49839-trapping-aggregate.ll | 33 - llvm/test/CodeGen/X86/pr56351.ll | 18 + llvm/test/CodeGen/X86/rdpru.ll | 85 + llvm/test/CodeGen/X86/selectiondag-dominator.ll | 30 - .../DebugInfo/debugify-original-no-dbg-info.ll | 2 +- llvm/test/DebugInfo/verify-di-preserve.ll | 52 + .../RuntimeDyld/AArch64/ELF_ARM64_TSTBR14.s | 14 + llvm/test/LTO/X86/diagnostic-handler-remarks.ll | 4 +- llvm/test/MC/AMDGPU/gfx11-flat-errs.s | 4 + llvm/test/MC/Disassembler/AArch64/mattr-all.txt | 4 + llvm/test/MC/Disassembler/X86/x86-32.txt | 3 + llvm/test/MC/Disassembler/X86/x86-64.txt | 3 + llvm/test/MC/X86/RDPRU.s | 17 + .../dfa-jump-threading-transform.ll | 4 +- .../DFAJumpThreading/dfa-unfold-select.ll | 6 +- llvm/test/Transforms/GVNSink/sink-common-code.ll | 2 +- .../test/Transforms/GlobalOpt/constant-can-trap.ll | 87 - .../GlobalOpt/ctor-list-opt-constexpr.ll | 2 +- llvm/test/Transforms/IRCE/decrementing-loop.ll | 11 +- .../Transforms/IndVarSimplify/floating-point-iv.ll | 34 + llvm/test/Transforms/IndVarSimplify/pr22222.ll | 32 +- llvm/test/Transforms/IndVarSimplify/pr56242.ll | 6 +- llvm/test/Transforms/InstCombine/and.ll | 60 + llvm/test/Transforms/InstCombine/atomicrmw.ll | 29 + .../Transforms/InstCombine/indexed-gep-compares.ll | 30 - .../InstCombine/lshr-and-negC-icmpeq-zero.ll | 52 +- llvm/test/Transforms/InstCombine/not-add.ll | 6 +- llvm/test/Transforms/InstCombine/pow-4.ll | 35 +- .../Transforms/InstCombine/sadd-with-overflow.ll | 2 +- llvm/test/Transforms/InstCombine/sitofp.ll | 31 +- llvm/test/Transforms/InstCombine/sqrt.ll | 41 +- .../Transforms/InstCombine/ssub-with-overflow.ll | 2 +- llvm/test/Transforms/InstCombine/sub-minmax.ll | 145 +- .../Transforms/InstCombine/uadd-with-overflow.ll | 2 +- .../vscale_extractelement-inseltpoison.ll | 42 +- .../InstCombine/vscale_extractelement.ll | 10 +- llvm/test/Transforms/InstCombine/with_overflow.ll | 30 +- .../InstSimplify/ConstProp/2007-02-23-sdiv.ll | 5 - .../ConstProp/2009-06-20-constexpr-zero-lhs.ll | 4 - .../InstSimplify/ConstProp/constant-expr.ll | 9 - llvm/test/Transforms/InstSimplify/div.ll | 108 ++ llvm/test/Transforms/InstSimplify/phi.ll | 64 - llvm/test/Transforms/LICM/callbr-crash.ll | 21 +- .../LoopStrengthReduce/remove_scev_indvars.ll | 36 + .../AArch64/runtime-check-size-based-threshold.ll | 18 +- .../AArch64/sve-tail-folding-forced.ll | 2 +- .../AArch64/sve-tail-folding-unroll.ll | 4 +- .../LoopVectorize/AArch64/sve-tail-folding.ll | 22 +- .../Transforms/LoopVectorize/X86/gather_scatter.ll | 2 +- .../LoopVectorize/X86/masked_load_store.ll | 68 - .../X86/pointer-runtime-checks-unprofitable.ll | 60 +- llvm/test/Transforms/LoopVectorize/X86/pr23997.ll | 2 +- llvm/test/Transforms/LoopVectorize/X86/pr35432.ll | 2 +- llvm/test/Transforms/LoopVectorize/X86/pr54634.ll | 2 +- .../Transforms/LoopVectorize/X86/runtime-limit.ll | 22 +- .../test/Transforms/LoopVectorize/if-conversion.ll | 57 - llvm/test/Transforms/LowerAtomic/atomic-load.ll | 22 + .../bigger-expressions-double.ll | 12 +- .../multiply-right-transpose.ll | 4 +- .../LowerMatrixIntrinsics/propagate-backward.ll | 12 +- .../propagate-backwards-unsupported.ll | 18 +- .../LowerMatrixIntrinsics/propagate-forward.ll | 16 +- .../LowerMatrixIntrinsics/propagate-mixed-users.ll | 8 +- .../propagate-multiple-iterations.ll | 8 +- .../transpose-double-row-major.ll | 18 +- .../LowerMatrixIntrinsics/transpose-double.ll | 26 +- .../transpose-float-row-major.ll | 18 +- .../LowerMatrixIntrinsics/transpose-float.ll | 26 +- .../transpose-i32-row-major.ll | 18 +- .../LowerMatrixIntrinsics/transpose-i32.ll | 26 +- .../transpose-opts-iterator-invalidation.ll | 4 +- .../LowerMatrixIntrinsics/transpose-opts.ll | 12 +- .../MergeFunc/mergefunc-struct-return.ll | 2 +- .../Transforms/SLPVectorizer/AArch64/loadorder.ll | 151 +- .../X86/load-partial-vector-shuffle.ll | 73 + .../Transforms/SimplifyCFG/2006-10-19-UncondDiv.ll | 29 - .../SimplifyCFG/ConditionalTrappingConstantExpr.ll | 171 -- llvm/test/Transforms/SimplifyCFG/PR16069.ll | 33 - llvm/test/Transforms/SimplifyCFG/PR17073.ll | 98 -- .../Transforms/SimplifyCFG/X86/sink-common-code.ll | 4 +- .../Transforms/SimplifyCFG/hoist-skip-token.ll | 39 + llvm/test/Transforms/SimplifyCFG/jump-threading.ll | 209 ++- llvm/test/Transforms/SimplifyCFG/pr55765.ll | 4 +- llvm/test/Transforms/SimplifyCFG/wc-widen-block.ll | 11 +- .../2010-06-26-MultipleReturnValues.ll | 6 +- .../Transforms/TailCallElim/accum_recursion.ll | 2 +- llvm/test/Transforms/TailCallElim/basic.ll | 2 +- .../Util/Debugify/loc-only-original-mode.ll | 8 +- .../VectorCombine/AArch64/select-shuffle.ll | 344 ++-- .../Transforms/WholeProgramDevirt/expand-check.ll | 2 +- .../Inputs/loongarch_function_name.ll | 8 + .../Inputs/loongarch_function_name.ll.expected | 13 + .../Inputs/loongarch_generated_funcs.ll | 63 + ...loongarch_generated_funcs.ll.generated.expected | 148 ++ ...ongarch_generated_funcs.ll.nogenerated.expected | 147 ++ .../loongarch-function-name.test | 5 + .../loongarch_generated_funcs.test | 17 + llvm/test/tools/llvm-ar/Inputs/mri-crlf.mri | 2 + llvm/test/tools/llvm-ar/mri-crlf.test | 9 +- llvm/test/tools/llvm-ar/mri-delete.test | 188 +- llvm/test/tools/llvm-ar/mri-end.test | 140 +- llvm/test/tools/llvm-ar/mri-nonascii.test | 37 +- .../tools/llvm-objcopy/ELF/binary-no-paddr.test | 22 +- llvm/test/tools/llvm-objcopy/ELF/binary-paddr.test | 40 + llvm/tools/opt/NewPMDriver.cpp | 39 +- llvm/tools/opt/NewPMDriver.h | 5 +- llvm/tools/opt/opt.cpp | 15 +- llvm/unittests/Analysis/ValueTrackingTest.cpp | 14 - llvm/unittests/IR/ConstantsTest.cpp | 25 +- llvm/unittests/Support/TargetParserTest.cpp | 8 +- llvm/utils/UpdateTestChecks/asm.py | 24 +- .../clang-tools-extra/clang-tidy/bugprone/BUILD.gn | 1 + llvm/utils/gn/secondary/clang/lib/Headers/BUILD.gn | 1 + llvm/utils/gn/secondary/clang/lib/Sema/BUILD.gn | 1 + llvm/utils/gn/secondary/libcxx/include/BUILD.gn | 2 + llvm/utils/gn/secondary/lld/test/BUILD.gn | 1 + .../gn/secondary/llvm/lib/Target/AMDGPU/BUILD.gn | 2 + .../gn/secondary/llvm/tools/llvm-reduce/BUILD.gn | 1 + mlir/cmake/modules/AddMLIRPython.cmake | 2 +- mlir/docs/AttributesAndTypes.md | 4 +- mlir/docs/Dialects/Affine.md | 5 +- mlir/docs/LangRef.md | 104 +- .../mlir/Analysis/Presburger/IntegerRelation.h | 14 +- .../mlir/Analysis/Presburger/PWMAFunction.h | 41 +- .../mlir/Analysis/Presburger/PresburgerSpace.h | 117 +- mlir/include/mlir/Dialect/Complex/IR/ComplexOps.td | 4 + mlir/include/mlir/Dialect/GPU/IR/GPUDialect.h | 1 + mlir/include/mlir/Dialect/GPU/IR/GPUOps.td | 21 +- mlir/include/mlir/Dialect/LLVMIR/LLVMDialect.h | 1 + mlir/include/mlir/Dialect/LLVMIR/LLVMOps.td | 16 +- mlir/include/mlir/Dialect/Linalg/Utils/Utils.h | 9 + mlir/include/mlir/Dialect/MemRef/IR/MemRefOps.td | 12 +- mlir/include/mlir/Dialect/OpenMP/OpenMPOps.td | 201 ++- .../mlir/Dialect/OpenMP/OpenMPOpsInterfaces.td | 2 +- mlir/include/mlir/Dialect/SCF/IR/SCFOps.td | 109 -- mlir/include/mlir/Dialect/Tensor/IR/Tensor.h | 1 + mlir/include/mlir/Dialect/Tensor/IR/TensorOps.td | 149 ++ mlir/include/mlir/Dialect/Vector/IR/VectorOps.td | 1 + mlir/include/mlir/ExecutionEngine/MemRefUtils.h | 2 +- mlir/include/mlir/IR/AffineMap.h | 6 + mlir/include/mlir/IR/AttrTypeBase.td | 2 +- mlir/include/mlir/IR/Attributes.h | 3 +- mlir/include/mlir/IR/OpBase.td | 2 +- mlir/include/mlir/IR/OpDefinition.h | 5 +- mlir/include/mlir/IR/Types.h | 3 +- mlir/include/mlir/Interfaces/ViewLikeInterface.td | 15 +- mlir/include/mlir/Support/InterfaceSupport.h | 37 + mlir/include/mlir/Tools/PDLL/ODS/Operation.h | 1 + mlir/lib/Analysis/Presburger/IntegerRelation.cpp | 13 + mlir/lib/Analysis/Presburger/PWMAFunction.cpp | 140 ++ mlir/lib/Analysis/Presburger/PresburgerSpace.cpp | 49 +- mlir/lib/Dialect/Affine/IR/AffineOps.cpp | 2 +- .../Transforms/AllocTensorElimination.cpp | 21 +- mlir/lib/Dialect/Complex/IR/ComplexOps.cpp | 28 + mlir/lib/Dialect/GPU/CMakeLists.txt | 2 + .../Dialect/GPU/IR/InferIntRangeInterfaceImpls.cpp | 97 ++ mlir/lib/Dialect/LLVMIR/IR/LLVMDialect.cpp | 24 + .../lib/Dialect/Linalg/Transforms/DropUnitDims.cpp | 75 +- mlir/lib/Dialect/Linalg/Utils/Utils.cpp | 28 + mlir/lib/Dialect/MemRef/IR/MemRefOps.cpp | 47 +- mlir/lib/Dialect/MemRef/Transforms/MultiBuffer.cpp | 4 +- mlir/lib/Dialect/OpenMP/IR/OpenMPDialect.cpp | 111 +- mlir/lib/Dialect/SCF/IR/CMakeLists.txt | 1 - mlir/lib/Dialect/SCF/IR/SCF.cpp | 143 +- .../SCF/Transforms/BufferizableOpInterfaceImpl.cpp | 246 +-- mlir/lib/Dialect/Tensor/IR/CMakeLists.txt | 1 + mlir/lib/Dialect/Tensor/IR/TensorOps.cpp | 256 ++- .../Transforms/BufferizableOpInterfaceImpl.cpp | 309 +++- mlir/lib/Dialect/Vector/IR/VectorOps.cpp | 60 +- .../Transforms/VectorTransferOpTransforms.cpp | 4 +- .../Dialect/Vector/Transforms/VectorTransforms.cpp | 21 +- mlir/lib/ExecutionEngine/OptUtils.cpp | 2 +- mlir/lib/ExecutionEngine/SparseTensorUtils.cpp | 2 +- mlir/lib/IR/AffineMap.cpp | 19 +- mlir/lib/IR/AsmPrinter.cpp | 68 +- mlir/lib/Interfaces/ViewLikeInterface.cpp | 19 - mlir/lib/Parser/AffineParser.cpp | 54 +- mlir/lib/Parser/DialectSymbolParser.cpp | 214 +-- mlir/lib/Parser/Parser.h | 35 +- mlir/lib/Parser/ParserState.h | 26 +- .../Dialect/OpenMP/OpenMPToLLVMIRTranslation.cpp | 32 + mlir/test/Dialect/Complex/canonicalize.mlir | 20 + mlir/test/Dialect/EmitC/types.mlir | 12 +- mlir/test/Dialect/GPU/int-range-interface.mlir | 128 ++ mlir/test/Dialect/GPU/invalid.mlir | 4 +- mlir/test/Dialect/LLVMIR/callgraph.mlir | 93 + .../test/Dialect/Linalg/drop-unit-extent-dims.mlir | 20 + mlir/test/Dialect/OpenACC/ops.mlir | 20 +- mlir/test/Dialect/OpenMP/invalid.mlir | 127 +- mlir/test/Dialect/OpenMP/ops.mlir | 174 +- mlir/test/Dialect/Quant/parse-any-invalid.mlir | 4 +- .../Dialect/Quant/parse-calibrated-invalid.mlir | 4 +- mlir/test/Dialect/Quant/parse-uniform-invalid.mlir | 4 +- mlir/test/Dialect/SCF/canonicalize.mlir | 25 - .../SCF/foreach-thread-canonicalization.mlir | 50 +- mlir/test/Dialect/SCF/invalid.mlir | 8 +- .../one-shot-bufferize-tensor-copy-insertion.mlir | 4 +- mlir/test/Dialect/SCF/one-shot-bufferize.mlir | 6 +- mlir/test/Dialect/SCF/ops.mlir | 4 +- mlir/test/Dialect/Tensor/bufferize.mlir | 129 +- mlir/test/Dialect/Tensor/canonicalize.mlir | 27 + mlir/test/Dialect/Tensor/one-shot-bufferize.mlir | 24 + mlir/test/Dialect/Vector/canonicalize.mlir | 27 + mlir/test/Dialect/Vector/invalid.mlir | 2 +- .../Dialect/Vector/vector-reduce-to-contract.mlir | 35 + mlir/test/IR/affine-set.mlir | 113 ++ mlir/test/IR/enum-attr-invalid.mlir | 2 +- mlir/test/IR/enum-attr-roundtrip.mlir | 12 +- mlir/test/IR/invalid.mlir | 33 +- mlir/test/IR/parser.mlir | 30 +- mlir/test/Target/Cpp/types.mlir | 12 +- mlir/test/Target/LLVMIR/openmp-llvm.mlir | 92 +- mlir/test/lib/Dialect/Test/TestTypeDefs.td | 2 +- .../mlir-tblgen/attr-or-type-format-roundtrip.mlir | 8 +- mlir/test/mlir-tblgen/attr-or-type-format.mlir | 18 +- mlir/test/mlir-tblgen/testdialect-attrdefs.mlir | 4 +- mlir/test/python/ir/attributes.py | 2 +- mlir/tools/mlir-tblgen/AttrOrTypeFormatGen.cpp | 4 +- mlir/tools/mlir-tblgen/OpDefinitionsGen.cpp | 2 +- .../Analysis/Presburger/PWMAFunctionTest.cpp | 328 ++++ .../Analysis/Presburger/PresburgerSpaceTest.cpp | 52 +- mlir/unittests/Dialect/MemRef/InferShapeTest.cpp | 6 +- mlir/unittests/Dialect/SparseTensor/MergerTest.cpp | 456 +---- mlir/unittests/IR/CMakeLists.txt | 1 + mlir/unittests/IR/InterfaceTest.cpp | 77 + openmp/libomptarget/include/device.h | 22 +- openmp/libomptarget/include/omptarget.h | 235 ++- openmp/libomptarget/include/omptargetplugin.h | 4 +- openmp/libomptarget/include/rtl.h | 16 +- openmp/libomptarget/plugins/amdgpu/src/rtl.cpp | 1833 ++++++++++---------- .../plugins/common/elf_common/elf_common.cpp | 16 +- .../plugins/common/elf_common/elf_common.h | 4 +- openmp/libomptarget/plugins/cuda/src/rtl.cpp | 328 ++-- .../plugins/generic-elf-64bit/src/rtl.cpp | 224 +-- openmp/libomptarget/src/api.cpp | 240 +-- openmp/libomptarget/src/device.cpp | 163 +- openmp/libomptarget/src/interface.cpp | 491 +++--- openmp/libomptarget/src/interop.cpp | 206 +-- openmp/libomptarget/src/omptarget.cpp | 305 ++-- openmp/libomptarget/src/private.h | 72 +- openmp/libomptarget/src/rtl.cpp | 217 ++- openmp/runtime/src/dllexports | 7 + openmp/runtime/src/kmp.h | 8 + openmp/runtime/src/kmp_csupport.cpp | 57 +- openmp/runtime/src/kmp_dispatch.cpp | 213 +++ utils/bazel/llvm-project-overlay/clang/BUILD.bazel | 6 +- utils/bazel/llvm-project-overlay/mlir/BUILD.bazel | 6 + 1015 files changed, 33432 insertions(+), 20783 deletions(-) create mode 100644 clang-tools-extra/clang-tidy/bugprone/AssignmentInIfConditionCheck.cpp create mode 100644 clang-tools-extra/clang-tidy/bugprone/AssignmentInIfConditionCheck.h create mode 100644 clang-tools-extra/docs/clang-tidy/checks/bugprone/assignment-in [...] create mode 100644 clang-tools-extra/pseudo/test/cxx/contextual-keywords.cpp create mode 100644 clang-tools-extra/pseudo/test/cxx/recovery-init-list.cpp create mode 100644 clang-tools-extra/test/clang-tidy/checkers/bugprone-assignment- [...] create mode 100644 clang-tools-extra/test/clang-tidy/checkers/bugprone/branch-clon [...] create mode 100644 clang/include/clang/Sema/HLSLExternalSemaSource.h create mode 100644 clang/lib/Headers/rdpruintrin.h create mode 100644 clang/lib/Sema/HLSLExternalSemaSource.cpp create mode 100644 clang/test/AST/HLSL/vector-alias.hlsl create mode 100644 clang/test/AST/ast-dump-pragma-json.c create mode 100644 clang/test/AST/ast-print-fp-pragmas.c create mode 100644 clang/test/Analysis/symbolcast-floatingpoint.cpp create mode 100644 clang/test/CodeGen/rdpru-builtins.c create mode 100644 clang/test/Driver/arm-nopacbti-disabled-features.c delete mode 100644 clang/test/Modules/Inputs/concept/A.cppm delete mode 100644 clang/test/Modules/Inputs/concept/foo.h create mode 100644 clang/test/SemaHLSL/BuiltIns/vector-errors.hlsl create mode 100644 compiler-rt/lib/orc/elfnix_tls.aarch64.S create mode 100644 compiler-rt/test/orc/TestCases/Linux/aarch64/trivial-tls.S create mode 100644 compiler-rt/test/sanitizer_common/TestCases/Linux/malloc_usable_size.c create mode 100644 flang/test/Lower/extent_triplets.f90 create mode 100644 libcxx/include/__algorithm/ranges_merge.h create mode 100644 libcxx/include/__debug_utils/randomize_range.h create mode 100644 libcxx/test/std/algorithms/alg.sorting/alg.merge/ranges_merge.pass.cpp create mode 100644 lld/test/ELF/crash-report.test create mode 100644 lld/test/MachO/loh-adrp-ldr-got.s create mode 100644 lldb/test/API/functionalities/archives/c.c rename lldb/test/API/tools/lldb-server/{attach-wait => }/TestGdbRemoteAttachWait.py (80%) delete mode 100644 lldb/test/API/tools/lldb-server/attach-wait/Makefile delete mode 100644 lldb/test/API/tools/lldb-server/attach-wait/main.cpp delete mode 100644 lldb/test/API/tools/lldb-server/attach-wait/shim.cpp copy llvm/docs/AMDGPU/{gfx10_opt.rst => gfx1030_opt_0d447d.rst} (82%) rename llvm/docs/AMDGPU/{gfx1030_opt.rst => gfx1030_opt_847aed.rst} (91%) rename llvm/docs/AMDGPU/{gfx10_soffset_c40a5a.rst => gfx1030_soffset_73dae7.rst} (72%) rename llvm/docs/AMDGPU/{gfx1030_soffset_59fade.rst => gfx1030_soffset_d01a5c.rst} (61%) copy llvm/docs/AMDGPU/{gfx10_vdata_c61803.rst => gfx1030_vdata_0aba12.rst} (80%) rename llvm/docs/AMDGPU/{gfx10_vdata_b2a787.rst => gfx1030_vdata_16d321.rst} (80%) rename llvm/docs/AMDGPU/{gfx10_vdata_325b78.rst => gfx1030_vdata_35851e.rst} (81%) delete mode 100644 llvm/docs/AMDGPU/gfx1030_vdata_87fb90.rst rename llvm/docs/AMDGPU/{gfx10_vdata_87fb90.rst => gfx1030_vdata_890652.rst} (80%) rename llvm/docs/AMDGPU/{gfx10_vdata_4d8ecf.rst => gfx1030_vdata_a9ff5a.rst} (81%) delete mode 100644 llvm/docs/AMDGPU/gfx1030_vdata_b2a787.rst rename llvm/docs/AMDGPU/{gfx10_vdst_48d3a8.rst => gfx1030_vdst_2ea017.rst} (76%) rename llvm/docs/AMDGPU/{gfx1030_vdst_5d50a1.rst => gfx1030_vdst_322561.rst} (70%) copy llvm/docs/AMDGPU/{gfx10_vdst_5d50a1.rst => gfx1030_vdst_709347.rst} (76%) delete mode 100644 llvm/docs/AMDGPU/gfx1030_vdst_719833.rst rename llvm/docs/AMDGPU/{gfx10_vdst_a49b76.rst => gfx1030_vdst_81a6ed.rst} (75%) rename llvm/docs/AMDGPU/{gfx10_vdst_f47754.rst => gfx1030_vdst_d71f1c.rst} (75%) delete mode 100644 llvm/docs/AMDGPU/gfx1030_vdst_d7c57e.rst rename llvm/docs/AMDGPU/{gfx10_vdst_d7c57e.rst => gfx1030_vdst_dd8a32.rst} (75%) delete mode 100644 llvm/docs/AMDGPU/gfx1030_vdst_f47754.rst copy llvm/docs/AMDGPU/{gfx10_opt.rst => gfx10_opt_0d447d.rst} (83%) rename llvm/docs/AMDGPU/{gfx10_opt.rst => gfx10_opt_847aed.rst} (91%) rename llvm/docs/AMDGPU/{gfx1030_soffset_c40a5a.rst => gfx10_soffset_73dae7.rst} (72%) rename llvm/docs/AMDGPU/{gfx10_soffset_59fade.rst => gfx10_soffset_d01a5c.rst} (61%) rename llvm/docs/AMDGPU/{gfx1030_vdata_c61803.rst => gfx10_vdata_0aba12.rst} (80%) copy llvm/docs/AMDGPU/{gfx10_vdata_c61803.rst => gfx10_vdata_16d321.rst} (80%) rename llvm/docs/AMDGPU/{gfx1030_vdata_325b78.rst => gfx10_vdata_35851e.rst} (81%) rename llvm/docs/AMDGPU/{gfx10_vdata_c61803.rst => gfx10_vdata_890652.rst} (80%) rename llvm/docs/AMDGPU/{gfx1030_vdata_4d8ecf.rst => gfx10_vdata_a9ff5a.rst} (81%) rename llvm/docs/AMDGPU/{gfx1030_vdst_48d3a8.rst => gfx10_vdst_2ea017.rst} (76%) rename llvm/docs/AMDGPU/{gfx1030_vdst_a49b76.rst => gfx10_vdst_322561.rst} (71%) copy llvm/docs/AMDGPU/{gfx10_vdst_5d50a1.rst => gfx10_vdst_709347.rst} (76%) delete mode 100644 llvm/docs/AMDGPU/gfx10_vdst_719833.rst copy llvm/docs/AMDGPU/{gfx10_vdst_5d50a1.rst => gfx10_vdst_81a6ed.rst} (76%) copy llvm/docs/AMDGPU/{gfx10_vdst_5d50a1.rst => gfx10_vdst_d71f1c.rst} (76%) rename llvm/docs/AMDGPU/{gfx10_vdst_5d50a1.rst => gfx10_vdst_dd8a32.rst} (76%) create mode 100644 llvm/lib/Target/AMDGPU/GCNCreateVOPD.cpp create mode 100644 llvm/lib/Target/AMDGPU/GCNVOPDUtils.cpp create mode 100644 llvm/lib/Target/AMDGPU/GCNVOPDUtils.h delete mode 100644 llvm/test/Assembler/insertvalue-invalid-type-1.ll create mode 100644 llvm/test/Bitcode/Inputs/bitcode-parseconstant-delay-select.bc create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/call-lowering-sret-demotion.ll create mode 100644 llvm/test/CodeGen/AArch64/sme-intrinsics-add.ll delete mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.ds.gws.sema.rel [...] create mode 100644 llvm/test/CodeGen/AMDGPU/dpp_combine_gfx11.mir create mode 100644 llvm/test/CodeGen/AMDGPU/minmax.ll create mode 100644 llvm/test/CodeGen/AMDGPU/verify-vopd.mir create mode 100644 llvm/test/CodeGen/AMDGPU/vopc_dpp.mir create mode 100644 llvm/test/CodeGen/AMDGPU/vopd-combine.mir create mode 100644 llvm/test/CodeGen/AMDGPU/waitcnt-vinterp.mir create mode 100644 llvm/test/CodeGen/LoongArch/frame.ll create mode 100644 llvm/test/CodeGen/LoongArch/ir-instruction/br.ll create mode 100644 llvm/test/CodeGen/LoongArch/ir-instruction/call.ll create mode 100644 llvm/test/CodeGen/LoongArch/ir-instruction/indirectbr.ll create mode 100644 llvm/test/CodeGen/LoongArch/ir-instruction/load-store.ll create mode 100644 llvm/test/CodeGen/LoongArch/ir-instruction/sdiv-udiv-srem-urem.ll create mode 100644 llvm/test/CodeGen/PowerPC/aix-alias-alignment-2.ll create mode 100644 llvm/test/CodeGen/PowerPC/aix-alias-alignment.ll create mode 100644 llvm/test/CodeGen/PowerPC/tls-crash.mir create mode 100644 llvm/test/CodeGen/RISCV/rvv/addi-rvv-stack-object.mir create mode 100644 llvm/test/CodeGen/VE/Scalar/load_stk.ll create mode 100644 llvm/test/CodeGen/VE/Scalar/store_stk.ll delete mode 100644 llvm/test/CodeGen/X86/critical-edge-split-2.ll delete mode 100644 llvm/test/CodeGen/X86/nonconst-static-div.ll delete mode 100644 llvm/test/CodeGen/X86/nonconst-static-iv.ll delete mode 100644 llvm/test/CodeGen/X86/pr33396.ll delete mode 100644 llvm/test/CodeGen/X86/pr49839-trapping-aggregate.ll create mode 100644 llvm/test/CodeGen/X86/pr56351.ll create mode 100644 llvm/test/CodeGen/X86/rdpru.ll delete mode 100644 llvm/test/CodeGen/X86/selectiondag-dominator.ll create mode 100644 llvm/test/DebugInfo/verify-di-preserve.ll create mode 100644 llvm/test/ExecutionEngine/RuntimeDyld/AArch64/ELF_ARM64_TSTBR14.s create mode 100644 llvm/test/MC/X86/RDPRU.s delete mode 100644 llvm/test/Transforms/GlobalOpt/constant-can-trap.ll delete mode 100644 llvm/test/Transforms/InstSimplify/ConstProp/2007-02-23-sdiv.ll create mode 100644 llvm/test/Transforms/SLPVectorizer/X86/load-partial-vector-shuffle.ll delete mode 100644 llvm/test/Transforms/SimplifyCFG/2006-10-19-UncondDiv.ll delete mode 100644 llvm/test/Transforms/SimplifyCFG/ConditionalTrappingConstantExpr.ll delete mode 100644 llvm/test/Transforms/SimplifyCFG/PR16069.ll delete mode 100644 llvm/test/Transforms/SimplifyCFG/PR17073.ll create mode 100644 llvm/test/Transforms/SimplifyCFG/hoist-skip-token.ll create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...] create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...] create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...] create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...] create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...] create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/loongar [...] create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/loongar [...] create mode 100644 mlir/lib/Dialect/GPU/IR/InferIntRangeInterfaceImpls.cpp create mode 100644 mlir/test/Dialect/GPU/int-range-interface.mlir create mode 100644 mlir/test/Dialect/LLVMIR/callgraph.mlir create mode 100644 mlir/test/IR/affine-set.mlir create mode 100644 mlir/unittests/IR/InterfaceTest.cpp -- To stop receiving notification emails like this one, please contact the administrator of this repository.

2 years, 11 months

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-stable-defconfig updated (33fd0a3363 -> 8bd915b770)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-stable-defconfig in repository toolchain/ci/binutils-gdb. from 33fd0a3363 [gdb/symtab] Fix data race on per_cu->dwarf_version adds dcc9b683dc Automatic date update in version.in adds 1e3a4f12e7 Automatic date update in version.in adds 0f2f2e7019 RISC-V: Update Zihintpause extension version adds 9386188e95 x86-64: improve handling of branches to absolute addresses adds 02b83698ef x86: restore masking of displacement kinds adds a775efc84d x86: fold Disp32S and Disp32 adds 58098fd779 gas/testsuite: properly exclude aout in all/weakref1u adds 2c474c4694 [gdb/symtab] Add get/set functions for per_cu->lang/unit_type adds a0f3a4c646 opcodes/avr: Implement style support in the disassembler adds 407115429b Modified changes for split-dwarf and dwarf-5. adds d8efadbdd9 Synchronize libbierty sources with gcc. adds 0772daccb3 objcopy: bfd_alloc orelocation adds eeeaf705fe alloc gas seginfo on notes obstack adds 96c33f79de Fix snafu in rust demangler recursion limit code adds 10e52570b8 Automatic date update in version.in adds 8180707f90 x86: de-duplicate sub-architecture strings accumulation adds 6ceeed2506 x86: macro-ize cpu_arch[] entries adds c368d2a802 x86: introduce fake processor type to mark sub-arch entries [...] adds 4694a0e5fe Support for location and range lists for split-dwarf and dwarf-5. adds 736918239b gdb: LoongArch: add orig_a0 into register set adds 3acd9a692d Make 'import gdb.events' work adds 99298c958c Add gdb.Objfile.is_file attribute adds 22f8e2e726 [gdb/exp] Fix internal error when printing C++ pointer-to-member adds 8df9766816 Automatic date update in version.in adds d92c7521f9 x86: don't leak sub-architecture accumulated strings adds 3ce2ebcf88 x86: permit "default" with .arch adds ae89daecb1 x86: generalize disabling of sub-architectures adds f68697e823 x86: introduce a state stack for .arch adds ad349f2493 Descriptive DWARF operations dump support for DW_AT_rank adds c975cec5ff x86: fix 3-operand insn reverse-matching adds 3d0738af2a x86: fold two switch() statements in match_template() adds 8bd915b770 x86: make D attribute usable for XOP and FMA4 insns No new revisions were added by this update. Summary of changes: ChangeLog | 13 + bfd/elfxx-riscv.c | 2 +- bfd/version.h | 2 +- binutils/bucomm.c | 13 + binutils/bucomm.h | 2 + binutils/dwarf.c | 54 +- binutils/dwarf.h | 2 + binutils/objcopy.c | 37 +- gas/as.h | 1 + gas/config/tc-i386-intel.c | 9 +- gas/config/tc-i386.c | 996 +- gas/config/tc-i386.h | 8 +- gas/doc/c-i386.texi | 3 +- gas/output-file.c | 42 +- gas/subsegs.c | 37 +- gas/testsuite/gas/all/weakref1u.d | 2 +- gas/testsuite/gas/i386/arch-dflt.l | 19 + gas/testsuite/gas/i386/arch-dflt.s | 14 + gas/testsuite/gas/i386/arch-stk.l | 43 + gas/testsuite/gas/i386/arch-stk.s | 34 + gas/testsuite/gas/i386/i386.exp | 3 + gas/testsuite/gas/i386/inval-avx.l | 25 +- gas/testsuite/gas/i386/inval-avx.s | 6 + gas/testsuite/gas/i386/x86-64-branch-6.d | 21 + gas/testsuite/gas/i386/x86-64-branch-6.e | 7 + gas/testsuite/gas/i386/x86-64-branch-6.s | 18 + gdb/NEWS | 3 + gdb/cp-valprint.c | 5 +- gdb/doc/python.texi | 7 + gdb/dwarf2/cooked-index.c | 10 +- gdb/dwarf2/cu.c | 2 +- gdb/dwarf2/index-write.c | 2 +- gdb/dwarf2/read.c | 223 +- gdb/dwarf2/read.h | 41 +- gdb/features/loongarch/base32.c | 1 + gdb/features/loongarch/base32.xml | 1 + gdb/features/loongarch/base64.c | 1 + gdb/features/loongarch/base64.xml | 1 + gdb/loongarch-linux-nat.c | 2 + gdb/loongarch-linux-tdep.c | 8 + gdb/loongarch-tdep.c | 1 + gdb/loongarch-tdep.h | 7 +- gdb/python/lib/gdb/__init__.py | 5 + gdb/python/py-evtregistry.c | 4 +- gdb/python/py-evts.c | 28 +- gdb/python/py-objfile.c | 14 + gdb/python/python-internal.h | 4 +- gdb/python/python.c | 16 +- gdb/testsuite/gdb.base/jit-reader.exp | 12 + gdb/testsuite/gdb.cp/pointer-to-member.cc | 34 + gdb/testsuite/gdb.cp/pointer-to-member.exp | 28 + gdb/testsuite/gdb.python/py-events.exp | 2 + libiberty/ChangeLog | 146 +- libiberty/configure | 1 + libiberty/configure.ac | 1 + libiberty/rust-demangle.c | 47 +- opcodes/ChangeLog | 9 + opcodes/avr-dis.c | 51 +- opcodes/disassemble.c | 5 + opcodes/i386-gen.c | 10 +- opcodes/i386-init.h | 132 +- opcodes/i386-opc.h | 8 +- opcodes/i386-opc.tbl | 90 +- opcodes/i386-tbl.h | 25959 +++++++++++++-------------- 64 files changed, 14108 insertions(+), 14226 deletions(-) create mode 100644 gas/testsuite/gas/i386/arch-dflt.l create mode 100644 gas/testsuite/gas/i386/arch-dflt.s create mode 100644 gas/testsuite/gas/i386/arch-stk.l create mode 100644 gas/testsuite/gas/i386/arch-stk.s create mode 100644 gas/testsuite/gas/i386/x86-64-branch-6.d create mode 100644 gas/testsuite/gas/i386/x86-64-branch-6.e create mode 100644 gas/testsuite/gas/i386/x86-64-branch-6.s create mode 100644 gdb/testsuite/gdb.cp/pointer-to-member.cc create mode 100644 gdb/testsuite/gdb.cp/pointer-to-member.exp -- To stop receiving notification emails like this one, please contact the administrator of this repository.

2 years, 11 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-stable-defconfig updated (e1f60af1 -> 80bdd4a7)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-stable-defconfig in repository toolchain/ci/base-artifacts. discards e1f60af1 0: update: binutils-llvm-linux-qemu: boot new 80bdd4a7 0: update: binutils-llvm-linux-qemu: boot This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (e1f60af1) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-master-aarch [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log.xz | Bin 1632 -> 1676 bytes 02-prepare_abe/console.log.xz | Bin 2724 -> 2728 bytes 03-build_abe-binutils/console.log.xz | Bin 31396 -> 30884 bytes 04-build_kernel_llvm/console.log.xz | Bin 62984 -> 64952 bytes 05-build_abe-qemu/console.log.xz | Bin 33296 -> 32780 bytes 06-build_linux/console.log.xz | Bin 3908 -> 4032 bytes 07-boot_linux/console.log.xz | Bin 6140 -> 6144 bytes 08-check_regression/console.log.xz | Bin 412 -> 412 bytes 09-update_baseline/console.log | 10 +++++----- jenkins/manifest.sh | 22 +++++++++++----------- 10 files changed, 16 insertions(+), 16 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

2 years, 11 months

[toolchain/ci/newlib] branch linaro-local/ci/tcwg_bmk_gnu_eabi_stm32/gnu_eabi-release-arm_eabi-coremark-O3 updated (e7ffbdb01 -> fc74dbf22)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk_gnu_eabi_stm32/gnu_eabi-release-arm_eabi-coremark-O3 in repository toolchain/ci/newlib. from e7ffbdb01 newlib/libc/sys/rtems/include/sys/cpuset.h adds 54930ae7d Cygwin: poll: Fix a bug on inquiring same fd with different events. adds 27fd806cd RTEMS: _KERNEL tweak for <sys/cpuset.h> adds 746c8116d Cygwin: console: Allow pasting very long text input. adds 2c2c2b631 Cygwin: console: Fix new bugs in cons_master_thread(). adds 1503d14af Cygwin: stdio: don't try again to read after EOF adds 72f855f32 Cygwin: implement getfacl(1) for socket files adds b3e25f0bc Cygwin: console: Fix issue of pasting very long text input again. adds fc74dbf22 Cygwin: spawn: Treat empty path as the current directory. No new revisions were added by this update. Summary of changes: newlib/libc/stdio/refill.c | 8 -- newlib/libc/sys/rtems/include/sys/cpuset.h | 2 + winsup/cygwin/fhandler.h | 5 + winsup/cygwin/fhandler_console.cc | 183 +++++++++++++++++++++++------ winsup/cygwin/poll.cc | 8 +- winsup/cygwin/release/3.3.6 | 9 ++ winsup/cygwin/release/3.4.0 | 10 ++ winsup/cygwin/sec_posixacl.cc | 76 ++++++++++++ winsup/cygwin/spawn.cc | 21 +++- winsup/cygwin/wincap.cc | 12 ++ winsup/cygwin/wincap.h | 2 + winsup/doc/new-features.xml | 4 + 12 files changed, 291 insertions(+), 49 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

2 years, 11 months

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_bmk_gnu_eabi_stm32/gnu_eabi-release-arm_eabi-coremark-O3 updated (5cf4746c3d4 -> 65941a91091)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk_gnu_eabi_stm32/gnu_eabi-release-arm_eabi-coremark-O3 in repository toolchain/ci/gcc. from 5cf4746c3d4 c++: constexpr folding in unevaluated context [PR105931] adds 16d4ccc27d9 tilegx: Fix infinite loop in gen-mul-tables generator adds ea754f9dd27 Daily bump. adds 88323c9ddf2 Daily bump. adds 5b26a2beb50 Daily bump. adds 6dfeb4b757c Daily bump. adds 81c832f9d55 libgomp: fix typo in mold linker detection adds 8e230a3c026 loongarch: exclude LARCH_PROLOGUE_TEMP from SIBCALL_REGS [P [...] adds d67dfc5f80e libgomp: Fix up target-31.c test [PR106045] adds d068623e5b1 expand: Fix up expand_cond_expr_using_cmove [PR106030] adds 9e72a522dd9 ifcvt: Don't introduce trapping or faulting reads in noce_t [...] adds 306733df26d Daily bump. adds ef1c61dd8be LoongArch: Remove undefined behavior from code [PR 106097] adds a6a0f3423f3 bootstrap/105551 - restore nvptx build adds 7811663964a libsanitizer: cherry-pick 791e0d1bc85d adds 5cf7ffe3be8 Daily bump. adds eb4336f546b Fortran: fix checking of arguments to UNPACK when MASK is a [...] adds 26ea506a1e8 Fortran: fix simplification of INDEX(str1,str2) [PR105691] adds 6bcab64467d Fortran: handle explicit-shape specs with constant bounds [ [...] adds 8d8af1480b3 Daily bump. adds c17206709f9 c++: dependent generic lambda template-id [PR106024] adds d9130880f77 c++: tweak resolve_args change adds b1c8ee26276 c++: lambda template in requires [PR105541] adds 962e7f0803f Fix ICE on sh adds e748398b3ef c++: simpler fix for PR106024 adds c7d4a71598a Daily bump. adds de6f402a54f c++: avoid <memory> poisoning on musl [PR106102] adds ad5d760b815 jit: avoid calloc() poisoning on musl [PR106102] adds a60152e87cc Daily bump. adds 55899e33de7 PR target/106122: Don't update %esp via the stack with -Oz on x86. adds cf12a703cf7 Fortran: improve error recovery for EXTENDS_TYPE_OF() [PR106121] adds d870ce1a112 Fortran: error recovery on invalid CLASS(), PARAMETER decla [...] adds 554fa149a0b Daily bump. adds d6bedcfcefc loongarch: use -mno-check-zero-division as the default for [...] adds 6c175b3d170 PR target/105991: Recognize PLUS and XOR forms of rldimi in [...] adds 32dfb075ad3 d: Fix error: aggregate value used where floating point was [...] adds d4738cbb02e Don't use gori depedencies to optimize. adds 92d1e271a92 Daily bump. adds 24f321345d8 Daily bump. adds 65941a91091 c-family: Prevent -Wformat warnings with u8 strings [PR105626] No new revisions were added by this update. Summary of changes: gcc/ChangeLog | 110 ++++++++++++++++++ gcc/DATESTAMP | 2 +- gcc/c-family/c-format.cc | 3 +- gcc/common/config/loongarch/loongarch-common.cc | 3 - gcc/config/i386/i386.md | 3 +- gcc/config/loongarch/loongarch.cc | 31 ++++-- gcc/config/loongarch/loongarch.h | 2 +- gcc/config/rs6000/rs6000.md | 21 +++- gcc/config/sh/sh.cc | 6 + gcc/config/tilepro/gen-mul-tables.cc | 4 +- gcc/cp/ChangeLog | 44 ++++++++ gcc/cp/call.cc | 2 +- gcc/cp/cp-tree.h | 12 +- gcc/cp/mapper-client.cc | 1 + gcc/cp/mapper-resolver.cc | 1 + gcc/cp/module.cc | 1 + gcc/cp/parser.cc | 10 +- gcc/d/ChangeLog | 15 +++ gcc/d/d-convert.cc | 44 +++++++- gcc/d/expr.cc | 10 +- gcc/d/toir.cc | 1 + gcc/doc/invoke.texi | 3 +- gcc/expr.cc | 3 +- gcc/fortran/ChangeLog | 54 +++++++++ gcc/fortran/check.cc | 2 + gcc/fortran/decl.cc | 20 ++++ gcc/fortran/simplify.cc | 135 ++++++----------------- gcc/gimple-range-fold.cc | 30 ++--- gcc/ifcvt.cc | 15 +-- gcc/jit/ChangeLog | 11 ++ gcc/jit/jit-playback.cc | 3 +- gcc/jit/jit-recording.cc | 2 +- gcc/jit/libgccjit.cc | 2 +- gcc/opts.cc | 12 +- gcc/system.h | 4 + gcc/testsuite/ChangeLog | 127 +++++++++++++++++++++ gcc/testsuite/g++.dg/cpp2a/lambda-generic10.C | 14 +++ gcc/testsuite/g++.dg/cpp2a/lambda-requires1.C | 4 + gcc/testsuite/g++.dg/warn/Wformat-char8_t-1.C | 10 ++ gcc/testsuite/g++.target/loongarch/loongarch.exp | 34 ++++++ gcc/testsuite/g++.target/loongarch/pr106096.C | 75 +++++++++++++ gcc/testsuite/gcc.c-torture/compile/pr106030.c | 16 +++ gcc/testsuite/gcc.c-torture/execute/20101011-1.c | 1 + gcc/testsuite/gcc.c-torture/execute/pr106032.c | 21 ++++ gcc/testsuite/gcc.dg/pr106114.c | 14 +++ gcc/testsuite/gcc.target/i386/pr106122.c | 15 +++ gcc/testsuite/gcc.target/powerpc/pr105991.c | 12 ++ gcc/testsuite/gdc.dg/pr106139a.d | 36 ++++++ gcc/testsuite/gdc.dg/pr106139b.d | 36 ++++++ gcc/testsuite/gdc.dg/pr106139c.d | 27 +++++ gcc/testsuite/gdc.dg/pr106139d.d | 27 +++++ gcc/testsuite/gfortran.dg/class_58.f90 | 2 +- gcc/testsuite/gfortran.dg/class_73.f90 | 17 +++ gcc/testsuite/gfortran.dg/extends_type_of_4.f90 | 20 ++++ gcc/testsuite/gfortran.dg/index_6.f90 | 31 ++++++ gcc/testsuite/gfortran.dg/pr105954.f90 | 26 +++++ gcc/testsuite/gfortran.dg/unpack_vector_1.f90 | 12 ++ libcc1/ChangeLog | 9 ++ libcc1/libcc1plugin.cc | 1 + libcc1/libcp1plugin.cc | 1 + libgomp/ChangeLog | 18 +++ libgomp/Makefile.in | 2 +- libgomp/acinclude.m4 | 2 +- libgomp/configure | 2 +- libgomp/testsuite/libgomp.c/target-31.c | 2 +- libsanitizer/tsan/tsan_rtl_s390x.S | 2 + 66 files changed, 1071 insertions(+), 167 deletions(-) create mode 100644 gcc/testsuite/g++.dg/cpp2a/lambda-generic10.C create mode 100644 gcc/testsuite/g++.dg/cpp2a/lambda-requires1.C create mode 100644 gcc/testsuite/g++.dg/warn/Wformat-char8_t-1.C create mode 100644 gcc/testsuite/g++.target/loongarch/loongarch.exp create mode 100644 gcc/testsuite/g++.target/loongarch/pr106096.C create mode 100644 gcc/testsuite/gcc.c-torture/compile/pr106030.c create mode 100644 gcc/testsuite/gcc.c-torture/execute/pr106032.c create mode 100644 gcc/testsuite/gcc.dg/pr106114.c create mode 100644 gcc/testsuite/gcc.target/i386/pr106122.c create mode 100644 gcc/testsuite/gcc.target/powerpc/pr105991.c create mode 100644 gcc/testsuite/gdc.dg/pr106139a.d create mode 100644 gcc/testsuite/gdc.dg/pr106139b.d create mode 100644 gcc/testsuite/gdc.dg/pr106139c.d create mode 100644 gcc/testsuite/gdc.dg/pr106139d.d create mode 100644 gcc/testsuite/gfortran.dg/class_73.f90 create mode 100644 gcc/testsuite/gfortran.dg/extends_type_of_4.f90 create mode 100644 gcc/testsuite/gfortran.dg/index_6.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr105954.f90 create mode 100644 gcc/testsuite/gfortran.dg/unpack_vector_1.f90 -- To stop receiving notification emails like this one, please contact the administrator of this repository.

2 years, 11 months

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_bmk_gnu_eabi_stm32/gnu_eabi-release-arm_eabi-coremark-O3 updated (fa7673bf14 -> 3972c8ffe0)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk_gnu_eabi_stm32/gnu_eabi-release-arm_eabi-coremark-O3 in repository toolchain/ci/binutils-gdb. from fa7673bf14 Automatic date update in version.in adds faa0405980 Automatic date update in version.in adds f1f91e76db Automatic date update in version.in adds 9f3ab5dddb Automatic date update in version.in adds 04d55a034c Automatic date update in version.in adds 7f9a495a16 libctf: fix linking together multiple objects derived from t [...] adds b8a2baa80b libctf: tests: prune warnings from compiler output adds ed74e861d7 Automatic date update in version.in adds 04d235629f Automatic date update in version.in adds 969726c31f Automatic date update in version.in adds c26e2c8be8 Automatic date update in version.in adds f0b3db3175 Automatic date update in version.in adds 37eaf1f099 Automatic date update in version.in adds 178b942b8e Automatic date update in version.in adds 3972c8ffe0 Automatic date update in version.in No new revisions were added by this update. Summary of changes: bfd/version.h | 2 +- libctf/ctf-dedup.c | 2 + libctf/ctf-impl.h | 4 + libctf/ctf-link.c | 161 ++++++++++++++++----- libctf/testsuite/config/default.exp | 7 + libctf/testsuite/lib/ctf-lib.exp | 4 +- .../libctf-regression/libctf-repeat-cu-lib.c | 9 ++ .../libctf-regression/libctf-repeat-cu-main.c | 5 + .../testsuite/libctf-regression/libctf-repeat-cu.d | 7 + .../libctf-regression/libctf-repeat-cu.exp | 118 +++++++++++++++ 10 files changed, 283 insertions(+), 36 deletions(-) create mode 100644 libctf/testsuite/libctf-regression/libctf-repeat-cu-lib.c create mode 100644 libctf/testsuite/libctf-regression/libctf-repeat-cu-main.c create mode 100644 libctf/testsuite/libctf-regression/libctf-repeat-cu.d create mode 100644 libctf/testsuite/libctf-regression/libctf-repeat-cu.exp -- To stop receiving notification emails like this one, please contact the administrator of this repository.

2 years, 11 months

Jump to page:

2025

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

Tcwg-commits July 2022