Tcwg-commits June 2022

tcwg-commits@lists.linaro.org

4 participants
14714 discussions

[toolchain/ci/linux] branch linaro-local/ci/tcwg_gnu_cross_check_gcc/master-arm updated (03c765b0e3b4 -> 941e3e791269)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu_cross_check_gcc/master-arm in repository toolchain/ci/linux. from 03c765b0e3b4 Linux 5.19-rc4 adds 2390095113e9 tick/nohz: unexport __init-annotated tick_nohz_full_setup() adds 40f2f3e94178 vdpa/mlx5: Update Control VQ callback information adds ace9252446ec vdpa/mlx5: Initialize CVQ vringh only once adds 0e0348ac3f0a vduse: Tie vduse mgmtdev and its device adds a7722890fdfb virtio_ring : keep used_wrap_counter in vq->last_used_idx adds 03d957170694 virtio: Remove unnecessary variable assignments adds c346dae4f3fb virtio: disable notification hardening by default adds 50c0ada627f5 virtio-net: fix race between ndo_open() and virtio_device_ready() adds 11a37eb66812 caif_virtio: fix race between virtio_device_ready() and nd [...] adds ed7ac37fde33 virtio_mmio: Add missing PM calls to freeze/restore adds e0c2ce821795 virtio_mmio: Restore guest page size on resume adds 037d4305569a vhost-vdpa: call vhost_vdpa_cleanup during the release adds c7cc29aaebf9 virtio_ring: make vring_create_virtqueue_split prettier adds 941e3e791269 Merge tag 'for_linus' of git://git.kernel.org/pub/scm/linu [...] No new revisions were added by this update. Summary of changes: drivers/net/caif/caif_virtio.c | 10 +++- drivers/net/virtio_net.c | 8 ++- drivers/s390/virtio/virtio_ccw.c | 9 +++- drivers/vdpa/mlx5/net/mlx5_vnet.c | 33 ++++++++----- drivers/vdpa/vdpa_user/vduse_dev.c | 60 ++++++++++++++--------- drivers/vhost/vdpa.c | 2 +- drivers/virtio/Kconfig | 13 +++++ drivers/virtio/virtio.c | 2 + drivers/virtio/virtio_mmio.c | 26 ++++++++++ drivers/virtio/virtio_pci_modern_dev.c | 2 - drivers/virtio/virtio_ring.c | 89 +++++++++++++++++++++++----------- include/linux/virtio_config.h | 2 + kernel/time/tick-sched.c | 1 - 13 files changed, 187 insertions(+), 70 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

2 years, 5 months

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_gnu_cross_check_gcc/master-arm updated (c10a7546cf6 -> 5f6b6494035)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu_cross_check_gcc/master-arm in repository toolchain/ci/gcc. from c10a7546cf6 libstdc++: testsuite: Add missing <string> header adds b06a282921c amdgcn: remove obsolete assembler workarounds adds 250b95a9948 libstdc++: xfail experimental/net tests on rtems adds ca35ebaec83 libstdc++: testsuite: conditionalize another symlink test adds 486893b1d32 libstdc++: check for openat with dirfd in std::filesystem adds 0a3bb459e59 testsuite: pthread: call sched_yield for non-preemptive targets adds 3e3744d37e0 libstdc++: testsuite: complex proj requirements adds 8fce31f69bc libstdc++: testsuite: require cmath for exp simd adds 01e094f82d8 libstdc++: testsuite: use cmath long double overloads adds 00063459f68 testsuite: Fix up pr106070.c test [PR106070] adds a1f8a3860fe amdgcn: test global constructors adds 722750a44a9 compiler: always initialize mpfr in integer import adds 5f6b6494035 compiler: don't use sink as parameter in method expression thunk No new revisions were added by this update. Summary of changes: gcc/config/gcn/gcn.md | 36 +++++----------------- gcc/go/gofrontend/MERGE | 2 +- gcc/go/gofrontend/expressions.cc | 11 +++++-- gcc/go/gofrontend/types.cc | 7 +++-- gcc/testsuite/gcc.dg/atomic/c11-atomic-exec-4.c | 12 ++++++-- gcc/testsuite/gcc.dg/atomic/c11-atomic-exec-5.c | 6 +++- gcc/testsuite/gcc.dg/atomic/pr80640-2.c | 6 ++-- gcc/testsuite/gcc.dg/atomic/pr80640.c | 6 ++-- gcc/testsuite/gcc.dg/atomic/pr81316.c | 9 ++++-- gcc/testsuite/gcc.dg/di-sync-multithread.c | 8 +++++ gcc/testsuite/gcc.dg/torture/pr106070.c | 28 +++++++++-------- gcc/testsuite/lib/target-supports.exp | 1 - libstdc++-v3/src/c++17/fs_dir.cc | 2 +- .../testsuite/20_util/to_chars/long_double.cc | 6 ++-- libstdc++-v3/testsuite/26_numerics/complex/proj.cc | 13 ++++++++ .../iterators/recursive_directory_iterator.cc | 2 +- .../net/internet/resolver/ops/lookup.cc | 1 + .../net/internet/resolver/ops/reverse.cc | 1 + .../experimental/net/timer/waitable/dest.cc | 1 + .../experimental/net/timer/waitable/ops.cc | 1 + .../experimental/simd/standard_abi_usable.cc | 1 + .../experimental/simd/standard_abi_usable_2.cc | 1 + libstdc++-v3/testsuite/lib/dg-options.exp | 6 +--- 23 files changed, 98 insertions(+), 69 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

2 years, 5 months

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_gnu_cross_check_gcc/master-arm updated (171fba11ab -> 95127faf50)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu_cross_check_gcc/master-arm in repository toolchain/ci/binutils-gdb. from 171fba11ab Make GDBserver abort on internal error in development mode adds 95127faf50 [gdb/build] Fix build breaker with --enable-shared No new revisions were added by this update. Summary of changes: configure | 8 ++++++-- configure.ac | 8 ++++++-- 2 files changed, 12 insertions(+), 4 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

2 years, 5 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_gnu_cross_check_gcc/master-arm updated (4edacdd3 -> ba1a3dd3)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu_cross_check_gcc/master-arm in repository toolchain/ci/base-artifacts. discards 4edacdd3 0: update: binutils-gcc-linux-glibc-gdb-qemu: 1 new ba1a3dd3 0: update: binutils-gcc-linux-glibc-gdb-qemu: 1 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (4edacdd3) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_gnu_cross_check_gcc/mast [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log.xz | Bin 1548 -> 1572 bytes 02-prepare_abe/console.log.xz | Bin 2732 -> 2748 bytes 03-build_abe-binutils/console.log.xz | Bin 31136 -> 30792 bytes 04-build_abe-stage1/console.log.xz | Bin 90836 -> 91412 bytes 05-clean_sysroot/console.log.xz | Bin 332 -> 332 bytes 06-build_abe-linux/console.log.xz | Bin 8692 -> 9268 bytes 07-build_abe-glibc/console.log.xz | Bin 233356 -> 233716 bytes 08-build_abe-stage2/console.log.xz | Bin 223840 -> 223288 bytes 09-build_abe-gdb/console.log.xz | Bin 38220 -> 38372 bytes 10-build_abe-qemu/console.log.xz | Bin 32716 -> 32244 bytes 11-build_abe-dejagnu/console.log.xz | Bin 3864 -> 3860 bytes 12-build_abe-check_gcc/console.log.xz | Bin 2524 -> 2600 bytes 13-check_regression/console.log.xz | Bin 2396 -> 2832 bytes 13-check_regression/results.compare | 45 +- 13-check_regression/results.compare2 | 40 +- 14-update_baseline/console.log | 176 ++- 14-update_baseline/results.compare | 45 +- 14-update_baseline/results.compare2 | 40 +- jenkins/manifest.sh | 26 +- sumfiles/g++.log.xz | Bin 2684308 -> 2691464 bytes sumfiles/g++.sum | 104 +- sumfiles/gcc.log.xz | Bin 2184352 -> 2190232 bytes sumfiles/gcc.sum | 2356 ++++++++++++++++----------------- sumfiles/gfortran.log.xz | Bin 879224 -> 874536 bytes sumfiles/gfortran.sum | 40 +- sumfiles/libatomic.log.xz | Bin 2264 -> 2260 bytes sumfiles/libatomic.sum | 4 +- sumfiles/libgomp.log.xz | Bin 199044 -> 198860 bytes sumfiles/libgomp.sum | 16 +- sumfiles/libitm.log.xz | Bin 2672 -> 2664 bytes sumfiles/libitm.sum | 6 +- sumfiles/libstdc++.log.xz | Bin 421848 -> 418496 bytes sumfiles/libstdc++.sum | 16 +- 33 files changed, 1522 insertions(+), 1392 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

2 years, 5 months

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_gcc_bootstrap/master-aarch64-bootstrap updated (00063459f68 -> 6ce49a6e69a)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gcc_bootstrap/master-aarch64-bootstrap in repository toolchain/ci/gcc. from 00063459f68 testsuite: Fix up pr106070.c test [PR106070] adds a1f8a3860fe amdgcn: test global constructors adds 722750a44a9 compiler: always initialize mpfr in integer import adds 5f6b6494035 compiler: don't use sink as parameter in method expression thunk adds 508231d5440 c++: Add fixed test [PR89197] new 6ce49a6e69a libbacktrace: replace fgrep with grep in configure script The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/go/gofrontend/MERGE | 2 +- gcc/go/gofrontend/expressions.cc | 11 ++++++++--- gcc/go/gofrontend/types.cc | 7 +++++-- gcc/testsuite/g++.dg/cpp0x/initlist130.C | 5 +++++ gcc/testsuite/lib/target-supports.exp | 1 - libbacktrace/Makefile.in | 2 +- libbacktrace/configure | 2 +- libbacktrace/configure.ac | 2 +- 8 files changed, 22 insertions(+), 10 deletions(-) create mode 100644 gcc/testsuite/g++.dg/cpp0x/initlist130.C -- To stop receiving notification emails like this one, please contact the administrator of this repository.

2 years, 5 months

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_gcc_bootstrap/master-aarch64-bootstrap updated (95127faf50 -> e1692475fd)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gcc_bootstrap/master-aarch64-bootstrap in repository toolchain/ci/binutils-gdb. from 95127faf50 [gdb/build] Fix build breaker with --enable-shared new e1692475fd gdb/testsuite: update bug numbers from Gnats to bugzilla The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gdb/testsuite/gdb.base/annota1.exp | 8 ++++---- gdb/testsuite/gdb.base/macscp.exp | 14 +++++++------- 2 files changed, 11 insertions(+), 11 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

2 years, 5 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_gcc_bootstrap/master-aarch64-bootstrap updated (eb5a457e -> 5dedbe74)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gcc_bootstrap/master-aarch64-bootstrap in repository toolchain/ci/base-artifacts. discards eb5a457e 0: update: binutils-gcc: 2 new 5dedbe74 0: update: binutils-gcc: 2 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (eb5a457e) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_gcc_bootstrap/master-aar [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log.xz | Bin 1532 -> 1500 bytes 02-prepare_abe/console.log.xz | Bin 2696 -> 2716 bytes 04-build_abe-binutils/console.log.xz | Bin 38508 -> 38404 bytes 05-build_abe-bootstrap/console.log.xz | Bin 269476 -> 270436 bytes 06-check_regression/console.log.xz | Bin 416 -> 416 bytes 07-update_baseline/console.log | 16 ++++++++-------- jenkins/manifest.sh | 12 ++++++------ 7 files changed, 14 insertions(+), 14 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

2 years, 5 months

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_bmk_llvm_tx1/llvm-master-aarch64-spec2k6-O2_LTO updated (2faacf61a50e -> fe80829289bf)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk_llvm_tx1/llvm-master-aarch64-spec2k6-O2_LTO in repository toolchain/ci/llvm-project. from 2faacf61a50e [SLP]Improve shuffles cost estimation where possible. adds 6879391908ca [lldb] Replace Host::SystemLog with Debugger::Report{Error [...] adds 5e97788a3eca [clang-tidy] Update release notes (NFC) adds 5fa4629581f6 [Sema] Check whether `__auto_type` has been deduced before [...] adds e11bf8de729a [clang codegen] Add dso_local/hidden/etc. markings to VTT [...] adds 42bb88e2aaee [OpenMP] Initial parsing and sema support for 'masked task [...] adds d4a7b8de527d [OpenMP][libomp] avoid spin wait and yield on arm64 macOS adds e0d069598bc8 [Inline] Annotate inline pass name with link phase informa [...] adds 4821508d4db7 Revert "DebugInfo: Fully integrate ctor type homing into ' [...] adds 1e5d5261e2b6 [lldb] Add SystemLogHandler for emitting log messages to t [...] adds 5a0828065912 [lldb] Fix flakiness in shell tests that mixed stderr and stdout adds 9a3d60e0d30a [mlir][bufferization][sparse] put restriction on sparse te [...] adds 87a32939611a [lldb] Move Host::SystemLog out of !defined(_WIN32) adds 4817b7729a18 [Driver][test] Replace ^//$ with empty string adds a57b62deef37 [lldb] Fix thread step until to not set breakpoint(s) on i [...] adds ae8fac6f98dd [LV][RISCV] Add coverage showing scalable codegen when ety [...] adds 4489ef8e34fe [flang] Fix LBOUND with assumed size array and non constant DIM adds 7eba5cdf9ce4 [mlir][vector] Relax transfer_write vector distribution pattern adds d45d707434f0 [flang] Explicitly map host associated symbols adds f57066401e45 [HWASan] Use new IR attribute for communicating unsanitize [...] adds faf5e0ec737a Add no_sanitize('hwaddress') (and 'memtag', but that's a no-op). adds 56c81d2554ba [flang][lowering] handle MERGE with different FSOURCE and [...] adds d7ab38f8f4d4 [flang][OpenACC] Lower parallel loop adds f1b1bcdbd4b4 [RISCV] Replace two calls to getMinRVVVectorSizeInBits wit [...] adds d343cdd50992 [mlir][vector] Fix bug when swapping scf.for and vector warp op adds 11a8dd65ec60 [BOLT][DWARF] Add support for DW_AT_call_pc/DW_AT_call_return_pc adds fb88ea62602c [clang][dataflow] Store flow condition constraints in a si [...] adds f1e1c3ce7725 [RISCV] Replace two calls to getMinRVVVectorSizeInBits in [...] adds a0443dd47c84 [RISCV] Simplify 16 bit index handling in lowerVECTOR_REVE [...] adds 5c29ffda9056 Revert "[Driver][test] Replace ^//$ with empty string" adds b8e8012aa2ed [libc][math] fmod/fmodf implementation. adds 00e9d53453ab [clang][dataflow] Move logic for creating implication and [...] adds 60f7bdfd0317 [libc++][AIX] Make basic_string layout compatible with ear [...] adds fadc98b06bef Don't run hwasan-globals.cpp test on non-x86/aarch64 adds 243fc3daf675 fix-forward hwasan-globals.cpp (round 2) adds 349fee08d537 [libc][math] Fix broken aarch64 due to clz refactoring. adds 42a7ddb428c9 [clang][dataflow] Refactor function that queries the solve [...] adds 0f65a3e61005 [clang][dataflow] Implement functionality to compare if tw [...] adds 048e6bb46bc2 [CMake][compiler-rt] Treat target cflags as list rather th [...] adds 97579dcc6d3c [MCA] Introducing incremental SourceMgr and resumable pipeline adds b847692ed8e1 [MCA] Allow mca::Instruction-s to be recycled and reused adds 87805d6a249a [MCA] Hot fix for -Wmismatched-tags errors on mca::SourceMgr adds 27aca975b6b6 [libc][math] Fix broken compilation due to __builtin_inf/n [...] adds 4710e789741f [RISCV] Implement RISCVTTIImpl::getMaxVScale correctly adds d72d48803921 [mlir][quant] output spec verification check for quant.region adds 96f6ec5090c2 [BOLT] Mark option values of --split-functions deprecated adds bd861056a528 [mlir][affine] Rigorous check for loop unrolling store operation adds 012412d19267 [gn build] (manually) port 97579dcc6d3 (LLVMMCATests) adds 73709fe09c12 [gn build] Port b847692ed8e1 adds 7ae92a69c2f3 [MLInliner] No need to invalidate everything post-inlining. adds be265d25ca5e [lldb] Add support for specifying a log handler adds 1f62e245e68d [MCA][unittest] Hot fix for -Wpessimizing-move on test harness adds 72ec31afadd0 [CMake] Use set rather than list PREPEND adds b3aeca3962bb [clang-format] Further improve requires clause detection adds 529f05cdbbe9 [RISCV][MC] Fold UIMM related code adds 4164cfa537e5 [CMake][compiler-rt] Clean up the use of libcxx and libcxxabi adds f3caa98e4951 Revert "[CMake][compiler-rt] Clean up the use of libcxx an [...] adds 66a6c1073a20 [libc] Add a cacheline size of arm target. adds bcdd9fbf0876 [libc][Obvious] Fix incorrect nested namespace name. adds a83034ef2b3d [libc][Obvious] Compare values of the same type in memory_ [...] adds 572b08790a69 [clang] Add back -fsanitize=array-bounds workaround for si [...] adds 262b4091f972 [Driver] Fix -fstrict-flex-arrays= help message after D126864 adds 4965cea2f357 [libc] Add compound assignment and pre-increment operators [...] adds 575eb2133be7 [flang] Use descriptors for real/complex input other than [...] adds 6e3d4712b90b [DeadArgElim] Replace insert with emplace (NFC) adds f609b54e249a Revert "[lldb] [llgs] Support multiprocess in qfThreadInfo" adds b4ae67fffa40 [asan][test] XFAIL global-location-nodebug.cpp on Solaris adds 1f69f7ea9af4 [clang-format] NFC Sort names of format token types adds 1452e2e5cbfe Reland "[lldb] [llgs] Support multiprocess in qfThreadInfo" adds 8a7ead691bad [MLIR][Presburger] Support computing a representation of a [...] adds a397846cb094 CodeGen: Use else if between Value and PseudoSourceValue cases adds 341e03f9f3c0 X86: Regenerate test checks adds e7bc73739a00 GlobalISel: Make LoadStoreOpt preserve all adds 701051a8c2b4 [mlir][shape] Switch types to ODS generated (NFC) adds f8c1c9afd3e2 [mlir] Fix a warning adds c92056d03881 [Clang][C++23] P2071 Named universal character escapes adds 303b21469924 [gn build] Port c92056d03881 adds 1baf1fc27640 [NFC] Remove dead code adds c5ba46ea1804 [libcxx][test] MaybePOCCAAllocator should meet the Cpp17Al [...] adds 767ba58f808d [RISCV] Make getMinRVVVectorSizeInBits and getMaxRVVVector [...] adds ab736a2750a9 [BasicTTI] Account for vector of pointers in getMemoryOpCost adds d152e50c1541 [llvm] Don't use Optional::{hasValue,getValue} (NFC) adds 9803b0d1e7b3 [RISCV] Implement getVScaleForTuning and thus prefer scala [...] adds 7d101e43cd8a [ORC][LLJIT] Define atexit symbol in GenericLLVMIRPlatform [...] adds b8df4093e4d8 [clang, clang-tools-extra] Don't use Optional::{hasValue,g [...] adds aa8feeefd3ac Don't use Optional::hasValue (NFC) adds 3b7c3a654c91 Revert "Don't use Optional::hasValue (NFC)" adds e733b80f3cba [LiveInterval] Simplify. NFC adds b61235739f64 Fix build after ab736a27 adds c5578fca16d5 [ELF][test] Improve linkerscript/entry.s adds 363b29567e29 [ELF] Support quoted symbol in the ENTRY command adds 4cb05dc3cbf3 [ELF] Support quoted name in the TARGET command adds da0448a361d4 Revert "[libc++] Simplify type_traits and use more builtins" adds 066043c84fdb [Driver][Minix] -r: imply -nostdlib like GCC adds dc97886fa36d [flang] Restore Optional::value() (NFC) adds 3d37e785c77a [RISCV] Merge more rv32/rv64 vector intrinsic tests that c [...] adds d479b2e4db62 [ELF] Fix precedence of == and != in expressions adds b0d6dd3905db [ELF] Fix precedence of ? when there are 2 or more operato [...] adds b2cb7e81f897 [clang-tidy] cppcoreguidelines-virtual-class-destructor: F [...] adds 370bee480139 [clang-format] Fix whitespace counting stuff adds 9ed2e68c9ae5 [clang-format] Parse Verilog if statements adds 2e32ff106e74 [clang-format] Handle Verilog preprocessor directives adds 475d722aced6 [gn build] Port 9ed2e68c9ae5 adds fe0de25b2195 [ELF] Allow an expression to follow = in a symbol assignment adds 21bf6bb3d369 [ELF] Fix assertion failure when PROVIDE/HIDDEN/PROVIDE_HI [...] adds e3f3d2abf06b [ELF][test] Improve expression test adds 77295c5486e4 [ELF] Allow ? without adjacent space adds a7938c74f163 [llvm] Don't use Optional::hasValue (NFC) adds 0a0effdd5b65 [ELF] Support -= *= /= <<= >>= &= |= in symbol assignments adds 97afce08cbbb [clang] Don't use Optional::hasValue (NFC) adds b95cca03cd7b [ELF] Improve compound assignment tests adds 5650688e7242 [AVR] Fix expanding MOVW for overlapping registers adds ec1922313101 Revert "[LiveInterval] Simplify. NFC" adds 9de8b05bfe0d [clang-repl] Support destructors of global objects. adds dea5a9cc9290 [clang-repl] Implement code undo. adds f5cd172e515f [Support] Work around an issue when building with old vers [...] adds d46fa1fc58b4 [ArgumentPromotion] use poison when replacing dead instruc [...] adds 31ae52859f7a [libc++] Simplify type_traits and use more builtins adds 45b6c38145e7 Revert "[clang-repl] Support destructors of global objects." adds 3fa2411dc56f [LoopSimplifyCFG] use poison when replacing dead instructi [...] adds e881d85371bf Allow interfaces to operate on in-memory buffers with no s [...] adds b5eaf500f244 [clang] Add missing Interpreter -> ClangDriverOptions dependency adds 282059b44d00 Update LibASTImporter.rst adds 6ef9a2ad01c0 [LICM] Use poison to replace unreachable values instead of [...] adds 44b456e5f0b3 [CodeGenPrepare] Avoid double map lookup. NFCI adds b79575d45662 PHINode::removeIncomingValue: use poison as a placeholder [...] adds 54998986c3d9 [mlir] Generalize SCF passes to not have to run on FuncOp. adds 5e944e9eb72a [RISCV] Refactor SelectAddrRegImm to not depend on SelectB [...] adds 3caa32b26f5a [Driver] Use Component in OpenBSD::getCompilerRT to find l [...] adds 664ce34e81d9 [clang-format] Quit analyzing solution space for large sta [...] adds 2ff4fb6573c1 [Driver][test] Add libclang_rt.profile{{.*}}.a tests for OpenBSD adds 016342e319fd [RISCV] Evaluate ICE operands to builtins using getInteger [...] adds 141ad3ba0571 [clang-format] Fix uninitialized memory problem adds dab6c11f83b5 [MLIR] NFC. Fix doc comment for AliasResult::isNo adds fadea4413ecb [NFC][SVE] Auto-generate CHECK lines for intrinsic codegen tests. adds a81b64a1fbff [llvm] Use Optional::has_value instead of Optional::hasVal [...] adds 0688b00fc39f [ELF] Remove deprecated -dc adds eb9d21d65c65 [RISCV] Remove extra semicolon. NFC adds d08f34b592ff [llvm] Don't use Optional::hasValue (NFC) adds ca05cc206478 [clang] Don't use Optional::hasValue (NFC) adds 2d70eff80229 [mlir] Flip more uses to prefixed accessor form (NFC). adds 96d1b4ddb2cc [lld] Don't use Optional::hasValue (NFC) adds 586fb81eee1f [lld] Don't use Optional::hasValue (NFC) adds 94460f513654 Don't use Optional::hasValue (NFC) adds 24e53b01d5a2 Revert "[Coroutines] Only do symmetric transfer if optimiz [...] adds 655dc02cb023 [mlir] Flip MemRef dialect to _Both (NFC) adds fd47894d88fa [NFC] Add parentheses around && within || to avoid warning adds ca2933f3f88a [mlir] Fix ClangTidyPerformance finding (NFC) adds 217e85761cd1 [ArgPromotion] Remove legacy PM support adds cde402778a42 [FunctionAttrs] Add missing pass dependency adds fe6db8d03ff1 Revert "[lldb] Fix thread step until to not set breakpoint [...] adds e4e22b6d8038 [SCEV] Use SCEVUnknown(poison) instead of SCEVUnknown(undef). adds 43c84e463426 [libunwind,EHABI,ARM] Fix get/set of RA_AUTH_CODE. adds b06614e2e8d7 [mlir][bufferization][NFC] Change signature of getMemRefType adds fe8017476c77 [libc][NFC] Make the support thread library an object library. adds 77e63b25f9e9 [AMDGPU] Fix assertion failure on mad with negative immedi [...] adds 327307d9d4da [SCEV] Assert that GEP source element type is sized (NFC) adds 663e47a50f50 [OpenCL] Reduce emitting candidate notes for builtins adds 8bb1dd7d34d0 [libc] Add a simple arm32 config. adds 12c7352fa488 [clang][dataflow] Move logic for `createStorageLocation` f [...] adds 88c4a4a6beb5 [flang] Update the release notes adds bdfe556dd837 [clang][dataflow] Implement functionality for flow conditi [...] adds 869385b11c32 [flang][driver] Add support for `-O{0|1|2|3}` adds 7de277d684fd [llvm-ar] Improve MRI script CREATE command handling adds c06f01ffee86 [mlir][bufferization] Add `memory_space` op attribute adds 5830da1f8625 [AArch64] Define __FP_FAST_FMA[F] adds ba9d886db4fb [mlir][bufferization][NFC] Bufferize with PostOrder traversal adds 0b998053db7c [X86] combineConcatVectorOps - IsConcatFree must check ext [...] adds a83aa33d1bf9 [IR] Move vector.insert/vector.extract out of experimental [...] adds 94fbb147c8ce [STACKMAPS] Document+test UINT64_MAX stack size. adds 480f3e022839 [AMDGPU][GFX9][DOC][NFC] Update assembler syntax description adds 19efb84c7a03 [mlir][shape][bufferize][NFC] Bufferize block terminators [...] adds 4588b6fd2662 Fix clang docs build; NFC adds 8871c3c56269 [AMDGPU] Regenerate MIR checks. NFC. adds 7ebf70d85d63 [mlir][SCF][bufferize][NFC] Bufferize parallel_insert_slic [...] adds 8e691e1f245a [mlir][SCF][bufferize] Bufferize scf.if/execute_region ter [...] adds 3ff93f838ebd [mlir][SCF][bufferize][NFC] Bufferize scf.for terminator s [...] adds 0d0a94a792c0 [mlir][bufferization][NFC] Fix typo in AllocTensorOp builders adds 5d50f51c970f [mlir][bufferization][NFC] Add error handling to getBuffer adds a0f843fdafa7 [SCF] Add thread_dim_mapping attribute to scf.foreach_thread adds b611376e7eb5 [clang][dataflow] Singleton pointer values for null pointers. adds 656b8d6c0193 [flang][NFC] Add array lowering tests adds 92df8c273669 [libc++] Improve Lit's buildhost=XXXX feature on a few platforms adds 633d1d0df766 [libc++] Use bounded iterators in std::span when the debug [...] adds e84674f7acea [gn build] Port 633d1d0df766 adds 97ed2fbc5f64 MIR: Fix parse error on empty CustomRegMask adds cfb4c1a735e9 [IndVars] Add test for PR56242 (NFC) adds 69ae441e4ce7 ARM: don't try to load function pointer before long call. adds bd90155df4a4 [flang][NFC] Add IO lowering tests adds 70a5c525349b [ARM][Thumb] Command-line option to ensure AAPCS compliant [...] adds 1466d65d9bbf [SPARC] Don't do leaf optimization on procedures with inli [...] adds f39c2a114283 [mlir][llvm] Add vector insert/extract intrinsics adds d6bfedd8ba73 [libc++] Remove dummy command in Dockerfile adds ca47ab128bf3 [Clang] Remove unused function declaration after 77475ffd2 [...] adds ac65403a21be [libc++][NFC] Remove trailing whitespace adds f5d781d6273c [X86] Support `_Float16` on SSE2 and up adds 45b995cda461 [mlir][bufferize][NFC] Change signature of allocateTensorF [...] adds 13fb97d68821 tsan: add missing guard for DumpProcessMap call adds c0b0b6a00a2c [mlir][bufferize] Infer memory space in all bufferization [...] adds 771c46ad291c [GlobalOpt] Add tests for memset with non-zero value (NFC) adds 8fa2e67979e5 [mlir][complex] complex.arg op to calculate the angle of c [...] adds f65c88c42fdd [GlobalOpt] Fix memset handling in global ctor evaluation [...] adds f164814f2f18 [mlir][SCF][bufferize] Small simplification and more comments adds 48eb2bc608e2 [flang][driver] Use `-O{0|1|2|3}` to define LLVM backend p [...] adds b4f2d7cde54c [lldb] [llgs] Support "t" vCont action adds 8322fe200d60 Adding support for target in_reduction adds aa89bb3435e0 [Driver][test] Add libclang_rt.profile{{.*}}.a tests for NetBSD adds b5818e4eb439 [AMDGPU] Cluster stores as well as loads for GFX11 adds e7d1cc923ee3 [libc++][doc] Fixes a broken table entry. adds 92d31a7cdffa Silence some format specifier warnings adds 92fd2eb74f5b [Clang][OpenMP] Claim nowait clause on taskwait adds 9878e17624d8 Silence an "illegal conversion" diagnostic adds 6a1e5f5a7111 [llvm-ar] Fix MRI ADDLIB command when used with thin archives adds fe80829289bf [lldb] [llgs] Skip new vCont test on Windows No new revisions were added by this update. Summary of changes: bolt/README.md | 2 +- bolt/docs/OptimizingClang.md | 2 +- bolt/include/bolt/Passes/SplitFunctions.h | 9 - bolt/lib/Passes/SplitFunctions.cpp | 54 +- bolt/lib/Rewrite/DWARFRewriter.cpp | 25 + bolt/test/X86/Inputs/dwarf5-call-pc-helper.s | 201 + bolt/test/X86/Inputs/dwarf5-call-pc-main.s | 435 + bolt/test/X86/Inputs/dwarf5-return-pc-helper.s | 188 + bolt/test/X86/Inputs/dwarf5-return-pc-main.s | 545 + bolt/test/X86/bug-reorder-bb-jrcxz.s | 2 +- bolt/test/X86/dwarf5-call-pc.test | 31 + bolt/test/X86/dwarf5-return-pc.test | 29 + bolt/test/X86/jump-table-icp.test | 2 +- bolt/test/X86/shared_object_entry.s | 2 +- bolt/test/X86/unreachable.test | 2 +- .../runtime/X86/exceptions-instrumentation.test | 2 +- bolt/test/runtime/X86/pie-exceptions-split.test | 3 +- bolt/test/runtime/meta-merge-fdata.test | 4 +- .../bugprone/NotNullTerminatedResultCheck.cpp | 2 +- .../VirtualClassDestructorCheck.cpp | 12 +- clang-tools-extra/clangd/ClangdLSPServer.cpp | 2 +- clang-tools-extra/clangd/ClangdServer.cpp | 2 +- clang-tools-extra/clangd/CompileCommands.cpp | 2 +- clang-tools-extra/clangd/FeatureModule.cpp | 4 +- .../clangd/unittests/ClangdLSPServerTests.cpp | 2 +- .../clangd/unittests/CodeCompleteTests.cpp | 2 +- .../clangd/unittests/DiagnosticsTests.cpp | 3 +- .../clangd/unittests/DumpASTTests.cpp | 3 +- .../clangd/unittests/FileIndexTests.cpp | 6 +- .../unittests/GlobalCompilationDatabaseTests.cpp | 8 +- .../clangd/unittests/HeadersTests.cpp | 2 +- clang-tools-extra/clangd/unittests/LSPClient.cpp | 2 +- clang-tools-extra/clangd/unittests/Matchers.h | 2 +- .../clangd/unittests/SerializationTests.cpp | 2 +- .../clangd/unittests/SymbolCollectorTests.cpp | 2 +- clang-tools-extra/clangd/unittests/SyncAPI.cpp | 6 +- clang-tools-extra/clangd/unittests/TestTU.cpp | 2 +- .../clangd/unittests/tweaks/TweakTesting.cpp | 2 +- clang-tools-extra/docs/ReleaseNotes.rst | 26 +- clang-tools-extra/pseudo/lib/GLR.cpp | 4 +- .../cppcoreguidelines/virtual-class-destructor.cpp | 10 + .../unittests/clang-doc/ClangDocTest.cpp | 2 +- .../unittests/clang-tidy/ClangTidyOptionsTest.cpp | 4 +- .../unittests/clang-tidy/LLVMModuleTest.cpp | 2 +- .../unittests/clang-tidy/NamespaceAliaserTest.cpp | 2 +- .../unittests/clang-tidy/UsingInserterTest.cpp | 2 +- clang/docs/ClangFormat.rst | 11 + clang/docs/LanguageExtensions.rst | 9 +- clang/docs/LibASTImporter.rst | 2 +- clang/docs/OpenMPSupport.rst | 2 +- clang/docs/ReleaseNotes.rst | 3 + clang/docs/UsersManual.rst | 13 + clang/include/clang-c/Index.h | 8 +- clang/include/clang/APINotes/Types.h | 2 +- clang/include/clang/AST/RecursiveASTVisitor.h | 3 + clang/include/clang/AST/StmtOpenMP.h | 77 + .../FlowSensitive/DataflowAnalysisContext.h | 118 +- .../Analysis/FlowSensitive/DataflowEnvironment.h | 22 +- clang/include/clang/Analysis/PathDiagnostic.h | 4 +- clang/include/clang/Basic/CodeGenOptions.h | 2 +- clang/include/clang/Basic/DebugInfoOptions.h | 6 + clang/include/clang/Basic/DiagnosticLexKinds.td | 13 +- clang/include/clang/Basic/SourceManager.h | 17 +- clang/include/clang/Basic/StmtNodes.td | 1 + clang/include/clang/Basic/riscv_vector.td | 8 +- clang/include/clang/Driver/Options.td | 27 +- clang/include/clang/Format/Format.h | 9 +- clang/include/clang/Interpreter/Interpreter.h | 3 + clang/include/clang/Lex/Lexer.h | 5 + clang/include/clang/Sema/Sema.h | 21 +- clang/include/clang/Serialization/ASTBitCodes.h | 1 + .../Core/PathSensitive/ConstraintManager.h | 8 +- .../Core/PathSensitive/SMTConstraintManager.h | 2 +- clang/include/clang/Support/RISCVVIntrinsicUtils.h | 4 +- clang/lib/AST/ASTContext.cpp | 4 +- clang/lib/AST/AttrImpl.cpp | 6 +- clang/lib/AST/StmtOpenMP.cpp | 45 + clang/lib/AST/StmtPrinter.cpp | 6 + clang/lib/AST/StmtProfile.cpp | 5 + clang/lib/ASTMatchers/Dynamic/Parser.cpp | 4 +- clang/lib/ASTMatchers/Dynamic/Registry.cpp | 4 +- clang/lib/Analysis/BodyFarm.cpp | 4 +- .../Analysis/FlowSensitive/ControlFlowContext.cpp | 2 +- .../FlowSensitive/DataflowAnalysisContext.cpp | 235 +- .../Analysis/FlowSensitive/DataflowEnvironment.cpp | 51 +- clang/lib/Analysis/FlowSensitive/Transfer.cpp | 10 + .../FlowSensitive/TypeErasedDataflowAnalysis.cpp | 10 +- clang/lib/Analysis/PathDiagnostic.cpp | 4 +- clang/lib/Analysis/UninitializedValues.cpp | 4 +- clang/lib/Basic/OpenMPKinds.cpp | 3 + clang/lib/Basic/Targets/AArch64.cpp | 4 + clang/lib/Basic/Targets/RISCV.cpp | 2 +- clang/lib/Basic/Targets/X86.cpp | 4 +- clang/lib/CodeGen/CGBuiltin.cpp | 30 +- clang/lib/CodeGen/CGCall.cpp | 7 +- clang/lib/CodeGen/CGDebugInfo.cpp | 8 +- clang/lib/CodeGen/CGExpr.cpp | 4 +- clang/lib/CodeGen/CGExprScalar.cpp | 8 +- clang/lib/CodeGen/CGOpenMPRuntime.cpp | 3 +- clang/lib/CodeGen/CGStmt.cpp | 3 + clang/lib/CodeGen/CGStmtOpenMP.cpp | 102 +- clang/lib/CodeGen/CGVTT.cpp | 4 +- clang/lib/CodeGen/CodeGenFunction.h | 6 +- clang/lib/CodeGen/CodeGenModule.cpp | 6 +- clang/lib/CodeGen/SanitizerMetadata.h | 4 - clang/lib/Driver/Driver.cpp | 4 +- clang/lib/Driver/ToolChains/AVR.cpp | 2 +- clang/lib/Driver/ToolChains/Arch/ARM.cpp | 9 + clang/lib/Driver/ToolChains/Clang.cpp | 23 +- clang/lib/Driver/ToolChains/Flang.cpp | 10 + clang/lib/Driver/ToolChains/Gnu.cpp | 2 +- clang/lib/Driver/ToolChains/Minix.cpp | 9 +- clang/lib/Driver/ToolChains/OpenBSD.cpp | 20 +- clang/lib/Edit/RewriteObjCFoundationAPI.cpp | 6 +- clang/lib/Format/Format.cpp | 6 + clang/lib/Format/FormatToken.h | 509 +- clang/lib/Format/FormatTokenLexer.cpp | 211 +- clang/lib/Format/FormatTokenLexer.h | 5 + clang/lib/Format/TokenAnnotator.cpp | 34 +- clang/lib/Format/UnwrappedLineFormatter.cpp | 4 + clang/lib/Format/UnwrappedLineParser.cpp | 52 +- clang/lib/Frontend/CompilerInvocation.cpp | 24 +- clang/lib/Frontend/InitPreprocessor.cpp | 4 +- clang/lib/Interpreter/CMakeLists.txt | 1 + clang/lib/Interpreter/IncrementalExecutor.cpp | 21 +- clang/lib/Interpreter/IncrementalExecutor.h | 10 +- clang/lib/Interpreter/IncrementalParser.cpp | 42 +- clang/lib/Interpreter/IncrementalParser.h | 4 + clang/lib/Interpreter/Interpreter.cpp | 21 +- clang/lib/Lex/DependencyDirectivesScanner.cpp | 2 +- clang/lib/Lex/Lexer.cpp | 142 +- clang/lib/Lex/LiteralSupport.cpp | 193 +- clang/lib/Lex/MacroInfo.cpp | 5 +- clang/lib/Lex/PPMacroExpansion.cpp | 2 +- clang/lib/Lex/PreprocessingRecord.cpp | 2 +- clang/lib/Parse/ParseOpenMP.cpp | 11 +- clang/lib/Sema/SemaCUDA.cpp | 2 +- clang/lib/Sema/SemaChecking.cpp | 2 +- clang/lib/Sema/SemaDecl.cpp | 6 +- clang/lib/Sema/SemaDeclAttr.cpp | 11 +- clang/lib/Sema/SemaExceptionSpec.cpp | 1 + clang/lib/Sema/SemaExprCXX.cpp | 4 +- clang/lib/Sema/SemaOpenMP.cpp | 75 +- clang/lib/Sema/SemaOverload.cpp | 7 + clang/lib/Sema/SemaTemplateInstantiate.cpp | 4 +- clang/lib/Sema/TreeTransform.h | 11 + clang/lib/Serialization/ASTReaderStmt.cpp | 14 + clang/lib/Serialization/ASTWriterStmt.cpp | 7 + .../Checkers/BasicObjCFoundationChecks.cpp | 2 +- clang/lib/StaticAnalyzer/Checkers/GTestChecker.cpp | 4 +- .../lib/StaticAnalyzer/Checkers/MallocChecker.cpp | 8 +- clang/lib/StaticAnalyzer/Core/AnalyzerOptions.cpp | 6 +- .../StaticAnalyzer/Core/BugReporterVisitors.cpp | 4 +- clang/lib/StaticAnalyzer/Core/ExprEngine.cpp | 1 + .../Core/ExprEngineCallAndReturn.cpp | 2 +- clang/lib/Support/RISCVVIntrinsicUtils.cpp | 4 +- clang/lib/Tooling/Core/Replacement.cpp | 4 +- clang/test/Analysis/cfg-openmp.cpp | 24 + .../test/CodeGen/Inputs/sanitizer-extra-source.cpp | 1 + .../CodeGen/Inputs/sanitizer-ignorelist-global.txt | 1 + .../CodeGen/Inputs/sanitizer-ignorelist-src.txt | 1 + .../CodeGen/RISCV/rvv-intrinsics-overloaded/vget.c | 120 +- .../RISCV/rvv-intrinsics-overloaded/vlmul.c | 480 +- .../CodeGen/RISCV/rvv-intrinsics-overloaded/vset.c | 120 +- .../CodeGen/RISCV/rvv-intrinsics/vget-vset-ice.cpp | 29 + clang/test/CodeGen/RISCV/rvv-intrinsics/vget.c | 132 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vlmul.c | 540 +- clang/test/CodeGen/RISCV/rvv-intrinsics/vset.c | 132 +- clang/test/CodeGen/X86/Float16-arithmetic.c | 29 + clang/test/CodeGen/X86/Float16-complex.c | 134 + clang/test/CodeGen/X86/avx512fp16-complex.c | 133 - ...4-sve-acle-__ARM_FEATURE_SVE_VECTOR_OPERATORS.c | 12 +- ...sve-acle-__ARM_FEATURE_SVE_VECTOR_OPERATORS.cpp | 10 +- .../aarch64-sve-intrinsics/acle_sve_dupq-bfloat.c | 4 +- .../CodeGen/aarch64-sve-intrinsics/acle_sve_dupq.c | 60 +- clang/test/CodeGen/aarch64-sve-vls-arith-ops.c | 832 +- clang/test/CodeGen/aarch64-sve-vls-bitwise-ops.c | 198 +- clang/test/CodeGen/aarch64-sve-vls-compare-ops.c | 432 +- clang/test/CodeGen/aarch64-sve-vls-shift-ops.c | 224 +- clang/test/CodeGen/aarch64-sve-vls-subscript-ops.c | 18 +- .../acle_neon_sve_bridge_dup_neonq.c | 50 +- .../acle_neon_sve_bridge_get_neonq.c | 48 +- .../acle_neon_sve_bridge_set_neonq.c | 48 +- .../CodeGen/attr-arm-sve-vector-bits-bitcast.c | 48 +- clang/test/CodeGen/attr-arm-sve-vector-bits-call.c | 2 +- clang/test/CodeGen/attr-arm-sve-vector-bits-cast.c | 10 +- .../CodeGen/attr-arm-sve-vector-bits-codegen.c | 26 +- .../CodeGen/attr-arm-sve-vector-bits-globals.c | 24 +- clang/test/CodeGen/attr-cpuspecific-renaming.cpp | 4 +- clang/test/CodeGen/bounds-checking-fma.c | 42 + clang/test/CodeGen/hwasan-globals.cpp | 60 + clang/test/CodeGen/memtag-globals.cpp | 62 + clang/test/CodeGen/pr52782-stdcall-func-decl.cpp | 2 +- clang/test/CodeGenCXX/debug-info-class.cpp | 23 +- .../CodeGenCXX/debug-info-ctor-homing-flag.cpp | 23 + clang/test/CodeGenCXX/debug-info-limited-ctor.cpp | 2 +- ...debug-info-template-explicit-specialization.cpp | 3 + clang/test/CodeGenCXX/debug-lambda-this.cpp | 2 +- clang/test/CodeGenCXX/ibm128-declarations.cpp | 6 +- .../test/CodeGenCXX/standalone-debug-attribute.cpp | 5 +- clang/test/CodeGenCXX/visibility.cpp | 15 + clang/test/Driver/cl-options.c | 6 +- clang/test/Driver/clang-g-opts.c | 2 +- clang/test/Driver/coverage-ld.c | 18 + clang/test/Driver/cuda-dwarf-2.cu | 2 +- clang/test/Driver/debug-options-as.c | 2 +- clang/test/Driver/debug-options.c | 10 +- clang/test/Driver/instrprof-ld.c | 38 + clang/test/Driver/integrated-as.s | 10 +- clang/test/Driver/minix.c | 6 + clang/test/Driver/myriad-toolchain.c | 2 +- clang/test/Driver/openmp-offload-gpu.c | 2 +- clang/test/Driver/split-debug.c | 8 +- .../FixIt/fixit-unicode-named-escape-sequences.c | 29 + clang/test/Interpreter/code-undo.cpp | 23 + clang/test/Interpreter/execute.cpp | 2 +- clang/test/Interpreter/plugins.cpp | 3 +- clang/test/Interpreter/sanity.c | 2 +- clang/test/Lexer/char-escapes-delimited.c | 54 +- clang/test/Lexer/unicode.c | 7 +- clang/test/OpenMP/debug_private.c | 1 + clang/test/OpenMP/debug_task_shared.c | 3 +- clang/test/OpenMP/debug_threadprivate_copyin.c | 2 +- clang/test/OpenMP/masked_taskloop_ast_print.cpp | 95 + .../OpenMP/masked_taskloop_collapse_messages.cpp | 99 + .../test/OpenMP/masked_taskloop_final_messages.cpp | 94 + .../masked_taskloop_firstprivate_messages.cpp | 336 + .../OpenMP/masked_taskloop_grainsize_messages.cpp | 103 + .../masked_taskloop_in_reduction_messages.cpp | 393 + .../masked_taskloop_lastprivate_messages.cpp | 306 + .../test/OpenMP/masked_taskloop_loop_messages.cpp | 741 + .../OpenMP/masked_taskloop_num_tasks_messages.cpp | 103 + .../OpenMP/masked_taskloop_priority_messages.cpp | 97 + .../OpenMP/masked_taskloop_private_messages.cpp | 260 + clang/test/OpenMP/target_in_reduction_codegen.cpp | 668 + clang/test/Parser/cxx11-user-defined-literals.cpp | 1 + clang/test/Preprocessor/init-aarch64.c | 14 +- clang/test/Preprocessor/ucn-pp-identifier.c | 29 +- clang/test/Sema/Float16.c | 5 +- clang/test/Sema/conversion-target-dep.c | 2 +- clang/test/Sema/ucn-identifiers.c | 1 + clang/test/Sema/warn-memset-bad-sizeof.c | 16 + clang/test/SemaCXX/Float16.cpp | 4 +- clang/test/SemaOpenCL/fdeclare-opencl-builtins.cl | 12 +- clang/tools/clang-format/ClangFormat.cpp | 13 +- clang/tools/clang-repl/ClangRepl.cpp | 8 +- clang/tools/driver/driver.cpp | 4 +- clang/tools/libclang/CIndex.cpp | 20 +- clang/tools/libclang/CXCursor.cpp | 3 + .../ASTMatchers/ASTMatchersInternalTest.cpp | 2 +- clang/unittests/ASTMatchers/Dynamic/ParserTest.cpp | 18 +- .../FlowSensitive/DataflowAnalysisContextTest.cpp | 315 +- .../FlowSensitive/DataflowEnvironmentTest.cpp | 12 - .../MultiVarConstantPropagationTest.cpp | 6 +- .../SingleVarConstantPropagationTest.cpp | 4 +- .../Analysis/FlowSensitive/TestingSupport.cpp | 5 +- .../Analysis/FlowSensitive/TestingSupport.h | 2 +- .../Analysis/FlowSensitive/TransferTest.cpp | 87 + clang/unittests/Basic/DarwinSDKInfoTest.cpp | 4 +- clang/unittests/Basic/SourceManagerTest.cpp | 67 + .../DirectoryWatcher/DirectoryWatcherTest.cpp | 8 +- clang/unittests/Format/CMakeLists.txt | 1 + clang/unittests/Format/FormatTestUtils.h | 7 +- clang/unittests/Format/FormatTestVerilog.cpp | 251 + clang/unittests/Format/TokenAnnotatorTest.cpp | 27 + clang/unittests/Interpreter/InterpreterTest.cpp | 45 + clang/unittests/Lex/LexerTest.cpp | 2 +- clang/unittests/Tooling/RefactoringTest.cpp | 8 +- clang/unittests/Tooling/SourceCodeTest.cpp | 2 +- clang/utils/TableGen/RISCVVEmitter.cpp | 10 +- compiler-rt/lib/fuzzer/CMakeLists.txt | 2 +- compiler-rt/lib/tsan/rtl/tsan_rtl.cpp | 2 + .../asan/TestCases/global-location-nodebug.cpp | 3 + .../test/hwasan/TestCases/global-with-reduction.c | 50 + compiler-rt/test/hwasan/TestCases/global.c | 14 + flang/docs/ReleaseNotes.md | 7 + flang/include/flang/Frontend/CodeGenOptions.def | 22 + flang/include/flang/Frontend/CodeGenOptions.h | 52 + flang/include/flang/Frontend/CompilerInvocation.h | 7 + flang/include/flang/Frontend/FrontendActions.h | 5 + flang/lib/Frontend/CMakeLists.txt | 1 + flang/lib/Frontend/CodeGenOptions.cpp | 23 + flang/lib/Frontend/CompilerInvocation.cpp | 15 + flang/lib/Frontend/FrontendActions.cpp | 101 +- flang/lib/Lower/ConvertExpr.cpp | 13 +- flang/lib/Lower/IO.cpp | 8 +- flang/lib/Lower/IntrinsicCall.cpp | 101 +- flang/lib/Lower/OpenACC.cpp | 395 +- flang/lib/Optimizer/CodeGen/CodeGen.cpp | 4 +- flang/test/Driver/default-backend-pipelines.f90 | 25 + .../test/Driver/default-optimization-pipelines.f90 | 27 + flang/test/Driver/driver-help.f90 | 2 + flang/test/Driver/flang_f_opts.f90 | 14 + flang/test/Lower/Intrinsics/lbound.f90 | 2 +- flang/test/Lower/Intrinsics/merge.f90 | 37 + flang/test/Lower/OpenACC/acc-loop.f90 | 268 + flang/test/Lower/OpenACC/acc-parallel-loop.f90 | 697 + flang/test/Lower/OpenACC/acc-parallel.f90 | 246 + flang/test/Lower/array-derived-assignments.f90 | 104 + flang/test/Lower/array-derived.f90 | 141 + .../Lower/array-elemental-calls-char-byval.f90 | 198 + flang/test/Lower/array-elemental-calls-char.f90 | 267 + flang/test/Lower/array-elemental-subroutines.f90 | 64 + flang/test/Lower/array-expression-assumed-size.f90 | 303 + flang/test/Lower/array-expression-slice-1.f90 | 413 + flang/test/Lower/array-temp.f90 | 413 + flang/test/Lower/io-implied-do-fixes.f90 | 49 + flang/test/Lower/io-item-list.f90 | 2 +- flang/test/Lower/io-statement-1.f90 | 23 +- flang/test/Lower/io-statement-big-unit-checks.f90 | 315 + flang/test/Lower/io-statement-clean-ups.f90 | 6 +- libc/config/darwin/arm/entrypoints.txt | 2 + libc/config/linux/aarch64/entrypoints.txt | 2 + libc/config/linux/arm/entrypoints.txt | 63 + libc/config/linux/x86_64/entrypoints.txt | 2 + libc/config/windows/entrypoints.txt | 2 + libc/docs/math.rst | 2 +- libc/spec/stdc.td | 4 + libc/src/__support/CPP/UInt.h | 34 + libc/src/__support/CPP/UInt128.h | 2 +- libc/src/__support/FPUtil/FPBits.h | 34 + libc/src/__support/FPUtil/Hypot.h | 2 +- libc/src/__support/FPUtil/builtin_wrappers.h | 28 +- libc/src/__support/FPUtil/generic/CMakeLists.txt | 6 + libc/src/__support/FPUtil/generic/FMA.h | 5 +- libc/src/__support/FPUtil/generic/FMod.h | 320 + libc/src/__support/FPUtil/generic/sqrt.h | 9 +- .../FPUtil/generic/sqrt_80_bit_long_double.h | 2 +- libc/src/__support/str_to_float.h | 4 +- libc/src/__support/threads/CMakeLists.txt | 10 +- libc/src/__support/threads/linux/thread.cpp | 260 + libc/src/__support/threads/linux/thread.h | 319 - libc/src/__support/threads/thread.h | 168 +- libc/src/__support/threads/thread_attrib.h | 79 - libc/src/math/CMakeLists.txt | 3 + libc/src/math/fmod.h | 18 + libc/src/math/fmodf.h | 18 + libc/src/math/generic/CMakeLists.txt | 26 + libc/src/math/generic/fmod.cpp | 19 + libc/src/math/generic/fmodf.cpp | 19 + libc/src/string/memory_utils/utils.h | 2 + libc/test/src/__support/uint128_test.cpp | 56 + libc/test/src/math/CMakeLists.txt | 28 + libc/test/src/math/FModTest.h | 270 + .../src/math/differential_testing/CMakeLists.txt | 40 + .../src/math/differential_testing/fmod_diff.cpp | 15 + .../src/math/differential_testing/fmod_perf.cpp | 15 + .../src/math/differential_testing/fmodf_diff.cpp | 16 + .../src/math/differential_testing/fmodf_perf.cpp | 16 + libc/test/src/math/exhaustive/CMakeLists.txt | 13 + .../src/math/exhaustive/fmod_generic_impl_test.cpp | 78 + libc/test/src/math/fmod_test.cpp | 13 + libc/test/src/math/fmodf_test.cpp | 13 + libc/test/src/string/memory_utils/backend_test.cpp | 6 +- libc/utils/MPFRWrapper/MPFRUtils.cpp | 8 + libc/utils/MPFRWrapper/MPFRUtils.h | 1 + libcxx/docs/Status/RangesIssues.csv | 2 +- libcxx/include/CMakeLists.txt | 1 + libcxx/include/__config | 8 +- libcxx/include/__iterator/bounded_iter.h | 229 + libcxx/include/__type_traits/is_arithmetic.h | 9 - libcxx/include/__type_traits/is_floating_point.h | 9 - libcxx/include/iterator | 1 + libcxx/include/module.modulemap.in | 1 + libcxx/include/span | 73 +- libcxx/include/string | 16 +- libcxx/include/tuple | 14 +- .../views.span/debug.iterator-indexing.pass.cpp | 97 + .../views.span/span.elem/assert.back.pass.cpp | 39 + .../views.span/span.elem/assert.front.pass.cpp | 39 + .../views.span/span.elem/assert.op_idx.pass.cpp | 39 + .../views.span/span.sub/assert.first.pass.cpp | 40 + .../views/views.span/span.sub/assert.last.pass.cpp | 40 + .../views.span/span.sub/assert.subspan.pass.cpp | 57 + .../iterators/bounded_iter/arithmetic.pass.cpp | 112 + .../iterators/bounded_iter/comparison.pass.cpp | 77 + .../iterators/bounded_iter/dereference.pass.cpp | 86 + .../iterators/bounded_iter/pointer_traits.pass.cpp | 60 + .../iterators/bounded_iter/types.compile.pass.cpp | 48 + libcxx/test/libcxx/private_headers.verify.cpp | 1 + libcxx/test/libcxx/transitive_includes.sh.cpp | 2 +- .../views/views.span/span.sub/first.fail.cpp | 41 - .../views/views.span/span.sub/first.verify.cpp | 29 + .../views/views.span/span.sub/last.fail.cpp | 41 - .../views/views.span/span.sub/last.verify.cpp | 29 + .../views/views.span/span.sub/subspan.fail.cpp | 53 - .../views/views.span/span.sub/subspan.verify.cpp | 40 + libcxx/test/support/allocators.h | 18 +- libcxx/utils/ci/Dockerfile | 6 - libcxx/utils/libcxx/test/features.py | 8 +- libunwind/src/Unwind-EHABI.cpp | 6 +- lld/ELF/InputFiles.cpp | 2 +- lld/ELF/Options.td | 1 - lld/ELF/ScriptLexer.cpp | 14 +- lld/ELF/ScriptParser.cpp | 87 +- lld/MachO/SectionPriorities.cpp | 2 +- lld/test/ELF/linkerscript/entry.s | 31 +- lld/test/ELF/linkerscript/operators.test | 150 +- lld/test/ELF/linkerscript/symbol-assignexpr.s | 52 - lld/test/ELF/linkerscript/symbols.s | 11 +- lld/test/ELF/linkerscript/target.s | 7 +- lld/test/ELF/silent-ignore.test | 1 - lld/wasm/InputChunks.h | 10 +- lldb/include/lldb/Core/Debugger.h | 3 +- lldb/include/lldb/Host/Host.h | 16 +- lldb/include/lldb/Target/MemoryRegionInfo.h | 2 +- lldb/include/lldb/lldb-enumerations.h | 1 + lldb/include/lldb/lldb-private-enumerations.h | 8 + lldb/source/API/SBDebugger.cpp | 3 +- lldb/source/API/SBMemoryRegionInfo.cpp | 4 +- lldb/source/Breakpoint/BreakpointIDList.cpp | 4 +- lldb/source/Commands/CommandObjectFrame.cpp | 6 +- lldb/source/Commands/CommandObjectLog.cpp | 51 +- lldb/source/Commands/CommandObjectMemory.cpp | 2 +- lldb/source/Commands/Options.td | 4 +- lldb/source/Core/DataFileCache.cpp | 6 +- lldb/source/Core/Debugger.cpp | 30 +- lldb/source/Core/DumpDataExtractor.cpp | 4 +- lldb/source/Core/Module.cpp | 51 +- lldb/source/Core/ValueObjectChild.cpp | 2 +- lldb/source/Host/common/Host.cpp | 36 +- lldb/source/Host/macosx/objcxx/Host.mm | 52 +- lldb/source/Interpreter/CommandObject.cpp | 3 +- lldb/source/Interpreter/Options.cpp | 32 +- .../Disassembler/LLVMC/DisassemblerLLVMC.cpp | 2 +- .../MacOSX-DYLD/DynamicLoaderDarwin.cpp | 10 +- .../Plugins/ObjectFile/Mach-O/ObjectFileMachO.cpp | 28 +- .../Plugins/Process/Linux/NativeProcessLinux.cpp | 2 +- .../Windows/Common/NativeProcessWindows.cpp | 2 +- .../gdb-remote/GDBRemoteCommunicationClient.cpp | 4 +- .../GDBRemoteCommunicationServerLLGS.cpp | 9 +- .../SymbolFile/Breakpad/SymbolFileBreakpad.cpp | 4 +- lldb/source/Symbol/CompactUnwindInfo.cpp | 6 +- lldb/source/Symbol/DWARFCallFrameInfo.cpp | 36 +- lldb/source/Symbol/Function.cpp | 10 +- lldb/source/Symbol/SymbolContext.cpp | 21 +- lldb/source/Target/UnixSignals.cpp | 6 +- lldb/source/Utility/SelectHelper.cpp | 8 +- .../TestClangModulesHashMismatch.py | 13 +- .../API/tools/lldb-server/TestGdbRemote_vCont.py | 4 + .../vCont-threads/TestGdbRemote_vContThreads.py | 78 +- .../API/tools/lldb-server/vCont-threads/main.cpp | 5 +- .../DWARF/DW_AT_range-DW_FORM_sec_offset.s | 10 +- .../DWARF/x86/debug_ranges-missing-section.s | 5 +- lldb/tools/lldb-server/lldb-platform.cpp | 7 +- lldb/tools/lldb-test/lldb-test.cpp | 2 +- .../tools/lldb-server/tests/TestClient.cpp | 2 +- llvm/CMakeLists.txt | 1 + llvm/bindings/go/llvm/transforms_ipo.go | 1 - llvm/bindings/ocaml/transforms/ipo/ipo_ocaml.c | 6 - llvm/bindings/ocaml/transforms/ipo/llvm_ipo.ml | 3 - llvm/bindings/ocaml/transforms/ipo/llvm_ipo.mli | 5 - llvm/docs/AMDGPU/AMDGPUAsmGFX9.rst | 3844 ++-- llvm/docs/AMDGPU/gfx9_hwreg.rst | 32 +- llvm/docs/AMDGPU/gfx9_imm16.rst | 13 - llvm/docs/AMDGPU/gfx9_imm16_1.rst | 13 - llvm/docs/AMDGPU/gfx9_imm16_2.rst | 13 - llvm/docs/AMDGPU/gfx9_imm16_73139a.rst | 13 + llvm/docs/AMDGPU/gfx9_imm16_a04fb3.rst | 13 + llvm/docs/AMDGPU/gfx9_m.rst | 13 - llvm/docs/AMDGPU/gfx9_m_1.rst | 13 - llvm/docs/AMDGPU/gfx9_m_254bcb.rst | 13 + llvm/docs/AMDGPU/gfx9_m_f5d306.rst | 13 + llvm/docs/AMDGPU/gfx9_msg.rst | 1 - llvm/docs/AMDGPU/gfx9_opt.rst | 13 - llvm/docs/AMDGPU/gfx9_opt_0d447d.rst | 13 + llvm/docs/AMDGPU/gfx9_opt_847aed.rst | 13 + llvm/docs/AMDGPU/gfx9_saddr.rst | 19 - llvm/docs/AMDGPU/gfx9_saddr_1.rst | 19 - llvm/docs/AMDGPU/gfx9_saddr_6060e5.rst | 19 + llvm/docs/AMDGPU/gfx9_saddr_a37373.rst | 19 + llvm/docs/AMDGPU/gfx9_sbase.rst | 17 - llvm/docs/AMDGPU/gfx9_sbase_010ce0.rst | 17 + llvm/docs/AMDGPU/gfx9_sbase_044055.rst | 17 + llvm/docs/AMDGPU/gfx9_sbase_0cd545.rst | 17 + llvm/docs/AMDGPU/gfx9_sbase_1.rst | 17 - llvm/docs/AMDGPU/gfx9_sbase_2.rst | 17 - llvm/docs/AMDGPU/gfx9_sdata.rst | 21 - llvm/docs/AMDGPU/gfx9_sdata_1.rst | 21 - llvm/docs/AMDGPU/gfx9_sdata_2.rst | 21 - llvm/docs/AMDGPU/gfx9_sdata_3.rst | 17 - llvm/docs/AMDGPU/gfx9_sdata_4.rst | 17 - llvm/docs/AMDGPU/gfx9_sdata_5.rst | 17 - llvm/docs/AMDGPU/gfx9_sdata_595c25.rst | 17 + llvm/docs/AMDGPU/gfx9_sdata_7cbd60.rst | 17 + llvm/docs/AMDGPU/gfx9_sdata_aefe00.rst | 21 + llvm/docs/AMDGPU/gfx9_sdata_c6aec1.rst | 21 + llvm/docs/AMDGPU/gfx9_sdata_e9f591.rst | 17 + llvm/docs/AMDGPU/gfx9_sdata_eb6f2a.rst | 21 + llvm/docs/AMDGPU/gfx9_sdst.rst | 17 - llvm/docs/AMDGPU/gfx9_sdst_06b266.rst | 17 + llvm/docs/AMDGPU/gfx9_sdst_0804b1.rst | 17 + llvm/docs/AMDGPU/gfx9_sdst_1.rst | 17 - llvm/docs/AMDGPU/gfx9_sdst_2.rst | 17 - llvm/docs/AMDGPU/gfx9_sdst_3.rst | 17 - llvm/docs/AMDGPU/gfx9_sdst_362c37.rst | 17 + llvm/docs/AMDGPU/gfx9_sdst_3bc700.rst | 17 + llvm/docs/AMDGPU/gfx9_sdst_4.rst | 17 - llvm/docs/AMDGPU/gfx9_sdst_5.rst | 17 - llvm/docs/AMDGPU/gfx9_sdst_59204c.rst | 17 + llvm/docs/AMDGPU/gfx9_sdst_6.rst | 17 - llvm/docs/AMDGPU/gfx9_sdst_7.rst | 17 - llvm/docs/AMDGPU/gfx9_sdst_718cc4.rst | 17 + llvm/docs/AMDGPU/gfx9_sdst_94342d.rst | 17 + llvm/docs/AMDGPU/gfx9_sdst_a319e6.rst | 17 + llvm/docs/AMDGPU/gfx9_simm32.rst | 13 - llvm/docs/AMDGPU/gfx9_simm32_1.rst | 14 - llvm/docs/AMDGPU/gfx9_simm32_2.rst | 14 - llvm/docs/AMDGPU/gfx9_simm32_6f0844.rst | 14 + llvm/docs/AMDGPU/gfx9_simm32_a3e80c.rst | 13 + llvm/docs/AMDGPU/gfx9_simm32_be0c1c.rst | 14 + llvm/docs/AMDGPU/gfx9_soffset.rst | 17 - llvm/docs/AMDGPU/gfx9_soffset_1.rst | 20 - llvm/docs/AMDGPU/gfx9_soffset_2.rst | 17 - llvm/docs/AMDGPU/gfx9_soffset_4318ca.rst | 17 + llvm/docs/AMDGPU/gfx9_soffset_8a17c8.rst | 22 + llvm/docs/AMDGPU/gfx9_soffset_ba92ce.rst | 19 + llvm/docs/AMDGPU/gfx9_src.rst | 17 - llvm/docs/AMDGPU/gfx9_src_089570.rst | 17 + llvm/docs/AMDGPU/gfx9_src_1.rst | 17 - llvm/docs/AMDGPU/gfx9_src_10.rst | 17 - llvm/docs/AMDGPU/gfx9_src_2.rst | 17 - llvm/docs/AMDGPU/gfx9_src_3.rst | 17 - llvm/docs/AMDGPU/gfx9_src_4.rst | 17 - llvm/docs/AMDGPU/gfx9_src_4de5c6.rst | 17 + llvm/docs/AMDGPU/gfx9_src_4e78e6.rst | 17 + llvm/docs/AMDGPU/gfx9_src_5.rst | 17 - llvm/docs/AMDGPU/gfx9_src_516946.rst | 17 + llvm/docs/AMDGPU/gfx9_src_56ed80.rst | 17 + llvm/docs/AMDGPU/gfx9_src_6.rst | 17 - llvm/docs/AMDGPU/gfx9_src_7.rst | 17 - llvm/docs/AMDGPU/gfx9_src_73ab34.rst | 17 + llvm/docs/AMDGPU/gfx9_src_8.rst | 17 - llvm/docs/AMDGPU/gfx9_src_9.rst | 17 - llvm/docs/AMDGPU/gfx9_src_955b45.rst | 17 + llvm/docs/AMDGPU/gfx9_src_d578c4.rst | 17 + llvm/docs/AMDGPU/gfx9_src_d95796.rst | 17 + llvm/docs/AMDGPU/gfx9_src_e1561c.rst | 17 + llvm/docs/AMDGPU/gfx9_src_f73668.rst | 17 + llvm/docs/AMDGPU/gfx9_srsrc.rst | 17 - llvm/docs/AMDGPU/gfx9_srsrc_1.rst | 17 - llvm/docs/AMDGPU/gfx9_srsrc_79ffcd.rst | 17 + llvm/docs/AMDGPU/gfx9_srsrc_e73d16.rst | 17 + llvm/docs/AMDGPU/gfx9_ssrc.rst | 17 - llvm/docs/AMDGPU/gfx9_ssrc_1.rst | 17 - llvm/docs/AMDGPU/gfx9_ssrc_2.rst | 17 - llvm/docs/AMDGPU/gfx9_ssrc_3.rst | 17 - llvm/docs/AMDGPU/gfx9_ssrc_4.rst | 17 - llvm/docs/AMDGPU/gfx9_ssrc_4db4a9.rst | 17 + llvm/docs/AMDGPU/gfx9_ssrc_5.rst | 17 - llvm/docs/AMDGPU/gfx9_ssrc_57838b.rst | 17 + llvm/docs/AMDGPU/gfx9_ssrc_595c25.rst | 17 + llvm/docs/AMDGPU/gfx9_ssrc_6.rst | 17 - llvm/docs/AMDGPU/gfx9_ssrc_65f041.rst | 17 + llvm/docs/AMDGPU/gfx9_ssrc_7.rst | 17 - llvm/docs/AMDGPU/gfx9_ssrc_8.rst | 17 - llvm/docs/AMDGPU/gfx9_ssrc_aee59c.rst | 17 + llvm/docs/AMDGPU/gfx9_ssrc_c31902.rst | 17 + llvm/docs/AMDGPU/gfx9_ssrc_c5d631.rst | 17 + llvm/docs/AMDGPU/gfx9_ssrc_c8a322.rst | 17 + llvm/docs/AMDGPU/gfx9_ssrc_e9f591.rst | 17 + llvm/docs/AMDGPU/gfx9_tgt.rst | 18 +- llvm/docs/AMDGPU/gfx9_vaddr.rst | 17 - llvm/docs/AMDGPU/gfx9_vaddr_0212e3.rst | 20 + llvm/docs/AMDGPU/gfx9_vaddr_1.rst | 17 - llvm/docs/AMDGPU/gfx9_vaddr_2.rst | 20 - llvm/docs/AMDGPU/gfx9_vaddr_3.rst | 19 - llvm/docs/AMDGPU/gfx9_vaddr_4.rst | 21 - llvm/docs/AMDGPU/gfx9_vaddr_5.rst | 22 - llvm/docs/AMDGPU/gfx9_vaddr_5d0b42.rst | 21 + llvm/docs/AMDGPU/gfx9_vaddr_76b997.rst | 19 + llvm/docs/AMDGPU/gfx9_vaddr_9f7133.rst | 17 + llvm/docs/AMDGPU/gfx9_vaddr_b73dc0.rst | 22 + llvm/docs/AMDGPU/gfx9_vaddr_f20ee4.rst | 17 + llvm/docs/AMDGPU/gfx9_vdata.rst | 17 - llvm/docs/AMDGPU/gfx9_vdata0.rst | 17 - llvm/docs/AMDGPU/gfx9_vdata0_1.rst | 17 - llvm/docs/AMDGPU/gfx9_vdata0_6802ce.rst | 17 + llvm/docs/AMDGPU/gfx9_vdata0_fd235e.rst | 17 + llvm/docs/AMDGPU/gfx9_vdata1.rst | 17 - llvm/docs/AMDGPU/gfx9_vdata1_1.rst | 17 - llvm/docs/AMDGPU/gfx9_vdata1_6802ce.rst | 17 + llvm/docs/AMDGPU/gfx9_vdata1_fd235e.rst | 17 + llvm/docs/AMDGPU/gfx9_vdata_0aba12.rst | 21 + llvm/docs/AMDGPU/gfx9_vdata_1.rst | 17 - llvm/docs/AMDGPU/gfx9_vdata_10.rst | 21 - llvm/docs/AMDGPU/gfx9_vdata_15d255.rst | 20 + llvm/docs/AMDGPU/gfx9_vdata_16d321.rst | 21 + llvm/docs/AMDGPU/gfx9_vdata_2.rst | 17 - llvm/docs/AMDGPU/gfx9_vdata_3.rst | 17 - llvm/docs/AMDGPU/gfx9_vdata_35851e.rst | 26 + llvm/docs/AMDGPU/gfx9_vdata_4.rst | 26 - llvm/docs/AMDGPU/gfx9_vdata_5.rst | 26 - llvm/docs/AMDGPU/gfx9_vdata_56f215.rst | 17 + llvm/docs/AMDGPU/gfx9_vdata_6.rst | 20 - llvm/docs/AMDGPU/gfx9_vdata_6802ce.rst | 17 + llvm/docs/AMDGPU/gfx9_vdata_7.rst | 17 - llvm/docs/AMDGPU/gfx9_vdata_8.rst | 21 - llvm/docs/AMDGPU/gfx9_vdata_890652.rst | 21 + llvm/docs/AMDGPU/gfx9_vdata_9.rst | 21 - llvm/docs/AMDGPU/gfx9_vdata_a9ff5a.rst | 26 + llvm/docs/AMDGPU/gfx9_vdata_c08393.rst | 17 + llvm/docs/AMDGPU/gfx9_vdata_e016a1.rst | 17 + llvm/docs/AMDGPU/gfx9_vdata_fd235e.rst | 17 + llvm/docs/AMDGPU/gfx9_vdst.rst | 17 - llvm/docs/AMDGPU/gfx9_vdst_1.rst | 17 - llvm/docs/AMDGPU/gfx9_vdst_10.rst | 17 - llvm/docs/AMDGPU/gfx9_vdst_11.rst | 17 - llvm/docs/AMDGPU/gfx9_vdst_12.rst | 17 - llvm/docs/AMDGPU/gfx9_vdst_13.rst | 21 - llvm/docs/AMDGPU/gfx9_vdst_2.rst | 17 - llvm/docs/AMDGPU/gfx9_vdst_2ea017.rst | 22 + llvm/docs/AMDGPU/gfx9_vdst_3.rst | 17 - llvm/docs/AMDGPU/gfx9_vdst_322561.rst | 19 + llvm/docs/AMDGPU/gfx9_vdst_3d7dcf.rst | 20 + llvm/docs/AMDGPU/gfx9_vdst_4.rst | 19 - llvm/docs/AMDGPU/gfx9_vdst_463513.rst | 19 + llvm/docs/AMDGPU/gfx9_vdst_473a69.rst | 21 + llvm/docs/AMDGPU/gfx9_vdst_48e42f.rst | 17 + llvm/docs/AMDGPU/gfx9_vdst_5.rst | 19 - llvm/docs/AMDGPU/gfx9_vdst_6.rst | 22 - llvm/docs/AMDGPU/gfx9_vdst_69a144.rst | 17 + llvm/docs/AMDGPU/gfx9_vdst_7.rst | 20 - llvm/docs/AMDGPU/gfx9_vdst_709347.rst | 17 + llvm/docs/AMDGPU/gfx9_vdst_8.rst | 21 - llvm/docs/AMDGPU/gfx9_vdst_81a6ed.rst | 17 + llvm/docs/AMDGPU/gfx9_vdst_89680f.rst | 17 + llvm/docs/AMDGPU/gfx9_vdst_9.rst | 17 - llvm/docs/AMDGPU/gfx9_vdst_bdb32f.rst | 17 + llvm/docs/AMDGPU/gfx9_vdst_d0dc43.rst | 19 + llvm/docs/AMDGPU/gfx9_vdst_d71f1c.rst | 17 + llvm/docs/AMDGPU/gfx9_vdst_dd8a32.rst | 17 + llvm/docs/AMDGPU/gfx9_vsrc.rst | 28 - llvm/docs/AMDGPU/gfx9_vsrc_1.rst | 17 - llvm/docs/AMDGPU/gfx9_vsrc_2.rst | 17 - llvm/docs/AMDGPU/gfx9_vsrc_3.rst | 17 - llvm/docs/AMDGPU/gfx9_vsrc_533a4e.rst | 28 + llvm/docs/AMDGPU/gfx9_vsrc_6802ce.rst | 17 + llvm/docs/AMDGPU/gfx9_vsrc_e016a1.rst | 17 + llvm/docs/AMDGPU/gfx9_vsrc_fd235e.rst | 17 + llvm/docs/AMDGPUModifierSyntax.rst | 46 + llvm/docs/LangRef.rst | 56 +- llvm/docs/ReleaseNotes.rst | 3 + llvm/docs/StackMaps.rst | 2 +- llvm/include/llvm-c/Transforms/IPO.h | 3 - llvm/include/llvm/Analysis/InlineAdvisor.h | 7 +- llvm/include/llvm/Analysis/ReplayInlineAdvisor.h | 12 +- llvm/include/llvm/Analysis/VectorUtils.h | 2 +- llvm/include/llvm/CodeGen/BasicTTIImpl.h | 7 +- .../CodeGen/GlobalISel/InstructionSelectorImpl.h | 2 +- llvm/include/llvm/DebugInfo/GSYM/FunctionInfo.h | 4 +- llvm/include/llvm/Frontend/OpenMP/OMP.td | 23 + llvm/include/llvm/IR/IRBuilder.h | 16 +- llvm/include/llvm/IR/Intrinsics.td | 12 +- llvm/include/llvm/InitializePasses.h | 1 - llvm/include/llvm/LinkAllPasses.h | 1 - llvm/include/llvm/MC/MCDwarf.h | 4 +- llvm/include/llvm/MC/MCSectionXCOFF.h | 4 +- llvm/include/llvm/MC/MCSymbolWasm.h | 14 +- llvm/include/llvm/MC/MCSymbolXCOFF.h | 3 +- llvm/include/llvm/MC/TargetRegistry.h | 2 +- llvm/include/llvm/MCA/IncrementalSourceMgr.h | 92 + llvm/include/llvm/MCA/InstrBuilder.h | 30 + llvm/include/llvm/MCA/Instruction.h | 9 + llvm/include/llvm/MCA/Pipeline.h | 12 +- llvm/include/llvm/MCA/SourceMgr.h | 57 +- llvm/include/llvm/MCA/Stages/EntryStage.h | 3 +- llvm/include/llvm/MCA/Stages/Stage.h | 13 + llvm/include/llvm/ObjectYAML/ELFYAML.h | 8 +- llvm/include/llvm/Passes/PassBuilder.h | 8 +- llvm/include/llvm/Support/Alignment.h | 8 - llvm/include/llvm/Support/Casting.h | 2 +- llvm/include/llvm/Support/Error.h | 2 +- llvm/include/llvm/Support/Unicode.h | 28 + llvm/include/llvm/Support/YAMLTraits.h | 9 +- llvm/include/llvm/Testing/Support/SupportHelpers.h | 2 +- .../include/llvm/Transforms/Coroutines/CoroSplit.h | 4 +- llvm/include/llvm/Transforms/IPO.h | 7 - llvm/include/llvm/Transforms/IPO/Attributor.h | 6 +- llvm/include/llvm/Transforms/IPO/Inliner.h | 7 +- llvm/include/llvm/Transforms/IPO/ModuleInliner.h | 6 +- llvm/include/llvm/Transforms/Utils/Evaluator.h | 2 + llvm/lib/Analysis/CFLAndersAliasAnalysis.cpp | 4 +- llvm/lib/Analysis/CFLSteensAliasAnalysis.cpp | 10 +- llvm/lib/Analysis/IRSimilarityIdentifier.cpp | 2 +- llvm/lib/Analysis/InlineAdvisor.cpp | 13 +- llvm/lib/Analysis/InlineCost.cpp | 6 +- llvm/lib/Analysis/InstructionSimplify.cpp | 12 +- llvm/lib/Analysis/LazyValueInfo.cpp | 2 +- llvm/lib/Analysis/LoopCacheAnalysis.cpp | 4 +- llvm/lib/Analysis/MLInlineAdvisor.cpp | 5 +- llvm/lib/Analysis/MemoryBuiltins.cpp | 25 +- llvm/lib/Analysis/MemorySSA.cpp | 4 +- llvm/lib/Analysis/MustExecute.cpp | 2 +- llvm/lib/Analysis/ReplayInlineAdvisor.cpp | 18 +- llvm/lib/Analysis/ScalarEvolution.cpp | 25 +- llvm/lib/Analysis/StratifiedSets.h | 4 +- llvm/lib/Analysis/VectorUtils.cpp | 2 +- llvm/lib/CodeGen/BasicBlockSections.cpp | 5 +- llvm/lib/CodeGen/CodeGenPrepare.cpp | 3 +- llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp | 4 +- llvm/lib/CodeGen/GlobalISel/LoadStoreOpt.cpp | 1 + llvm/lib/CodeGen/MIRParser/MIParser.cpp | 26 +- llvm/lib/CodeGen/MachineFunctionSplitter.cpp | 5 +- llvm/lib/CodeGen/MachineInstr.cpp | 5 +- llvm/lib/CodeGen/ModuloSchedule.cpp | 8 +- llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp | 9 +- .../CodeGen/SelectionDAG/SelectionDAGBuilder.cpp | 6 +- .../CodeGen/SelectionDAG/StatepointLowering.cpp | 8 +- llvm/lib/DebugInfo/CodeView/CodeViewRecordIO.cpp | 6 +- llvm/lib/DebugInfo/CodeView/TypeRecordMapping.cpp | 16 +- llvm/lib/DebugInfo/PDB/Native/DbiStreamBuilder.cpp | 4 +- llvm/lib/ExecutionEngine/Orc/LLJIT.cpp | 34 +- llvm/lib/Frontend/OpenMP/OMPContext.cpp | 4 +- llvm/lib/IR/AutoUpgrade.cpp | 17 + llvm/lib/IR/Instructions.cpp | 2 +- llvm/lib/IR/IntrinsicInst.cpp | 4 +- llvm/lib/IR/LLVMContextImpl.cpp | 6 +- llvm/lib/IR/VectorBuilder.cpp | 4 +- llvm/lib/IR/Verifier.cpp | 20 +- llvm/lib/MC/MCContext.cpp | 4 +- llvm/lib/MC/MCDisassembler/MCDisassembler.cpp | 7 +- llvm/lib/MC/MCParser/MasmParser.cpp | 4 +- llvm/lib/MC/MCSchedule.cpp | 4 +- llvm/lib/MCA/CMakeLists.txt | 1 + llvm/lib/MCA/IncrementalSourceMgr.cpp | 51 + llvm/lib/MCA/InstrBuilder.cpp | 77 +- llvm/lib/MCA/Instruction.cpp | 12 + llvm/lib/MCA/Pipeline.cpp | 15 +- llvm/lib/MCA/Stages/EntryStage.cpp | 23 +- llvm/lib/MCA/Stages/Stage.cpp | 1 + llvm/lib/ObjCopy/ELF/ELFObjcopy.cpp | 2 +- llvm/lib/Object/ELFObjectFile.cpp | 18 +- llvm/lib/Passes/PassBuilder.cpp | 2 +- llvm/lib/Passes/PassBuilderPipelines.cpp | 49 +- llvm/lib/Passes/PassRegistry.def | 4 +- llvm/lib/Support/CMakeLists.txt | 2 + llvm/lib/Support/Process.cpp | 2 +- llvm/lib/Support/UnicodeNameToCodepoint.cpp | 551 + .../Support/UnicodeNameToCodepointGenerated.cpp | 20911 +++++++++++++++++++ llvm/lib/Support/VirtualFileSystem.cpp | 6 +- llvm/lib/Support/raw_ostream.cpp | 2 +- llvm/lib/TableGen/Record.cpp | 2 +- .../Target/AArch64/AArch64TargetTransformInfo.cpp | 3 +- llvm/lib/Target/AArch64/SVEIntrinsicOpts.cpp | 10 +- .../Target/AMDGPU/AMDGPUInstructionSelector.cpp | 4 +- llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp | 14 + .../Target/AMDGPU/MCA/AMDGPUCustomBehaviour.cpp | 6 +- .../AMDGPU/MCTargetDesc/AMDGPUInstPrinter.cpp | 2 +- llvm/lib/Target/ARM/ARM.td | 10 + llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp | 24 +- llvm/lib/Target/ARM/ARMCallingConv.td | 17 +- llvm/lib/Target/ARM/ARMFastISel.cpp | 3 +- llvm/lib/Target/ARM/ARMFrameLowering.cpp | 59 +- llvm/lib/Target/ARM/ARMFrameLowering.h | 1 + llvm/lib/Target/ARM/ARMMachineFunctionInfo.h | 3 + llvm/lib/Target/ARM/ARMSubtarget.h | 3 +- llvm/lib/Target/ARM/Thumb1FrameLowering.cpp | 684 +- llvm/lib/Target/ARM/ThumbRegisterInfo.cpp | 46 +- llvm/lib/Target/AVR/AVRInstrInfo.cpp | 19 +- llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp | 2 +- llvm/lib/Target/Lanai/AsmParser/LanaiAsmParser.cpp | 4 +- llvm/lib/Target/NVPTX/NVPTXISelLowering.cpp | 2 +- llvm/lib/Target/PowerPC/PPCMacroFusion.cpp | 4 +- llvm/lib/Target/PowerPC/PPCTargetMachine.cpp | 4 +- llvm/lib/Target/RISCV/AsmParser/RISCVAsmParser.cpp | 34 +- llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp | 26 +- llvm/lib/Target/RISCV/RISCVISelDAGToDAG.h | 1 + llvm/lib/Target/RISCV/RISCVISelLowering.cpp | 17 +- llvm/lib/Target/RISCV/RISCVInsertVSETVLI.cpp | 2 +- llvm/lib/Target/RISCV/RISCVInstrInfo.cpp | 35 +- llvm/lib/Target/RISCV/RISCVSubtarget.h | 12 +- llvm/lib/Target/RISCV/RISCVTargetTransformInfo.cpp | 22 +- llvm/lib/Target/RISCV/RISCVTargetTransformInfo.h | 1 + llvm/lib/Target/Sparc/SparcFrameLowering.cpp | 9 +- llvm/lib/Target/VE/VVPISelLowering.cpp | 2 +- .../AsmParser/WebAssemblyAsmTypeCheck.cpp | 10 +- .../WebAssemblyLowerEmscriptenEHSjLj.cpp | 2 +- llvm/lib/Target/X86/X86ISelLowering.cpp | 15 +- llvm/lib/Transforms/Coroutines/CoroFrame.cpp | 10 +- llvm/lib/Transforms/Coroutines/CoroInternal.h | 8 +- llvm/lib/Transforms/Coroutines/CoroSplit.cpp | 19 +- llvm/lib/Transforms/IPO/ArgumentPromotion.cpp | 112 +- llvm/lib/Transforms/IPO/Attributor.cpp | 8 +- llvm/lib/Transforms/IPO/AttributorAttributes.cpp | 92 +- .../lib/Transforms/IPO/DeadArgumentElimination.cpp | 2 +- llvm/lib/Transforms/IPO/FunctionAttrs.cpp | 1 + llvm/lib/Transforms/IPO/IPO.cpp | 5 - llvm/lib/Transforms/IPO/IROutliner.cpp | 30 +- llvm/lib/Transforms/IPO/Inliner.cpp | 16 +- llvm/lib/Transforms/IPO/ModuleInliner.cpp | 8 +- llvm/lib/Transforms/IPO/OpenMPOpt.cpp | 14 +- llvm/lib/Transforms/IPO/PassManagerBuilder.cpp | 6 - llvm/lib/Transforms/IPO/SampleContextTracker.cpp | 2 +- llvm/lib/Transforms/IPO/SampleProfile.cpp | 2 +- .../Transforms/InstCombine/InstCombineCalls.cpp | 6 +- .../InstCombine/InstCombineSimplifyDemanded.cpp | 4 +- .../Instrumentation/HWAddressSanitizer.cpp | 26 +- .../Transforms/Instrumentation/ThreadSanitizer.cpp | 2 +- .../Scalar/InductiveRangeCheckElimination.cpp | 14 +- llvm/lib/Transforms/Scalar/LICM.cpp | 4 +- llvm/lib/Transforms/Scalar/LoopDistribute.cpp | 2 +- llvm/lib/Transforms/Scalar/LoopIdiomRecognize.cpp | 2 +- llvm/lib/Transforms/Scalar/LoopRotation.cpp | 9 +- llvm/lib/Transforms/Scalar/LoopSimplifyCFG.cpp | 8 +- .../lib/Transforms/Scalar/LoopUnrollAndJamPass.cpp | 8 +- llvm/lib/Transforms/Scalar/LoopUnrollPass.cpp | 16 +- .../Transforms/Scalar/LowerConstantIntrinsics.cpp | 4 +- llvm/lib/Transforms/Utils/CodeExtractor.cpp | 2 +- llvm/lib/Transforms/Utils/Evaluator.cpp | 46 +- llvm/lib/Transforms/Utils/LoopPeel.cpp | 4 +- llvm/lib/Transforms/Utils/LoopUnrollRuntime.cpp | 2 +- llvm/lib/Transforms/Utils/LoopUtils.cpp | 4 +- llvm/lib/Transforms/Utils/MisExpect.cpp | 4 +- llvm/lib/Transforms/Utils/ModuleUtils.cpp | 2 +- llvm/lib/Transforms/Vectorize/LoopVectorize.cpp | 4 +- llvm/lib/Transforms/Vectorize/SLPVectorizer.cpp | 2 +- llvm/lib/WindowsDriver/MSVCPaths.cpp | 12 +- .../Analysis/CostModel/AArch64/sve-intrinsics.ll | 24 +- .../Analysis/CostModel/RISCV/rvv-load-store.ll | 36 +- llvm/test/Analysis/CostModel/RISCV/rvv-shuffle.ll | 24 +- .../MemorySSA/update-remove-dead-blocks.ll | 2 +- .../Analysis/ScalarEvolution/shift-recurrences.ll | 6 +- .../Analysis/ScalarEvolution/unreachable-code.ll | 2 +- .../TypeBasedAliasAnalysis/argument-promotion.ll | 2 +- llvm/test/Bindings/OCaml/ipo.ml | 1 - .../upgrade-vector-insert-extract-intrinsics.ll | 22 + .../upgrade-vector-insert-extract-intrinsics.ll.bc | Bin 0 -> 1608 bytes .../AArch64/GlobalISel/gisel-commandline-option.ll | 3 +- .../AArch64/dag-combine-insert-subvector.ll | 10 +- .../AArch64/insert-subvector-res-legalization.ll | 34 +- llvm/test/CodeGen/AArch64/split-vector-insert.ll | 8 +- .../CodeGen/AArch64/stackmap-dynamic-alloca.ll | 30 + .../sve-extract-fixed-from-scalable-vector.ll | 4 +- .../CodeGen/AArch64/sve-extract-fixed-vector.ll | 94 +- .../CodeGen/AArch64/sve-extract-scalable-vector.ll | 224 +- .../sve-extract-vector-to-predicate-store.ll | 28 +- .../AArch64/sve-fixed-length-extract-subvector.ll | 172 +- .../AArch64/sve-insert-vector-to-predicate-load.ll | 34 +- llvm/test/CodeGen/AArch64/sve-insert-vector.ll | 194 +- llvm/test/CodeGen/AArch64/sve-intrinsics-adr.ll | 43 +- llvm/test/CodeGen/AArch64/sve-intrinsics-bfloat.ll | 133 +- .../sve-intrinsics-contiguous-prefetches.ll | 165 +- .../CodeGen/AArch64/sve-intrinsics-conversion.ll | 61 +- .../AArch64/sve-intrinsics-counting-bits.ll | 81 +- .../CodeGen/AArch64/sve-intrinsics-create-tuple.ll | 437 +- llvm/test/CodeGen/AArch64/sve-intrinsics-dup-x.ll | 100 +- ...rinsics-ff-gather-loads-32bit-scaled-offsets.ll | 101 +- ...nsics-ff-gather-loads-32bit-unscaled-offsets.ll | 141 +- ...trinsics-ff-gather-loads-64bit-scaled-offset.ll | 43 +- ...insics-ff-gather-loads-64bit-unscaled-offset.ll | 41 +- ...nsics-ff-gather-loads-vector-base-imm-offset.ll | 169 +- ...cs-ff-gather-loads-vector-base-scalar-offset.ll | 71 +- .../AArch64/sve-intrinsics-fp-arith-merging.ll | 169 +- .../CodeGen/AArch64/sve-intrinsics-fp-arith.ll | 656 +- .../CodeGen/AArch64/sve-intrinsics-fp-converts.ll | 171 +- .../CodeGen/AArch64/sve-intrinsics-fp-reduce.ll | 114 +- ...intrinsics-gather-loads-32bit-scaled-offsets.ll | 101 +- ...trinsics-gather-loads-32bit-unscaled-offsets.ll | 141 +- ...-intrinsics-gather-loads-64bit-scaled-offset.ll | 127 +- ...ntrinsics-gather-loads-64bit-unscaled-offset.ll | 121 +- ...trinsics-gather-loads-vector-base-imm-offset.ll | 169 +- ...nsics-gather-loads-vector-base-scalar-offset.ll | 71 +- ...gather-prefetches-scalar-base-vector-indexes.ll | 103 +- ...nsics-gather-prefetches-vect-base-imm-offset.ll | 43 +- ...ther-prefetches-vect-base-invalid-imm-offset.ll | 197 +- .../AArch64/sve-intrinsics-insert-extract-tuple.ll | 164 +- .../sve-intrinsics-int-compares-with-imm.ll | 816 +- .../CodeGen/AArch64/sve-intrinsics-int-compares.ll | 563 +- .../sve-intrinsics-ld1-addressing-mode-reg-imm.ll | 125 +- .../sve-intrinsics-ld1-addressing-mode-reg-reg.ll | 103 +- llvm/test/CodeGen/AArch64/sve-intrinsics-ld1.ll | 101 +- ...sve-intrinsics-ld1ro-addressing-mode-reg-imm.ll | 110 +- ...sve-intrinsics-ld1ro-addressing-mode-reg-reg.ll | 63 +- llvm/test/CodeGen/AArch64/sve-intrinsics-ld1ro.ll | 38 +- .../sve-intrinsics-ldN-reg+imm-addr-mode.ll | 249 +- .../sve-intrinsics-ldN-reg+reg-addr-mode.ll | 121 +- .../CodeGen/AArch64/sve-intrinsics-loads-ff.ll | 211 +- llvm/test/CodeGen/AArch64/sve-intrinsics-loads.ll | 267 +- .../CodeGen/AArch64/sve-intrinsics-logical-imm.ll | 144 +- .../test/CodeGen/AArch64/sve-intrinsics-logical.ll | 41 +- .../CodeGen/AArch64/sve-intrinsics-matmul-fp32.ll | 10 +- .../CodeGen/AArch64/sve-intrinsics-matmul-fp64.ll | 10 +- .../CodeGen/AArch64/sve-intrinsics-matmul-int8.ll | 87 +- .../sve-intrinsics-perm-select-matmul-fp64.ll | 245 +- .../CodeGen/AArch64/sve-intrinsics-perm-select.ll | 1248 +- .../AArch64/sve-intrinsics-pred-creation.ll | 21 +- .../AArch64/sve-intrinsics-pred-operations.ll | 115 +- .../CodeGen/AArch64/sve-intrinsics-pred-testing.ll | 22 +- .../CodeGen/AArch64/sve-intrinsics-reversal.ll | 51 +- .../AArch64/sve-intrinsics-scalar-to-vec.ll | 60 +- ...trinsics-scatter-stores-32bit-scaled-offsets.ll | 71 +- ...insics-scatter-stores-32bit-unscaled-offsets.ll | 91 +- ...ntrinsics-scatter-stores-64bit-scaled-offset.ll | 29 +- ...rinsics-scatter-stores-64bit-unscaled-offset.ll | 26 +- ...insics-scatter-stores-vector-base-imm-offset.ll | 109 +- ...ics-scatter-stores-vector-base-scalar-offset.ll | 46 +- llvm/test/CodeGen/AArch64/sve-intrinsics-sel.ll | 46 +- .../AArch64/sve-intrinsics-shifts-merging.ll | 176 +- llvm/test/CodeGen/AArch64/sve-intrinsics-shifts.ll | 170 +- llvm/test/CodeGen/AArch64/sve-intrinsics-sqdec.ll | 179 +- llvm/test/CodeGen/AArch64/sve-intrinsics-sqinc.ll | 179 +- .../sve-intrinsics-st1-addressing-mode-reg-imm.ll | 95 +- .../sve-intrinsics-st1-addressing-mode-reg-reg.ll | 71 +- llvm/test/CodeGen/AArch64/sve-intrinsics-st1.ll | 73 +- .../sve-intrinsics-stN-reg-imm-addr-mode.ll | 355 +- .../sve-intrinsics-stN-reg-reg-addr-mode.ll | 173 +- llvm/test/CodeGen/AArch64/sve-intrinsics-stores.ll | 325 +- .../CodeGen/AArch64/sve-intrinsics-unpred-form.ll | 612 +- llvm/test/CodeGen/AArch64/sve-intrinsics-uqdec.ll | 115 +- llvm/test/CodeGen/AArch64/sve-intrinsics-uqinc.ll | 115 +- llvm/test/CodeGen/AArch64/sve-intrinsics-while.ll | 161 +- .../CodeGen/AArch64/sve-no-typesize-warnings.ll | 4 +- llvm/test/CodeGen/AArch64/sve-punpklo-combine.ll | 30 +- llvm/test/CodeGen/AArch64/sve-vecreduce-fold.ll | 14 +- llvm/test/CodeGen/AArch64/sve-vselect-imm.ll | 220 +- .../sve2-intrinsics-binary-narrowing-add-sub.ll | 121 +- .../sve2-intrinsics-binary-narrowing-shr.ll | 243 +- .../AArch64/sve2-intrinsics-bit-permutation.ll | 61 +- .../AArch64/sve2-intrinsics-character-match.ll | 23 +- .../CodeGen/AArch64/sve2-intrinsics-complex-dot.ll | 24 +- ...ve2-intrinsics-contiguous-conflict-detection.ll | 85 +- .../test/CodeGen/AArch64/sve2-intrinsics-crypto.ll | 38 +- .../CodeGen/AArch64/sve2-intrinsics-fp-converts.ll | 31 +- .../sve2-intrinsics-fp-int-binary-logarithm.ll | 20 +- .../AArch64/sve2-intrinsics-fp-widening-mul-acc.ll | 41 +- .../AArch64/sve2-intrinsics-int-mul-lane.ll | 46 +- .../sve2-intrinsics-non-widening-pairwise-arith.ll | 176 +- ...insics-nt-gather-loads-32bit-unscaled-offset.ll | 31 +- ...trinsics-nt-gather-loads-64bit-scaled-offset.ll | 55 +- ...insics-nt-gather-loads-64bit-unscaled-offset.ll | 41 +- ...cs-nt-gather-loads-vector-base-scalar-offset.ll | 43 +- ...sics-nt-scatter-stores-32bit-unscaled-offset.ll | 21 +- ...insics-nt-scatter-stores-64bit-scaled-offset.ll | 37 +- ...sics-nt-scatter-stores-64bit-unscaled-offset.ll | 26 +- ...-nt-scatter-stores-vector-base-scalar-offset.ll | 46 +- .../CodeGen/AArch64/sve2-intrinsics-perm-tb.ll | 131 +- .../sve2-intrinsics-polynomial-arithmetic-128.ll | 13 +- .../sve2-intrinsics-polynomial-arithmetic.ll | 65 +- .../AArch64/sve2-intrinsics-unary-narrowing.ll | 109 +- .../sve2-intrinsics-uniform-complex-arith.ll | 101 +- .../AArch64/sve2-intrinsics-uniform-dsp-zeroing.ll | 31 +- .../CodeGen/AArch64/sve2-intrinsics-uniform-dsp.ll | 1159 +- .../AArch64/sve2-intrinsics-vec-hist-count.ll | 18 +- llvm/test/CodeGen/AArch64/sve2-intrinsics-while.ll | 161 +- .../sve2-intrinsics-widening-complex-int-arith.ll | 46 +- .../AArch64/sve2-intrinsics-widening-dsp.ll | 571 +- .../sve2-intrinsics-widening-pairwise-arith.ll | 31 +- .../AMDGPU/GlobalISel/artifact-combiner-anyext.mir | 16 +- .../GlobalISel/artifact-combiner-extract.mir | 20 +- .../AMDGPU/GlobalISel/artifact-combiner-sext.mir | 16 +- .../artifact-combiner-unmerge-values.mir | 88 +- .../AMDGPU/GlobalISel/artifact-combiner-zext.mir | 44 +- ...bug-legalization-artifact-combiner-dead-def.mir | 8 +- .../AMDGPU/GlobalISel/combine-add-nullptr.mir | 31 +- .../GlobalISel/combine-amdgpu-cvt-f32-ubyte.mir | 263 +- .../AMDGPU/GlobalISel/combine-ashr-narrow.mir | 112 +- .../AMDGPU/GlobalISel/combine-ext-legalizer.mir | 42 +- .../combine-fma-add-mul-post-legalize.mir | 448 +- .../combine-fma-add-mul-pre-legalize.mir | 3952 ++-- .../GlobalISel/combine-fma-unmerge-values.mir | 48 +- .../AMDGPU/GlobalISel/combine-foldable-fneg.mir | 160 +- .../AMDGPU/GlobalISel/combine-lshr-narrow.mir | 108 +- .../AMDGPU/GlobalISel/combine-or-redundant.mir | 68 +- .../AMDGPU/GlobalISel/combine-redundant-and.mir | 60 +- .../AMDGPU/GlobalISel/combine-redundant-neg.mir | 28 +- .../test/CodeGen/AMDGPU/GlobalISel/combine-rsq.mir | 20 +- .../AMDGPU/GlobalISel/combine-sext-inreg.mir | 177 +- .../combine-shift-imm-chain-illegal-types.mir | 222 +- .../GlobalISel/combine-shift-imm-chain-shlsat.mir | 114 +- .../combine-shift-of-shifted-logic-shlsat.mir | 266 +- .../combine-shl-from-extend-narrow.postlegal.mir | 254 +- .../combine-shl-from-extend-narrow.prelegal.mir | 178 +- .../AMDGPU/GlobalISel/combine-shl-narrow.mir | 108 +- .../AMDGPU/GlobalISel/combine-trunc-shl.mir | 33 +- .../AMDGPU/GlobalISel/combine-zext-trunc.mir | 112 +- .../test/CodeGen/AMDGPU/GlobalISel/global-value.ll | 84 +- .../CodeGen/AMDGPU/GlobalISel/inst-select-abs.mir | 50 +- .../CodeGen/AMDGPU/GlobalISel/inst-select-add.mir | 100 +- .../AMDGPU/GlobalISel/inst-select-add.s16.mir | 32 +- .../AMDGPU/GlobalISel/inst-select-amdgcn.class.mir | 108 +- .../AMDGPU/GlobalISel/inst-select-amdgcn.cos.mir | 14 +- .../GlobalISel/inst-select-amdgcn.cvt.pk.i16.mir | 27 +- .../GlobalISel/inst-select-amdgcn.cvt.pk.u16.mir | 27 +- .../inst-select-amdgcn.cvt.pknorm.i16.mir | 27 +- .../inst-select-amdgcn.cvt.pknorm.u16.mir | 27 +- .../GlobalISel/inst-select-amdgcn.cvt.pkrtz.mir | 27 +- .../GlobalISel/inst-select-amdgcn.ds.swizzle.mir | 14 +- .../GlobalISel/inst-select-amdgcn.fmad.ftz.mir | 97 +- .../AMDGPU/GlobalISel/inst-select-amdgcn.fmed3.mir | 78 +- .../AMDGPU/GlobalISel/inst-select-amdgcn.fract.mir | 28 +- .../inst-select-amdgcn.groupstaticsize.mir | 8 +- .../AMDGPU/GlobalISel/inst-select-amdgcn.ldexp.mir | 54 +- .../GlobalISel/inst-select-amdgcn.mbcnt.lo.mir | 30 +- .../GlobalISel/inst-select-amdgcn.mul.u24.mir | 27 +- .../AMDGPU/GlobalISel/inst-select-amdgcn.rcp.mir | 28 +- .../inst-select-amdgcn.readfirstlane.mir | 20 +- .../inst-select-amdgcn.reloc.constant.mir | 8 +- .../AMDGPU/GlobalISel/inst-select-amdgcn.rsq.mir | 28 +- .../GlobalISel/inst-select-amdgcn.s.sendmsg.mir | 9 +- .../AMDGPU/GlobalISel/inst-select-amdgcn.sffbh.mir | 21 +- .../AMDGPU/GlobalISel/inst-select-amdgcn.sin.mir | 14 +- .../GlobalISel/inst-select-amdgpu-ffbh-u32.mir | 21 +- .../GlobalISel/inst-select-amdgpu-ffbl-b32.mir | 21 +- .../CodeGen/AMDGPU/GlobalISel/inst-select-and.mir | 354 +- .../AMDGPU/GlobalISel/inst-select-anyext.mir | 36 +- .../CodeGen/AMDGPU/GlobalISel/inst-select-ashr.mir | 400 +- .../AMDGPU/GlobalISel/inst-select-ashr.s16.mir | 356 +- .../AMDGPU/GlobalISel/inst-select-ashr.v2s16.mir | 80 +- .../AMDGPU/GlobalISel/inst-select-bitreverse.mir | 64 +- .../CodeGen/AMDGPU/GlobalISel/inst-select-br.mir | 8 +- .../AMDGPU/GlobalISel/inst-select-brcond.mir | 194 +- .../AMDGPU/GlobalISel/inst-select-bswap.mir | 24 +- .../inst-select-build-vector-trunc.v2s16.mir | 250 +- .../AMDGPU/GlobalISel/inst-select-build-vector.mir | 45 +- .../GlobalISel/inst-select-concat-vectors.mir | 410 +- .../AMDGPU/GlobalISel/inst-select-constant.mir | 608 +- .../CodeGen/AMDGPU/GlobalISel/inst-select-copy.mir | 280 +- .../GlobalISel/inst-select-ctlz-zero-undef.mir | 28 +- .../AMDGPU/GlobalISel/inst-select-ctpop.mir | 84 +- .../GlobalISel/inst-select-cttz-zero-undef.mir | 28 +- .../GlobalISel/inst-select-extract-vector-elt.mir | 714 +- .../AMDGPU/GlobalISel/inst-select-extract.mir | 150 +- .../AMDGPU/GlobalISel/inst-select-fadd.s16.mir | 80 +- .../AMDGPU/GlobalISel/inst-select-fadd.s32.mir | 130 +- .../AMDGPU/GlobalISel/inst-select-fadd.s64.mir | 120 +- .../GlobalISel/inst-select-fcanonicalize.mir | 168 +- .../AMDGPU/GlobalISel/inst-select-fceil.mir | 28 +- .../AMDGPU/GlobalISel/inst-select-fceil.s16.mir | 32 +- .../CodeGen/AMDGPU/GlobalISel/inst-select-fcmp.mir | 664 +- .../AMDGPU/GlobalISel/inst-select-fcmp.s16.mir | 336 +- .../AMDGPU/GlobalISel/inst-select-fconstant.mir | 100 +- .../AMDGPU/GlobalISel/inst-select-fexp2.mir | 14 +- .../AMDGPU/GlobalISel/inst-select-ffloor.s16.mir | 32 +- .../AMDGPU/GlobalISel/inst-select-ffloor.s32.mir | 28 +- .../AMDGPU/GlobalISel/inst-select-ffloor.s64.mir | 14 +- .../AMDGPU/GlobalISel/inst-select-fma.s32.mir | 72 +- .../AMDGPU/GlobalISel/inst-select-fmad.s32.mir | 144 +- .../AMDGPU/GlobalISel/inst-select-fmaxnum-ieee.mir | 72 +- .../GlobalISel/inst-select-fmaxnum-ieee.s16.mir | 20 +- .../GlobalISel/inst-select-fmaxnum-ieee.v2s16.mir | 10 +- .../AMDGPU/GlobalISel/inst-select-fmaxnum.mir | 72 +- .../AMDGPU/GlobalISel/inst-select-fmaxnum.s16.mir | 20 +- .../GlobalISel/inst-select-fmaxnum.v2s16.mir | 10 +- .../AMDGPU/GlobalISel/inst-select-fminnum-ieee.mir | 72 +- .../GlobalISel/inst-select-fminnum-ieee.s16.mir | 20 +- .../GlobalISel/inst-select-fminnum-ieee.v2s16.mir | 10 +- .../AMDGPU/GlobalISel/inst-select-fminnum.mir | 72 +- .../AMDGPU/GlobalISel/inst-select-fminnum.s16.mir | 20 +- .../GlobalISel/inst-select-fminnum.v2s16.mir | 10 +- .../CodeGen/AMDGPU/GlobalISel/inst-select-fmul.mir | 98 +- .../AMDGPU/GlobalISel/inst-select-fmul.v2s16.mir | 40 +- .../AMDGPU/GlobalISel/inst-select-fptoui.mir | 8 +- .../AMDGPU/GlobalISel/inst-select-fract.f64.mir | 64 +- .../AMDGPU/GlobalISel/inst-select-frame-index.mir | 4 +- .../AMDGPU/GlobalISel/inst-select-freeze.mir | 408 +- .../AMDGPU/GlobalISel/inst-select-frint.mir | 35 +- .../AMDGPU/GlobalISel/inst-select-frint.s16.mir | 32 +- .../CodeGen/AMDGPU/GlobalISel/inst-select-fshr.mir | 12 +- .../AMDGPU/GlobalISel/inst-select-icmp.s16.mir | 160 +- .../AMDGPU/GlobalISel/inst-select-icmp.s64.mir | 494 +- .../AMDGPU/GlobalISel/inst-select-implicit-def.mir | 36 +- .../GlobalISel/inst-select-insert-vector-elt.mir | 616 +- .../AMDGPU/GlobalISel/inst-select-insert.mir | 278 +- .../GlobalISel/inst-select-intrinsic-trunc.mir | 28 +- .../GlobalISel/inst-select-intrinsic-trunc.s16.mir | 21 +- .../GlobalISel/inst-select-load-atomic-global.mir | 645 +- .../AMDGPU/GlobalISel/inst-select-load-flat.mir | 40 +- .../AMDGPU/GlobalISel/inst-select-load-local.mir | 310 +- .../CodeGen/AMDGPU/GlobalISel/inst-select-lshr.mir | 400 +- .../AMDGPU/GlobalISel/inst-select-lshr.s16.mir | 356 +- .../AMDGPU/GlobalISel/inst-select-lshr.v2s16.mir | 80 +- .../AMDGPU/GlobalISel/inst-select-merge-values.mir | 268 +- .../CodeGen/AMDGPU/GlobalISel/inst-select-mul.mir | 40 +- .../CodeGen/AMDGPU/GlobalISel/inst-select-or.mir | 336 +- .../AMDGPU/GlobalISel/inst-select-pattern-add3.mir | 180 +- .../GlobalISel/inst-select-pattern-and-or.mir | 104 +- .../AMDGPU/GlobalISel/inst-select-pattern-or3.mir | 76 +- .../GlobalISel/inst-select-pattern-smed3.mir | 84 +- .../GlobalISel/inst-select-pattern-smed3.s16.mir | 138 +- .../GlobalISel/inst-select-pattern-umed3.mir | 84 +- .../GlobalISel/inst-select-pattern-umed3.s16.mir | 138 +- .../AMDGPU/GlobalISel/inst-select-pattern-xor3.mir | 203 +- .../CodeGen/AMDGPU/GlobalISel/inst-select-phi.mir | 370 +- .../AMDGPU/GlobalISel/inst-select-ptr-add.mir | 800 +- .../AMDGPU/GlobalISel/inst-select-ptrmask.mir | 152 +- .../AMDGPU/GlobalISel/inst-select-ptrtoint.mir | 25 +- .../GlobalISel/inst-select-returnaddress.mir | 47 +- .../CodeGen/AMDGPU/GlobalISel/inst-select-sbfx.mir | 22 +- .../AMDGPU/GlobalISel/inst-select-select.mir | 76 +- .../AMDGPU/GlobalISel/inst-select-sext-inreg.mir | 164 +- .../CodeGen/AMDGPU/GlobalISel/inst-select-sext.mir | 40 +- .../CodeGen/AMDGPU/GlobalISel/inst-select-shl.mir | 400 +- .../AMDGPU/GlobalISel/inst-select-shl.s16.mir | 356 +- .../AMDGPU/GlobalISel/inst-select-shl.v2s16.mir | 80 +- .../inst-select-shuffle-vector.v2s16.mir | 432 +- .../AMDGPU/GlobalISel/inst-select-sitofp.mir | 68 +- .../CodeGen/AMDGPU/GlobalISel/inst-select-smax.mir | 40 +- .../CodeGen/AMDGPU/GlobalISel/inst-select-smin.mir | 40 +- .../AMDGPU/GlobalISel/inst-select-smulh.mir | 80 +- .../AMDGPU/GlobalISel/inst-select-store-local.mir | 238 +- .../CodeGen/AMDGPU/GlobalISel/inst-select-sub.mir | 34 +- .../AMDGPU/GlobalISel/inst-select-trunc.mir | 180 +- .../AMDGPU/GlobalISel/inst-select-trunc.v2s16.mir | 102 +- .../AMDGPU/GlobalISel/inst-select-uadde.gfx10.mir | 44 +- .../AMDGPU/GlobalISel/inst-select-uadde.mir | 88 +- .../AMDGPU/GlobalISel/inst-select-uaddo.mir | 240 +- .../CodeGen/AMDGPU/GlobalISel/inst-select-ubfx.mir | 22 +- .../AMDGPU/GlobalISel/inst-select-uitofp.mir | 64 +- .../CodeGen/AMDGPU/GlobalISel/inst-select-umax.mir | 40 +- .../CodeGen/AMDGPU/GlobalISel/inst-select-umin.mir | 40 +- .../AMDGPU/GlobalISel/inst-select-umulh.mir | 80 +- .../GlobalISel/inst-select-unmerge-values.mir | 172 +- .../AMDGPU/GlobalISel/inst-select-usube.gfx10.mir | 44 +- .../AMDGPU/GlobalISel/inst-select-usube.mir | 88 +- .../AMDGPU/GlobalISel/inst-select-usubo.mir | 240 +- .../CodeGen/AMDGPU/GlobalISel/inst-select-xor.mir | 336 +- .../CodeGen/AMDGPU/GlobalISel/inst-select-zext.mir | 40 +- .../CodeGen/AMDGPU/GlobalISel/legalize-add.mir | 120 +- .../AMDGPU/GlobalISel/legalize-addrspacecast.mir | 232 +- .../GlobalISel/legalize-amdgcn.rsq.clamp.mir | 44 +- .../GlobalISel/legalize-amdgcn.wavefrontsize.mir | 4 +- .../GlobalISel/legalize-amdgcn.workitem.id.mir | 24 +- .../CodeGen/AMDGPU/GlobalISel/legalize-and.mir | 76 +- .../CodeGen/AMDGPU/GlobalISel/legalize-anyext.mir | 132 +- .../CodeGen/AMDGPU/GlobalISel/legalize-ashr.mir | 384 +- .../legalize-atomic-cmpxchg-with-success.mir | 20 +- .../AMDGPU/GlobalISel/legalize-atomic-cmpxchg.mir | 24 +- .../AMDGPU/GlobalISel/legalize-atomicrmw-add.mir | 16 +- .../AMDGPU/GlobalISel/legalize-atomicrmw-and.mir | 16 +- .../AMDGPU/GlobalISel/legalize-atomicrmw-max.mir | 16 +- .../AMDGPU/GlobalISel/legalize-atomicrmw-min.mir | 16 +- .../AMDGPU/GlobalISel/legalize-atomicrmw-or.mir | 16 +- .../AMDGPU/GlobalISel/legalize-atomicrmw-sub.mir | 16 +- .../AMDGPU/GlobalISel/legalize-atomicrmw-umax.mir | 16 +- .../AMDGPU/GlobalISel/legalize-atomicrmw-umin.mir | 16 +- .../GlobalISel/legalize-atomicrmw-xchg-flat.mir | 8 +- .../AMDGPU/GlobalISel/legalize-atomicrmw-xchg.mir | 16 +- .../AMDGPU/GlobalISel/legalize-atomicrmw-xor.mir | 16 +- .../CodeGen/AMDGPU/GlobalISel/legalize-bitcast.mir | 220 +- .../AMDGPU/GlobalISel/legalize-bitreverse.mir | 32 +- .../AMDGPU/GlobalISel/legalize-block-addr.mir | 2 +- .../CodeGen/AMDGPU/GlobalISel/legalize-brcond.mir | 664 +- .../CodeGen/AMDGPU/GlobalISel/legalize-bswap.mir | 536 +- .../GlobalISel/legalize-build-vector-trunc.mir | 4 +- .../AMDGPU/GlobalISel/legalize-build-vector.mir | 124 +- .../GlobalISel/legalize-build-vector.s16.mir | 56 +- .../AMDGPU/GlobalISel/legalize-concat-vectors.mir | 52 +- .../AMDGPU/GlobalISel/legalize-ctlz-zero-undef.mir | 40 +- .../CodeGen/AMDGPU/GlobalISel/legalize-ctlz.mir | 40 +- .../CodeGen/AMDGPU/GlobalISel/legalize-ctpop.mir | 56 +- .../AMDGPU/GlobalISel/legalize-cttz-zero-undef.mir | 40 +- .../CodeGen/AMDGPU/GlobalISel/legalize-cttz.mir | 40 +- .../GlobalISel/legalize-extract-vector-elt.mir | 212 +- .../CodeGen/AMDGPU/GlobalISel/legalize-extract.mir | 228 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fabs.mir | 96 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fadd.mir | 120 +- .../AMDGPU/GlobalISel/legalize-fcanonicalize.mir | 96 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fceil.mir | 96 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fcmp.mir | 558 +- .../AMDGPU/GlobalISel/legalize-fconstant.mir | 8 +- .../AMDGPU/GlobalISel/legalize-fcopysign.mir | 1352 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fcos.mir | 108 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fdiv.mir | 360 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fexp.mir | 72 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fexp2.mir | 248 +- .../CodeGen/AMDGPU/GlobalISel/legalize-ffloor.mir | 120 +- .../CodeGen/AMDGPU/GlobalISel/legalize-flog.mir | 132 +- .../CodeGen/AMDGPU/GlobalISel/legalize-flog10.mir | 132 +- .../CodeGen/AMDGPU/GlobalISel/legalize-flog2.mir | 38 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fma.mir | 120 +- .../AMDGPU/GlobalISel/legalize-fmad.s16.mir | 1822 +- .../AMDGPU/GlobalISel/legalize-fmad.s32.mir | 878 +- .../AMDGPU/GlobalISel/legalize-fmad.s64.mir | 80 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fmaxnum.mir | 216 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fminnum.mir | 216 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fmul.mir | 120 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fneg.mir | 96 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fpext.mir | 214 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fpow.mir | 456 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fpowi.mir | 82 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fptosi.mir | 1066 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fptoui.mir | 926 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fptrunc.mir | 786 +- .../CodeGen/AMDGPU/GlobalISel/legalize-freeze.mir | 12 +- .../CodeGen/AMDGPU/GlobalISel/legalize-frint.mir | 250 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fshl.mir | 108 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fshr.mir | 108 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fsin.mir | 108 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fsqrt.mir | 96 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fsub.mir | 132 +- .../CodeGen/AMDGPU/GlobalISel/legalize-icmp.mir | 1136 +- .../GlobalISel/legalize-implicit-def-s1025.mir | 848 +- .../AMDGPU/GlobalISel/legalize-implicit-def.mir | 4 +- .../GlobalISel/legalize-insert-vector-elt.mir | 56 +- .../CodeGen/AMDGPU/GlobalISel/legalize-insert.mir | 304 +- .../legalize-intrinsic-amdgcn-fdiv-fast.mir | 56 +- .../AMDGPU/GlobalISel/legalize-intrinsic-round.mir | 108 +- .../AMDGPU/GlobalISel/legalize-intrinsic-trunc.mir | 462 +- .../AMDGPU/GlobalISel/legalize-inttoptr.mir | 48 +- .../legalize-llvm.amdgcn.s.buffer.load.mir | 32 +- .../GlobalISel/legalize-load-constant-32bit.mir | 8 +- .../AMDGPU/GlobalISel/legalize-load-constant.mir | 1368 +- .../AMDGPU/GlobalISel/legalize-load-flat.mir | 1176 +- .../AMDGPU/GlobalISel/legalize-load-global.mir | 3240 ++- .../AMDGPU/GlobalISel/legalize-load-local.mir | 3680 +++- .../GlobalISel/legalize-load-memory-metadata.mir | 16 +- .../AMDGPU/GlobalISel/legalize-load-private.mir | 2232 +- .../CodeGen/AMDGPU/GlobalISel/legalize-lshr.mir | 360 +- .../CodeGen/AMDGPU/GlobalISel/legalize-memcpy.mir | 4 +- .../AMDGPU/GlobalISel/legalize-memcpyinline.mir | 4 +- .../CodeGen/AMDGPU/GlobalISel/legalize-memmove.mir | 4 +- .../CodeGen/AMDGPU/GlobalISel/legalize-memset.mir | 4 +- .../AMDGPU/GlobalISel/legalize-merge-values.mir | 32 +- .../CodeGen/AMDGPU/GlobalISel/legalize-mul.mir | 176 +- .../test/CodeGen/AMDGPU/GlobalISel/legalize-or.mir | 76 +- .../CodeGen/AMDGPU/GlobalISel/legalize-ptr-add.mir | 76 +- .../CodeGen/AMDGPU/GlobalISel/legalize-ptrmask.mir | 48 +- .../AMDGPU/GlobalISel/legalize-ptrtoint.mir | 48 +- .../AMDGPU/GlobalISel/legalize-rotl-rotr.mir | 533 +- .../CodeGen/AMDGPU/GlobalISel/legalize-sadde.mir | 16 +- .../CodeGen/AMDGPU/GlobalISel/legalize-saddo.mir | 32 +- .../CodeGen/AMDGPU/GlobalISel/legalize-saddsat.mir | 132 +- .../CodeGen/AMDGPU/GlobalISel/legalize-sbfx.mir | 44 +- .../CodeGen/AMDGPU/GlobalISel/legalize-sdiv.mir | 144 +- .../CodeGen/AMDGPU/GlobalISel/legalize-select.mir | 180 +- .../AMDGPU/GlobalISel/legalize-sext-inreg.mir | 336 +- .../CodeGen/AMDGPU/GlobalISel/legalize-sext.mir | 132 +- .../legalize-sextload-constant-32bit.mir | 24 +- .../AMDGPU/GlobalISel/legalize-sextload-flat.mir | 48 +- .../AMDGPU/GlobalISel/legalize-sextload-global.mir | 152 +- .../AMDGPU/GlobalISel/legalize-sextload-local.mir | 24 +- .../GlobalISel/legalize-sextload-private.mir | 24 +- .../CodeGen/AMDGPU/GlobalISel/legalize-shl.mir | 372 +- .../CodeGen/AMDGPU/GlobalISel/legalize-sitofp.mir | 764 +- .../CodeGen/AMDGPU/GlobalISel/legalize-smax.mir | 120 +- .../CodeGen/AMDGPU/GlobalISel/legalize-smin.mir | 120 +- .../CodeGen/AMDGPU/GlobalISel/legalize-smulh.mir | 584 +- .../CodeGen/AMDGPU/GlobalISel/legalize-smulo.mir | 698 +- .../CodeGen/AMDGPU/GlobalISel/legalize-srem.mir | 144 +- .../CodeGen/AMDGPU/GlobalISel/legalize-sshlsat.mir | 132 +- .../CodeGen/AMDGPU/GlobalISel/legalize-ssube.mir | 16 +- .../CodeGen/AMDGPU/GlobalISel/legalize-ssubo.mir | 32 +- .../CodeGen/AMDGPU/GlobalISel/legalize-ssubsat.mir | 132 +- .../AMDGPU/GlobalISel/legalize-store-global.mir | 1904 +- .../CodeGen/AMDGPU/GlobalISel/legalize-store.mir | 272 +- .../CodeGen/AMDGPU/GlobalISel/legalize-sub.mir | 120 +- .../CodeGen/AMDGPU/GlobalISel/legalize-trunc.mir | 80 +- .../CodeGen/AMDGPU/GlobalISel/legalize-uadde.mir | 16 +- .../CodeGen/AMDGPU/GlobalISel/legalize-uaddo.mir | 32 +- .../CodeGen/AMDGPU/GlobalISel/legalize-uaddsat.mir | 132 +- .../CodeGen/AMDGPU/GlobalISel/legalize-ubfx.mir | 64 +- .../CodeGen/AMDGPU/GlobalISel/legalize-udiv.mir | 144 +- .../CodeGen/AMDGPU/GlobalISel/legalize-uitofp.mir | 666 +- .../CodeGen/AMDGPU/GlobalISel/legalize-umax.mir | 120 +- .../CodeGen/AMDGPU/GlobalISel/legalize-umin.mir | 120 +- .../CodeGen/AMDGPU/GlobalISel/legalize-umulh.mir | 80 +- .../CodeGen/AMDGPU/GlobalISel/legalize-umulo.mir | 80 +- .../AMDGPU/GlobalISel/legalize-unmerge-values.mir | 124 +- .../CodeGen/AMDGPU/GlobalISel/legalize-urem.mir | 144 +- .../CodeGen/AMDGPU/GlobalISel/legalize-ushlsat.mir | 132 +- .../CodeGen/AMDGPU/GlobalISel/legalize-usube.mir | 16 +- .../CodeGen/AMDGPU/GlobalISel/legalize-usubo.mir | 32 +- .../CodeGen/AMDGPU/GlobalISel/legalize-usubsat.mir | 132 +- .../GlobalISel/legalize-vector-args-gfx7.mir | 20 +- .../GlobalISel/legalize-vector-args-gfx8-plus.mir | 40 +- .../CodeGen/AMDGPU/GlobalISel/legalize-xor.mir | 76 +- .../CodeGen/AMDGPU/GlobalISel/legalize-zext.mir | 132 +- .../legalize-zextload-constant-32bit.mir | 24 +- .../AMDGPU/GlobalISel/legalize-zextload-flat.mir | 48 +- .../AMDGPU/GlobalISel/legalize-zextload-global.mir | 152 +- .../AMDGPU/GlobalISel/legalize-zextload-local.mir | 24 +- .../GlobalISel/legalize-zextload-private.mir | 24 +- .../AMDGPU/GlobalISel/llvm.amdgcn.softwqm.ll | 70 +- .../CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.wqm.ll | 70 +- .../CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.wwm.ll | 140 +- .../GlobalISel/postlegalizer-combiner-divrem.mir | 148 +- .../GlobalISel/postlegalizercombiner-and.mir | 143 +- .../GlobalISel/prelegalizer-combiner-divrem.mir | 344 +- .../regbankcombiner-clamp-minmax-const.mir | 4 +- .../AMDGPU/GlobalISel/regbankcombiner-smed3.mir | 62 +- .../AMDGPU/GlobalISel/regbankcombiner-umed3.mir | 62 +- .../AMDGPU/GlobalISel/regbankselect-add.s16.mir | 66 +- .../AMDGPU/GlobalISel/regbankselect-add.s32.mir | 36 +- .../AMDGPU/GlobalISel/regbankselect-add.v2s16.mir | 58 +- .../GlobalISel/regbankselect-amdgcn-exp-compr.mir | 20 +- .../AMDGPU/GlobalISel/regbankselect-amdgcn-exp.mir | 32 +- .../GlobalISel/regbankselect-amdgcn.ballot.i64.mir | 33 +- .../GlobalISel/regbankselect-amdgcn.class.mir | 40 +- .../GlobalISel/regbankselect-amdgcn.cvt.pkrtz.mir | 40 +- .../GlobalISel/regbankselect-amdgcn.div.fmas.mir | 90 +- .../GlobalISel/regbankselect-amdgcn.div.scale.mir | 40 +- .../GlobalISel/regbankselect-amdgcn.ds.append.mir | 12 +- .../regbankselect-amdgcn.ds.bpermute.mir | 11 +- .../GlobalISel/regbankselect-amdgcn.ds.consume.mir | 12 +- .../regbankselect-amdgcn.ds.gws.init.mir | 36 +- .../regbankselect-amdgcn.ds.gws.sema.v.mir | 12 +- .../regbankselect-amdgcn.ds.ordered.add.mir | 40 +- .../regbankselect-amdgcn.ds.ordered.swap.mir | 40 +- .../GlobalISel/regbankselect-amdgcn.ds.permute.mir | 11 +- .../GlobalISel/regbankselect-amdgcn.ds.swizzle.mir | 7 +- .../GlobalISel/regbankselect-amdgcn.else.32.mir | 6 +- .../GlobalISel/regbankselect-amdgcn.else.64.mir | 6 +- .../GlobalISel/regbankselect-amdgcn.fcmp.mir | 40 +- .../regbankselect-amdgcn.fmul.legacy.mir | 40 +- .../GlobalISel/regbankselect-amdgcn.icmp.mir | 40 +- .../GlobalISel/regbankselect-amdgcn.interp.mov.mir | 16 +- .../regbankselect-amdgcn.interp.p1.f16.mir | 20 +- .../GlobalISel/regbankselect-amdgcn.interp.p1.mir | 36 +- .../regbankselect-amdgcn.interp.p2.f16.mir | 28 +- .../GlobalISel/regbankselect-amdgcn.interp.p2.mir | 28 +- .../GlobalISel/regbankselect-amdgcn.kill.mir | 32 +- .../regbankselect-amdgcn.lds.direct.load.mir | 12 +- .../regbankselect-amdgcn.lds.param.load.mir | 12 +- .../GlobalISel/regbankselect-amdgcn.live.mask.mir | 2 +- .../GlobalISel/regbankselect-amdgcn.mfma.mir | 560 +- .../GlobalISel/regbankselect-amdgcn.ps.live.mir | 2 +- .../regbankselect-amdgcn.readfirstlane.mir | 14 +- .../GlobalISel/regbankselect-amdgcn.readlane.mir | 92 +- .../GlobalISel/regbankselect-amdgcn.s.sendmsg.mir | 14 +- .../regbankselect-amdgcn.s.sendmsghalt.mir | 14 +- .../GlobalISel/regbankselect-amdgcn.wqm.demote.mir | 32 +- .../AMDGPU/GlobalISel/regbankselect-amdgcn.wqm.mir | 14 +- .../GlobalISel/regbankselect-amdgcn.wqm.vote.mir | 34 +- .../GlobalISel/regbankselect-amdgcn.writelane.mir | 60 +- .../AMDGPU/GlobalISel/regbankselect-amdgcn.wwm.mir | 14 +- .../GlobalISel/regbankselect-amdgpu-ffbh-u32.mir | 12 +- .../GlobalISel/regbankselect-amdgpu-ffbl-b32.mir | 12 +- .../AMDGPU/GlobalISel/regbankselect-and-s1.mir | 188 +- .../AMDGPU/GlobalISel/regbankselect-and.mir | 448 +- .../AMDGPU/GlobalISel/regbankselect-anyext.mir | 152 +- .../AMDGPU/GlobalISel/regbankselect-ashr.mir | 174 +- .../GlobalISel/regbankselect-atomic-cmpxchg.mir | 48 +- .../GlobalISel/regbankselect-atomicrmw-add.mir | 36 +- .../GlobalISel/regbankselect-atomicrmw-and.mir | 36 +- .../GlobalISel/regbankselect-atomicrmw-fadd.mir | 12 +- .../GlobalISel/regbankselect-atomicrmw-max.mir | 36 +- .../GlobalISel/regbankselect-atomicrmw-min.mir | 36 +- .../GlobalISel/regbankselect-atomicrmw-or.mir | 36 +- .../GlobalISel/regbankselect-atomicrmw-sub.mir | 36 +- .../GlobalISel/regbankselect-atomicrmw-umax.mir | 36 +- .../GlobalISel/regbankselect-atomicrmw-umin.mir | 36 +- .../GlobalISel/regbankselect-atomicrmw-xchg.mir | 36 +- .../GlobalISel/regbankselect-atomicrmw-xor.mir | 36 +- .../AMDGPU/GlobalISel/regbankselect-bitcast.mir | 12 +- .../AMDGPU/GlobalISel/regbankselect-bitreverse.mir | 30 +- .../AMDGPU/GlobalISel/regbankselect-block-addr.mir | 2 +- .../AMDGPU/GlobalISel/regbankselect-brcond.mir | 129 +- .../AMDGPU/GlobalISel/regbankselect-bswap.mir | 14 +- .../regbankselect-build-vector-trunc.mir | 62 +- .../regbankselect-build-vector-trunc.v2s16.mir | 62 +- .../GlobalISel/regbankselect-build-vector.mir | 175 +- .../GlobalISel/regbankselect-concat-vector.mir | 98 +- .../AMDGPU/GlobalISel/regbankselect-constant.mir | 12 +- .../AMDGPU/GlobalISel/regbankselect-copy.mir | 82 +- .../GlobalISel/regbankselect-ctlz-zero-undef.mir | 42 +- .../AMDGPU/GlobalISel/regbankselect-ctpop.mir | 38 +- .../GlobalISel/regbankselect-cttz-zero-undef.mir | 42 +- .../AMDGPU/GlobalISel/regbankselect-default.mir | 2 +- .../GlobalISel/regbankselect-dyn-stackalloc.mir | 360 +- .../regbankselect-extract-vector-elt.mir | 1948 +- .../AMDGPU/GlobalISel/regbankselect-extract.mir | 32 +- .../AMDGPU/GlobalISel/regbankselect-fabs.mir | 16 +- .../AMDGPU/GlobalISel/regbankselect-fadd.mir | 40 +- .../GlobalISel/regbankselect-fcanonicalize.mir | 18 +- .../AMDGPU/GlobalISel/regbankselect-fceil.mir | 14 +- .../AMDGPU/GlobalISel/regbankselect-fcmp.mir | 36 +- .../AMDGPU/GlobalISel/regbankselect-fexp2.mir | 14 +- .../AMDGPU/GlobalISel/regbankselect-flog2.mir | 14 +- .../AMDGPU/GlobalISel/regbankselect-fma.mir | 104 +- .../AMDGPU/GlobalISel/regbankselect-fmul.mir | 40 +- .../AMDGPU/GlobalISel/regbankselect-fneg.mir | 16 +- .../AMDGPU/GlobalISel/regbankselect-fpext.mir | 14 +- .../AMDGPU/GlobalISel/regbankselect-fptosi.mir | 14 +- .../AMDGPU/GlobalISel/regbankselect-fptoui.mir | 14 +- .../AMDGPU/GlobalISel/regbankselect-fptrunc.mir | 14 +- .../AMDGPU/GlobalISel/regbankselect-freeze.mir | 280 +- .../AMDGPU/GlobalISel/regbankselect-frint.mir | 14 +- .../AMDGPU/GlobalISel/regbankselect-fshr.mir | 104 +- .../AMDGPU/GlobalISel/regbankselect-fsqrt.mir | 18 +- .../AMDGPU/GlobalISel/regbankselect-fsub.mir | 40 +- .../AMDGPU/GlobalISel/regbankselect-icmp.mir | 364 +- .../AMDGPU/GlobalISel/regbankselect-icmp.s16.mir | 56 +- .../GlobalISel/regbankselect-insert-vector-elt.mir | 938 +- .../AMDGPU/GlobalISel/regbankselect-insert.mir | 96 +- .../GlobalISel/regbankselect-intrinsic-trunc.mir | 14 +- .../AMDGPU/GlobalISel/regbankselect-inttoptr.mir | 12 +- .../AMDGPU/GlobalISel/regbankselect-load.mir | 152 +- .../AMDGPU/GlobalISel/regbankselect-lshr.mir | 178 +- .../AMDGPU/GlobalISel/regbankselect-mad_64_32.mir | 104 +- .../GlobalISel/regbankselect-merge-values.mir | 62 +- .../AMDGPU/GlobalISel/regbankselect-mul.mir | 36 +- .../CodeGen/AMDGPU/GlobalISel/regbankselect-or.mir | 576 +- .../AMDGPU/GlobalISel/regbankselect-phi-s1.mir | 2036 +- .../AMDGPU/GlobalISel/regbankselect-phi.mir | 3328 +-- .../AMDGPU/GlobalISel/regbankselect-ptr-add.mir | 44 +- .../AMDGPU/GlobalISel/regbankselect-ptrmask.mir | 44 +- .../AMDGPU/GlobalISel/regbankselect-ptrtoint.mir | 12 +- .../GlobalISel/regbankselect-reg-sequence.mir | 40 +- .../AMDGPU/GlobalISel/regbankselect-sadde.mir | 176 +- .../AMDGPU/GlobalISel/regbankselect-sbfx.mir | 266 +- .../AMDGPU/GlobalISel/regbankselect-select.mir | 2016 +- .../AMDGPU/GlobalISel/regbankselect-sext-inreg.mir | 138 +- .../AMDGPU/GlobalISel/regbankselect-sext.mir | 178 +- .../AMDGPU/GlobalISel/regbankselect-sextload.mir | 48 +- .../AMDGPU/GlobalISel/regbankselect-shl.mir | 170 +- .../GlobalISel/regbankselect-shuffle-vector.mir | 36 +- .../AMDGPU/GlobalISel/regbankselect-sitofp.mir | 14 +- .../AMDGPU/GlobalISel/regbankselect-smax.mir | 158 +- .../AMDGPU/GlobalISel/regbankselect-smin.mir | 162 +- .../AMDGPU/GlobalISel/regbankselect-smulh.mir | 76 +- .../regbankselect-split-scalar-load-metadata.mir | 8 +- .../AMDGPU/GlobalISel/regbankselect-ssube.mir | 176 +- .../AMDGPU/GlobalISel/regbankselect-sub.mir | 36 +- .../AMDGPU/GlobalISel/regbankselect-trunc.mir | 36 +- .../AMDGPU/GlobalISel/regbankselect-uadde.mir | 176 +- .../AMDGPU/GlobalISel/regbankselect-uaddo.mir | 38 +- .../AMDGPU/GlobalISel/regbankselect-ubfx.mir | 264 +- .../AMDGPU/GlobalISel/regbankselect-uitofp.mir | 14 +- .../AMDGPU/GlobalISel/regbankselect-umax.mir | 166 +- .../AMDGPU/GlobalISel/regbankselect-umin.mir | 166 +- .../AMDGPU/GlobalISel/regbankselect-umulh.mir | 76 +- .../regbankselect-uniform-load-noclobber.mir | 172 +- .../GlobalISel/regbankselect-unmerge-values.mir | 30 +- .../AMDGPU/GlobalISel/regbankselect-usube.mir | 176 +- .../AMDGPU/GlobalISel/regbankselect-usubo.mir | 38 +- .../regbankselect-widen-scalar-loads.mir | 558 +- .../AMDGPU/GlobalISel/regbankselect-xor.mir | 594 +- .../AMDGPU/GlobalISel/regbankselect-zext.mir | 172 +- .../AMDGPU/GlobalISel/regbankselect-zextload.mir | 48 +- .../CodeGen/AMDGPU/GlobalISel/regbankselect.mir | 66 +- llvm/test/CodeGen/AMDGPU/agpr-copy-propagation.mir | 32 +- llvm/test/CodeGen/AMDGPU/bundle-latency.mir | 20 +- llvm/test/CodeGen/AMDGPU/call-waw-waitcnt.mir | 29 +- llvm/test/CodeGen/AMDGPU/change-scc-to-vcc.mir | 52 +- llvm/test/CodeGen/AMDGPU/cluster_stores.ll | 119 + .../coalesce-identity-copies-undef-subregs.mir | 313 +- .../CodeGen/AMDGPU/coalescer-remat-dead-use.mir | 44 +- ...alescer-removepartial-extend-undef-subrange.mir | 57 +- .../AMDGPU/coalescer-subranges-prune-kill-copy.mir | 24 +- .../coalescing-subreg-was-undef-but-became-def.mir | 22 +- .../AMDGPU/coalescing_makes_lanes_undef.mir | 32 +- llvm/test/CodeGen/AMDGPU/collapse-endcf-broken.mir | 32 +- llvm/test/CodeGen/AMDGPU/collapse-endcf2.mir | 98 +- llvm/test/CodeGen/AMDGPU/commute-vop3.mir | 46 +- .../test/CodeGen/AMDGPU/copy-overlap-vgpr-kill.mir | 46 +- llvm/test/CodeGen/AMDGPU/copy_phys_vgpr64.mir | 476 +- .../CodeGen/AMDGPU/couldnt-join-subrange-3.mir | 93 +- .../CodeGen/AMDGPU/early-tailduplicator-nophis.mir | 33 +- .../AMDGPU/extend-phi-subrange-not-in-parent.mir | 64 +- .../CodeGen/AMDGPU/extract_subvector_vec4_vec3.ll | 30 +- llvm/test/CodeGen/AMDGPU/fast-ra-kills-vcc.mir | 24 +- llvm/test/CodeGen/AMDGPU/fast-regalloc-bundles.mir | 10 +- .../AMDGPU/fastregalloc-illegal-subreg-physreg.mir | 7 +- .../AMDGPU/fastregalloc-self-loop-heuristic.mir | 138 +- llvm/test/CodeGen/AMDGPU/flat-scratch-fold-fi.mir | 18 +- llvm/test/CodeGen/AMDGPU/fold-cndmask-wave32.mir | 5 +- llvm/test/CodeGen/AMDGPU/fold-fi-mubuf.mir | 86 +- .../test/CodeGen/AMDGPU/fold-fi-operand-shrink.mir | 70 +- .../fold-immediate-operand-shrink-with-carry.mir | 42 +- .../AMDGPU/fold-immediate-operand-shrink.mir | 325 +- .../AMDGPU/fold-operands-remove-m0-redef.mir | 197 +- llvm/test/CodeGen/AMDGPU/fold_16bit_imm.mir | 20 +- .../AMDGPU/greedy-alloc-fail-sgpr1024-spill.mir | 196 +- .../CodeGen/AMDGPU/greedy-global-heuristic.mir | 214 +- llvm/test/CodeGen/AMDGPU/gws-hazards.mir | 92 +- .../AMDGPU/hazard-recognizer-meta-insts.mir | 20 +- llvm/test/CodeGen/AMDGPU/i1-copies-rpo.mir | 38 +- .../AMDGPU/i1_copy_phi_with_phi_incoming_value.mir | 118 +- .../CodeGen/AMDGPU/indirect-addressing-term.ll | 188 +- .../CodeGen/AMDGPU/insert-skips-flat-vmem-ds.mir | 60 +- llvm/test/CodeGen/AMDGPU/insert-skips-gws.mir | 40 +- llvm/test/CodeGen/AMDGPU/licm-regpressure.mir | 132 +- llvm/test/CodeGen/AMDGPU/loop_header_nopred.mir | 58 +- .../lower-control-flow-other-terminators.mir | 215 +- ...er-i1-copies-implicit-def-unstructured-loop.mir | 162 +- llvm/test/CodeGen/AMDGPU/lower-term-opcodes.mir | 90 +- .../AMDGPU/machine-cse-commute-target-flags.mir | 37 +- llvm/test/CodeGen/AMDGPU/mad_u64_u32.ll | 25 + .../test/CodeGen/AMDGPU/move-load-addr-to-valu.mir | 420 +- ...optimize-exec-copies-extra-insts-after-copy.mir | 35 +- .../AMDGPU/optimize-exec-masking-pre-ra.mir | 106 +- ...optimize-exec-masking-strip-terminator-bits.mir | 31 +- .../CodeGen/AMDGPU/partial-forwarding-hazards.mir | 310 +- .../CodeGen/AMDGPU/peephole-opt-regseq-removal.mir | 16 +- .../AMDGPU/pei-build-spill-partial-agpr.mir | 370 +- .../AMDGPU/post-ra-sched-kill-bundle-use-inst.mir | 23 +- llvm/test/CodeGen/AMDGPU/postra-bundle-memops.mir | 24 +- .../AMDGPU/regcoalesce-cannot-join-failures.mir | 62 +- ...esce-keep-valid-lanes-implicit-def-bug39602.mir | 32 +- ...oalescer-resolve-lane-conflict-by-subranges.mir | 128 +- llvm/test/CodeGen/AMDGPU/remat-sop.mir | 336 +- .../remove-short-exec-branches-gpr-idx-mode.mir | 84 +- ...ve-short-exec-branches-special-instructions.mir | 122 +- .../test/CodeGen/AMDGPU/return-with-successors.mir | 22 +- .../CodeGen/AMDGPU/s_add_co_pseudo_lowering.mir | 41 +- .../CodeGen/AMDGPU/schedule-barrier-fpmode.mir | 56 +- .../AMDGPU/scheduler-handle-move-bundle.mir | 29 +- llvm/test/CodeGen/AMDGPU/sgpr-phys-copy.mir | 302 +- .../CodeGen/AMDGPU/shrink-instructions-flags.mir | 9 +- .../CodeGen/AMDGPU/shrink-insts-scalar-bit-ops.mir | 11 +- llvm/test/CodeGen/AMDGPU/si-i1-copies.mir | 14 +- llvm/test/CodeGen/AMDGPU/si-lower-control-flow.mir | 349 +- .../CodeGen/AMDGPU/skip-branch-taildup-ret.mir | 166 +- llvm/test/CodeGen/AMDGPU/soft-clause-dbg-value.mir | 31 +- .../CodeGen/AMDGPU/spill-sgpr-csr-live-ins.mir | 7 +- llvm/test/CodeGen/AMDGPU/spill-to-agpr-partial.mir | 128 +- llvm/test/CodeGen/AMDGPU/splitkit-copy-bundle.mir | 430 +- .../CodeGen/AMDGPU/splitkit-copy-live-lanes.mir | 649 +- .../CodeGen/AMDGPU/splitkit-nolivesubranges.mir | 25 +- llvm/test/CodeGen/AMDGPU/swdev282079.mir | 50 +- llvm/test/CodeGen/AMDGPU/tail-dup-bundle.mir | 24 +- .../AMDGPU/unallocatable-bundle-regression.mir | 159 +- .../CodeGen/AMDGPU/unexpected-reg-unit-state.mir | 15 +- .../CodeGen/AMDGPU/verify-duplicate-literal.mir | 14 +- llvm/test/CodeGen/AMDGPU/vgpr-remat.mir | 32 +- llvm/test/CodeGen/AMDGPU/vgpr-spill.mir | 39 +- .../AMDGPU/virtregrewrite-undef-identity-copy.mir | 32 +- .../CodeGen/AMDGPU/waitcnt-meta-instructions.mir | 32 +- llvm/test/CodeGen/AMDGPU/waitcnt-overflow.mir | 24 +- .../CodeGen/AMDGPU/waitcnt-preexisting-vscnt.mir | 104 +- llvm/test/CodeGen/AMDGPU/waitcnt-preexisting.mir | 149 +- llvm/test/CodeGen/AMDGPU/waitcnt-vmem-waw.mir | 30 +- llvm/test/CodeGen/ARM/fast-isel-call.ll | 11 +- llvm/test/CodeGen/ARM/frame-chain-reserved-fp.ll | 25 + llvm/test/CodeGen/ARM/frame-chain.ll | 223 + llvm/test/CodeGen/AVR/pseudo/COPY.mir | 47 + llvm/test/CodeGen/AVR/rust-bug-98167.ll | 22 + .../CodeGen/MIR/AMDGPU/empty-custom-regmask.mir | 18 + llvm/test/CodeGen/PowerPC/arg_promotion.ll | 1 - llvm/test/CodeGen/RISCV/rvv/extract-subvector.ll | 126 +- .../RISCV/rvv/fixed-vectors-extract-subvector.ll | 86 +- .../RISCV/rvv/fixed-vectors-insert-subvector.ll | 82 +- llvm/test/CodeGen/RISCV/rvv/insert-subvector.ll | 114 +- llvm/test/CodeGen/RISCV/rvv/mgather-sdnode.ll | 12 +- llvm/test/CodeGen/RISCV/rvv/mscatter-sdnode.ll | 20 +- llvm/test/CodeGen/RISCV/rvv/vcompress-rv32.ll | 816 - llvm/test/CodeGen/RISCV/rvv/vcompress-rv64.ll | 816 - llvm/test/CodeGen/RISCV/rvv/vcompress.ll | 818 + llvm/test/CodeGen/RISCV/rvv/vle-rv32.ll | 1594 -- llvm/test/CodeGen/RISCV/rvv/vle-rv64.ll | 1594 -- llvm/test/CodeGen/RISCV/rvv/vle.ll | 1595 ++ llvm/test/CodeGen/RISCV/rvv/vloxei-rv32.ll | 5062 ----- llvm/test/CodeGen/RISCV/rvv/vloxei-rv64.ll | 5062 +---- llvm/test/CodeGen/RISCV/rvv/vloxei.ll | 5064 +++++ llvm/test/CodeGen/RISCV/rvv/vlse-rv32.ll | 1741 -- llvm/test/CodeGen/RISCV/rvv/vlse-rv64.ll | 1741 -- llvm/test/CodeGen/RISCV/rvv/vlse.ll | 1743 ++ llvm/test/CodeGen/RISCV/rvv/vluxei-rv32.ll | 5062 ----- llvm/test/CodeGen/RISCV/rvv/vluxei-rv64.ll | 5062 +---- llvm/test/CodeGen/RISCV/rvv/vluxei.ll | 5064 +++++ llvm/test/CodeGen/RISCV/rvv/vnclip-rv32.ll | 1934 -- llvm/test/CodeGen/RISCV/rvv/vnclip-rv64.ll | 1934 -- llvm/test/CodeGen/RISCV/rvv/vnclip.ll | 1936 ++ llvm/test/CodeGen/RISCV/rvv/vnclipu-rv32.ll | 1934 -- llvm/test/CodeGen/RISCV/rvv/vnclipu-rv64.ll | 1934 -- llvm/test/CodeGen/RISCV/rvv/vnclipu.ll | 1936 ++ llvm/test/CodeGen/RISCV/rvv/vpload.ll | 8 +- .../test/CodeGen/RISCV/rvv/vreductions-int-rv32.ll | 1904 -- .../test/CodeGen/RISCV/rvv/vreductions-int-rv64.ll | 1748 -- llvm/test/CodeGen/RISCV/rvv/vreductions-int.ll | 2261 ++ llvm/test/CodeGen/RISCV/rvv/vse-rv32.ll | 1557 -- llvm/test/CodeGen/RISCV/rvv/vse-rv64.ll | 1557 -- llvm/test/CodeGen/RISCV/rvv/vse.ll | 1558 ++ llvm/test/CodeGen/RISCV/rvv/vsext-rv32.ll | 1058 - llvm/test/CodeGen/RISCV/rvv/vsext-rv64.ll | 1234 -- llvm/test/CodeGen/RISCV/rvv/vsext.ll | 1236 ++ llvm/test/CodeGen/RISCV/rvv/vsoxei-rv32.ll | 4878 ----- llvm/test/CodeGen/RISCV/rvv/vsoxei-rv64.ll | 4879 +---- llvm/test/CodeGen/RISCV/rvv/vsoxei.ll | 4880 +++++ llvm/test/CodeGen/RISCV/rvv/vsse-rv32.ll | 1704 -- llvm/test/CodeGen/RISCV/rvv/vsse-rv64.ll | 1704 -- llvm/test/CodeGen/RISCV/rvv/vsse.ll | 1706 ++ llvm/test/CodeGen/RISCV/rvv/vsuxei-rv32.ll | 4878 ----- llvm/test/CodeGen/RISCV/rvv/vsuxei-rv64.ll | 4879 +---- llvm/test/CodeGen/RISCV/rvv/vsuxei.ll | 4880 +++++ llvm/test/CodeGen/RISCV/rvv/vzext-rv32.ll | 1234 -- llvm/test/CodeGen/RISCV/rvv/vzext-rv64.ll | 1234 -- llvm/test/CodeGen/RISCV/rvv/vzext.ll | 1236 ++ .../CodeGen/SPARC/LeonSMACUMACInstructionUT.ll | 4 +- llvm/test/CodeGen/SPARC/inlineasm-v9.ll | 4 +- llvm/test/CodeGen/SPARC/inlineasm.ll | 34 +- llvm/test/CodeGen/SPARC/leafproc.ll | 22 + .../CodeGen/SystemZ/stackmap-dynamic-alloca.ll | 30 + llvm/test/CodeGen/Thumb/frame-access.ll | 206 +- llvm/test/CodeGen/Thumb/frame-chain-reserved-fp.ll | 27 + llvm/test/CodeGen/Thumb/frame-chain.ll | 274 + llvm/test/CodeGen/X86/GC/argpromotion.ll | 2 +- llvm/test/CodeGen/X86/stackmap-dynamic-alloca.ll | 30 + llvm/test/CodeGen/X86/unfoldMemoryOperand.mir | 38 +- llvm/test/CodeGen/X86/vselect-avx.ll | 63 + .../OrcLazy/global-ctors-and-dtors.ll | 28 +- .../Instrumentation/HWAddressSanitizer/globals.ll | 31 +- .../X86/diagnostic-handler-remarks-with-hotness.ll | 29 +- .../Resolution/X86/diagnostic-handler-remarks.ll | 30 +- .../X86/diagnostic-handler-remarks-with-hotness.ll | 32 +- llvm/test/LTO/X86/diagnostic-handler-remarks.ll | 15 +- .../X86/diagnostic-handler-remarks-with-hotness.ll | 28 +- .../test/ThinLTO/X86/diagnostic-handler-remarks.ll | 34 +- .../ArgumentPromotion/2008-09-07-CGUpdate.ll | 2 +- .../Transforms/ArgumentPromotion/X86/attributes.ll | 1 - .../X86/min-legal-vector-width.ll | 1 - .../Transforms/ArgumentPromotion/X86/thiscall.ll | 4 +- llvm/test/Transforms/ArgumentPromotion/align.ll | 2 +- .../test/Transforms/ArgumentPromotion/basictest.ll | 2 +- llvm/test/Transforms/ArgumentPromotion/bitcasts.ll | 2 +- llvm/test/Transforms/ArgumentPromotion/crash.ll | 7 +- .../load-after-non-willreturn-call.ll | 2 +- llvm/test/Transforms/ArgumentPromotion/metadata.ll | 2 +- .../Transforms/ArgumentPromotion/opaque-ptr.ll | 2 +- llvm/test/Transforms/ArgumentPromotion/pr32917.ll | 2 +- .../ArgumentPromotion/pr42028-recursion.ll | 2 +- llvm/test/Transforms/ArgumentPromotion/profile.ll | 2 +- .../ArgumentPromotion/volatile-atomic.ll | 2 +- .../CodeExtractor/LoopExtractor_crash.ll | 4 +- llvm/test/Transforms/Coroutines/coro-debug-O2.ll | 2 +- .../Coroutines/coro-frame-reuse-alloca-00.ll | 2 +- .../Coroutines/coro-frame-reuse-alloca-01.ll | 2 +- .../Coroutines/coro-frame-reuse-alloca-02.ll | 2 +- .../Coroutines/coro-frame-reuse-alloca-04.ll | 2 +- .../Coroutines/coro-frame-reuse-alloca-05.ll | 2 +- .../Transforms/Coroutines/coro-split-musttail.ll | 2 +- .../Transforms/Coroutines/coro-split-musttail1.ll | 2 +- .../Transforms/Coroutines/coro-split-musttail2.ll | 2 +- .../Transforms/Coroutines/coro-split-musttail3.ll | 2 +- .../Transforms/Coroutines/coro-split-musttail4.ll | 2 +- .../Transforms/Coroutines/coro-split-musttail5.ll | 2 +- .../Transforms/Coroutines/coro-split-musttail6.ll | 2 +- .../Transforms/Coroutines/coro-split-musttail7.ll | 2 +- llvm/test/Transforms/GlobalOpt/ctor-memset.ll | 55 +- llvm/test/Transforms/IndVarSimplify/pr56242.ll | 49 + .../Inline/2009-01-13-RecursiveInlineCrash.ll | 2 +- llvm/test/Transforms/Inline/crash.ll | 2 +- .../Inline/optimization-remarks-passed-yaml.ll | 16 +- .../AArch64/sve-intrinsic-opts-cmpne.ll | 62 +- .../InstCombine/canonicalize-vector-extract.ll | 36 +- .../InstCombine/canonicalize-vector-insert.ll | 34 +- .../test/Transforms/InstSimplify/extract-vector.ll | 18 +- llvm/test/Transforms/InstSimplify/insert-vector.ll | 26 +- .../AArch64/sve-interleaved-accesses.ll | 132 +- llvm/test/Transforms/LICM/PR19798.ll | 8 +- llvm/test/Transforms/LICM/PR24013.ll | 6 +- llvm/test/Transforms/LICM/pr35342.ll | 8 +- .../LoopSimplifyCFG/constant-fold-branch.ll | 16 +- .../LoopSimplifyCFG/handle_dead_exits.ll | 2 +- llvm/test/Transforms/LoopSimplifyCFG/lcssa.ll | 2 +- .../LoopVectorize/RISCV/scalable-basics.ll | 178 +- .../extract-vector-mismatched-element-types.ll | 6 +- .../Verifier/insert-extract-intrinsics-invalid.ll | 48 +- .../insert-vector-mismatched-element-types.ll | 6 +- llvm/test/tools/llvm-ar/mri-addlib.test | 71 +- llvm/test/tools/llvm-ar/mri-addmod.test | 55 +- llvm/test/tools/llvm-ar/mri-create.test | 113 + llvm/test/tools/llvm-ar/mri-thin-archive.test | 60 +- llvm/tools/llvm-ar/llvm-ar.cpp | 8 + llvm/tools/llvm-cov/SourceCoverageViewHTML.cpp | 4 +- llvm/tools/llvm-exegesis/lib/MCInstrDescView.cpp | 4 +- llvm/tools/llvm-mca/Views/InstructionInfoView.cpp | 2 +- llvm/tools/llvm-mca/llvm-mca.cpp | 3 +- llvm/tools/llvm-objdump/XCOFFDump.cpp | 2 +- llvm/tools/llvm-objdump/llvm-objdump.cpp | 2 +- llvm/tools/llvm-profdata/llvm-profdata.cpp | 4 +- llvm/tools/llvm-profgen/ProfiledBinary.cpp | 11 +- llvm/tools/llvm-sim/llvm-sim.cpp | 5 +- llvm/tools/obj2yaml/dxcontainer2yaml.cpp | 4 +- llvm/unittests/ADT/APIntTest.cpp | 4 +- llvm/unittests/Analysis/BasicAliasAnalysisTest.cpp | 2 +- llvm/unittests/Analysis/MemorySSATest.cpp | 12 +- llvm/unittests/Analysis/TensorSpecTest.cpp | 4 +- llvm/unittests/Analysis/ValueLatticeTest.cpp | 2 +- llvm/unittests/Analysis/VectorFunctionABITest.cpp | 2 +- .../DebugInfo/DWARF/DWARFDebugInfoTest.cpp | 7 +- llvm/unittests/DebugInfo/GSYM/GSYMTest.cpp | 4 +- llvm/unittests/IR/AttributesTest.cpp | 12 +- llvm/unittests/IR/ConstantRangeTest.cpp | 2 +- llvm/unittests/IR/InstructionsTest.cpp | 4 +- llvm/unittests/IR/MetadataTest.cpp | 4 +- llvm/unittests/IR/VPIntrinsicTest.cpp | 4 +- llvm/unittests/InterfaceStub/ELFYAMLTest.cpp | 6 +- llvm/unittests/Object/XCOFFObjectFileTest.cpp | 18 +- llvm/unittests/ProfileData/MemProfTest.cpp | 2 +- llvm/unittests/Support/ARMAttributeParser.cpp | 2 +- llvm/unittests/Support/AlignmentTest.cpp | 19 +- llvm/unittests/Support/CSKYAttributeParserTest.cpp | 4 +- llvm/unittests/Support/Casting.cpp | 2 +- .../unittests/Support/RISCVAttributeParserTest.cpp | 2 +- llvm/unittests/Support/UnicodeTest.cpp | 315 + llvm/unittests/tools/CMakeLists.txt | 1 + llvm/unittests/tools/llvm-mca/CMakeLists.txt | 52 + llvm/unittests/tools/llvm-mca/MCATestBase.cpp | 123 + llvm/unittests/tools/llvm-mca/MCATestBase.h | 83 + llvm/unittests/tools/llvm-mca/X86/CMakeLists.txt | 13 + .../tools/llvm-mca/X86/TestIncrementalMCA.cpp | 181 + llvm/unittests/tools/llvm-mca/X86/X86TestBase.cpp | 35 + llvm/unittests/tools/llvm-mca/X86/X86TestBase.h | 30 + llvm/utils/TableGen/GlobalISel/GIMatchTree.h | 4 +- llvm/utils/TableGen/GlobalISelEmitter.cpp | 6 +- llvm/utils/UnicodeData/CMakeLists.txt | 5 + .../UnicodeData/UnicodeNameMappingGenerator.cpp | 486 + .../gn/secondary/clang/unittests/Format/BUILD.gn | 1 + llvm/utils/gn/secondary/libcxx/include/BUILD.gn | 1 + llvm/utils/gn/secondary/llvm/lib/MCA/BUILD.gn | 1 + llvm/utils/gn/secondary/llvm/lib/Support/BUILD.gn | 2 + llvm/utils/gn/secondary/llvm/unittests/BUILD.gn | 1 + .../llvm/unittests/tools/llvm-mca/BUILD.gn | 25 + .../llvm/unittests/tools/llvm-mca/X86/BUILD.gn | 21 + mlir/include/mlir/Analysis/AliasAnalysis.h | 2 +- .../mlir/Analysis/Presburger/IntegerRelation.h | 21 + .../mlir/Analysis/Presburger/PresburgerRelation.h | 11 + mlir/include/mlir/Analysis/Presburger/Simplex.h | 29 +- mlir/include/mlir/Dialect/AMX/AMX.td | 22 +- .../Bufferization/IR/BufferizableOpInterface.h | 28 +- .../Bufferization/IR/BufferizableOpInterface.td | 38 +- .../Dialect/Bufferization/IR/BufferizationOps.td | 26 +- .../Dialect/Bufferization/Transforms/Passes.td | 8 + mlir/include/mlir/Dialect/Complex/IR/ComplexOps.td | 21 + .../mlir/Dialect/LLVMIR/LLVMIntrinsicOps.td | 69 + mlir/include/mlir/Dialect/LLVMIR/LLVMOpBase.td | 10 + mlir/include/mlir/Dialect/MemRef/IR/MemRefBase.td | 4 +- mlir/include/mlir/Dialect/MemRef/IR/MemRefOps.td | 40 +- mlir/include/mlir/Dialect/SCF/IR/SCFOps.td | 36 +- mlir/include/mlir/Dialect/SCF/Transforms/Passes.td | 14 +- mlir/include/mlir/Dialect/Shape/IR/Shape.h | 29 +- mlir/include/mlir/Dialect/Shape/IR/ShapeBase.td | 22 +- mlir/include/mlir/Dialect/Tensor/IR/TensorOps.td | 18 +- mlir/lib/Analysis/Presburger/IntegerRelation.cpp | 81 + .../lib/Analysis/Presburger/PresburgerRelation.cpp | 13 + .../AffineToStandard/AffineToStandard.cpp | 29 +- .../ComplexToStandard/ComplexToStandard.cpp | 21 + .../Conversion/TosaToLinalg/TosaToLinalgNamed.cpp | 2 +- .../Transforms/BufferizableOpInterfaceImpl.cpp | 27 +- .../Bufferization/IR/BufferizableOpInterface.cpp | 122 +- .../Dialect/Bufferization/IR/BufferizationOps.cpp | 50 +- mlir/lib/Dialect/Bufferization/IR/CMakeLists.txt | 1 + .../Dialect/Bufferization/Transforms/Bufferize.cpp | 13 +- .../Transforms/FuncBufferizableOpInterfaceImpl.cpp | 9 +- .../Transforms/TensorCopyInsertion.cpp | 2 + .../Transforms/BufferizableOpInterfaceImpl.cpp | 12 +- .../Dialect/Linalg/Transforms/SplitReduction.cpp | 2 +- mlir/lib/Dialect/MemRef/IR/MemRefOps.cpp | 12 +- mlir/lib/Dialect/SCF/IR/SCF.cpp | 18 +- .../SCF/Transforms/BufferizableOpInterfaceImpl.cpp | 417 +- mlir/lib/Dialect/SCF/Transforms/ForToWhile.cpp | 6 +- .../SCF/Transforms/LoopCanonicalization.cpp | 6 +- .../Dialect/SCF/Transforms/LoopSpecialization.cpp | 12 +- .../Dialect/SCF/Transforms/ParallelLoopTiling.cpp | 3 +- .../Dialect/SCF/Transforms/TileUsingInterface.cpp | 2 +- mlir/lib/Dialect/Shape/IR/Shape.cpp | 37 +- .../Transforms/BufferizableOpInterfaceImpl.cpp | 52 +- mlir/lib/Dialect/Tensor/IR/TensorOps.cpp | 234 +- .../Transforms/BufferizableOpInterfaceImpl.cpp | 138 +- .../lib/Dialect/Tensor/Transforms/SplitPadding.cpp | 2 +- .../Transforms/BufferizableOpInterfaceImpl.cpp | 15 +- .../Dialect/Vector/Transforms/VectorDistribute.cpp | 8 +- .../ComplexToStandard/convert-to-standard.mlir | 13 + .../one-shot-bufferize-memory-space-invalid.mlir | 22 + .../one-shot-bufferize-allow-return-allocs.mlir | 4 +- .../one-shot-bufferize-memory-space-invalid.mlir | 19 + .../Transforms/one-shot-bufferize-partial.mlir | 2 +- .../Transforms/one-shot-bufferize.mlir | 11 + ...tensor-copy-insertion-memory-space-invalid.mlir | 12 + .../tensor-copy-insertion-memory-space.mlir | 25 + .../Transforms/tensor-copy-insertion.mlir | 8 +- mlir/test/Dialect/Bufferization/invalid.mlir | 34 +- mlir/test/Dialect/LLVMIR/invalid.mlir | 42 + mlir/test/Dialect/LLVMIR/roundtrip.mlir | 17 + mlir/test/Dialect/Quant/quant_region.mlir | 30 + mlir/test/Dialect/SCF/loop-unroll.mlir | 2 +- .../Dialect/SCF/one-shot-bufferize-invalid.mlir | 16 + .../one-shot-bufferize-tensor-copy-insertion.mlir | 3 +- mlir/test/Dialect/SCF/one-shot-bufferize.mlir | 88 +- mlir/test/Dialect/SCF/ops.mlir | 4 +- mlir/test/Dialect/SparseTensor/conversion.mlir | 8 +- .../Dialect/Vector/vector-warp-distribute.mlir | 39 +- .../Dialect/Complex/CPU/correctness.mlir | 47 +- mlir/test/Target/LLVMIR/llvmir-intrinsics.mlir | 33 + .../Analysis/Presburger/PresburgerSetTest.cpp | 48 + openmp/runtime/src/kmp.h | 2 + openmp/runtime/src/kmp_global.cpp | 6 + openmp/runtime/src/kmp_runtime.cpp | 2 +- polly/lib/Transform/ManualOptimizer.cpp | 2 +- polly/lib/Transform/MatmulOptimizer.cpp | 8 +- utils/bazel/llvm-project-overlay/mlir/BUILD.bazel | 9 + 1783 files changed, 155289 insertions(+), 126338 deletions(-) create mode 100644 bolt/test/X86/Inputs/dwarf5-call-pc-helper.s create mode 100644 bolt/test/X86/Inputs/dwarf5-call-pc-main.s create mode 100644 bolt/test/X86/Inputs/dwarf5-return-pc-helper.s create mode 100644 bolt/test/X86/Inputs/dwarf5-return-pc-main.s create mode 100644 bolt/test/X86/dwarf5-call-pc.test create mode 100644 bolt/test/X86/dwarf5-return-pc.test create mode 100644 clang/test/CodeGen/Inputs/sanitizer-extra-source.cpp create mode 100644 clang/test/CodeGen/Inputs/sanitizer-ignorelist-global.txt create mode 100644 clang/test/CodeGen/Inputs/sanitizer-ignorelist-src.txt create mode 100644 clang/test/CodeGen/RISCV/rvv-intrinsics/vget-vset-ice.cpp create mode 100644 clang/test/CodeGen/X86/Float16-arithmetic.c create mode 100644 clang/test/CodeGen/X86/Float16-complex.c delete mode 100644 clang/test/CodeGen/X86/avx512fp16-complex.c create mode 100644 clang/test/CodeGen/bounds-checking-fma.c create mode 100644 clang/test/CodeGen/hwasan-globals.cpp create mode 100644 clang/test/CodeGen/memtag-globals.cpp create mode 100644 clang/test/CodeGenCXX/debug-info-ctor-homing-flag.cpp create mode 100644 clang/test/Driver/minix.c create mode 100644 clang/test/FixIt/fixit-unicode-named-escape-sequences.c create mode 100644 clang/test/Interpreter/code-undo.cpp create mode 100644 clang/test/OpenMP/masked_taskloop_ast_print.cpp create mode 100644 clang/test/OpenMP/masked_taskloop_collapse_messages.cpp create mode 100644 clang/test/OpenMP/masked_taskloop_final_messages.cpp create mode 100644 clang/test/OpenMP/masked_taskloop_firstprivate_messages.cpp create mode 100644 clang/test/OpenMP/masked_taskloop_grainsize_messages.cpp create mode 100644 clang/test/OpenMP/masked_taskloop_in_reduction_messages.cpp create mode 100644 clang/test/OpenMP/masked_taskloop_lastprivate_messages.cpp create mode 100644 clang/test/OpenMP/masked_taskloop_loop_messages.cpp create mode 100644 clang/test/OpenMP/masked_taskloop_num_tasks_messages.cpp create mode 100644 clang/test/OpenMP/masked_taskloop_priority_messages.cpp create mode 100644 clang/test/OpenMP/masked_taskloop_private_messages.cpp create mode 100644 clang/test/OpenMP/target_in_reduction_codegen.cpp create mode 100644 clang/test/Sema/warn-memset-bad-sizeof.c create mode 100644 clang/unittests/Format/FormatTestVerilog.cpp create mode 100644 compiler-rt/test/hwasan/TestCases/global-with-reduction.c create mode 100644 flang/include/flang/Frontend/CodeGenOptions.def create mode 100644 flang/include/flang/Frontend/CodeGenOptions.h create mode 100644 flang/lib/Frontend/CodeGenOptions.cpp create mode 100644 flang/test/Driver/default-backend-pipelines.f90 create mode 100644 flang/test/Driver/default-optimization-pipelines.f90 create mode 100644 flang/test/Driver/flang_f_opts.f90 create mode 100644 flang/test/Lower/OpenACC/acc-loop.f90 create mode 100644 flang/test/Lower/OpenACC/acc-parallel-loop.f90 create mode 100644 flang/test/Lower/OpenACC/acc-parallel.f90 create mode 100644 flang/test/Lower/array-derived-assignments.f90 create mode 100644 flang/test/Lower/array-derived.f90 create mode 100644 flang/test/Lower/array-elemental-calls-char-byval.f90 create mode 100644 flang/test/Lower/array-elemental-calls-char.f90 create mode 100644 flang/test/Lower/array-elemental-subroutines.f90 create mode 100644 flang/test/Lower/array-expression-assumed-size.f90 create mode 100644 flang/test/Lower/array-expression-slice-1.f90 create mode 100644 flang/test/Lower/array-temp.f90 create mode 100644 flang/test/Lower/io-implied-do-fixes.f90 create mode 100644 flang/test/Lower/io-statement-big-unit-checks.f90 create mode 100644 libc/config/linux/arm/entrypoints.txt create mode 100644 libc/src/__support/FPUtil/generic/FMod.h create mode 100644 libc/src/__support/threads/linux/thread.cpp delete mode 100644 libc/src/__support/threads/linux/thread.h delete mode 100644 libc/src/__support/threads/thread_attrib.h create mode 100644 libc/src/math/fmod.h create mode 100644 libc/src/math/fmodf.h create mode 100644 libc/src/math/generic/fmod.cpp create mode 100644 libc/src/math/generic/fmodf.cpp create mode 100644 libc/test/src/math/FModTest.h create mode 100644 libc/test/src/math/differential_testing/fmod_diff.cpp create mode 100644 libc/test/src/math/differential_testing/fmod_perf.cpp create mode 100644 libc/test/src/math/differential_testing/fmodf_diff.cpp create mode 100644 libc/test/src/math/differential_testing/fmodf_perf.cpp create mode 100644 libc/test/src/math/exhaustive/fmod_generic_impl_test.cpp create mode 100644 libc/test/src/math/fmod_test.cpp create mode 100644 libc/test/src/math/fmodf_test.cpp create mode 100644 libcxx/include/__iterator/bounded_iter.h create mode 100644 libcxx/test/libcxx/containers/views/views.span/debug.iterator-i [...] create mode 100644 libcxx/test/libcxx/containers/views/views.span/span.elem/assert [...] create mode 100644 libcxx/test/libcxx/containers/views/views.span/span.elem/assert [...] create mode 100644 libcxx/test/libcxx/containers/views/views.span/span.elem/assert [...] create mode 100644 libcxx/test/libcxx/containers/views/views.span/span.sub/assert. [...] create mode 100644 libcxx/test/libcxx/containers/views/views.span/span.sub/assert. [...] create mode 100644 libcxx/test/libcxx/containers/views/views.span/span.sub/assert. [...] create mode 100644 libcxx/test/libcxx/iterators/bounded_iter/arithmetic.pass.cpp create mode 100644 libcxx/test/libcxx/iterators/bounded_iter/comparison.pass.cpp create mode 100644 libcxx/test/libcxx/iterators/bounded_iter/dereference.pass.cpp create mode 100644 libcxx/test/libcxx/iterators/bounded_iter/pointer_traits.pass.cpp create mode 100644 libcxx/test/libcxx/iterators/bounded_iter/types.compile.pass.cpp delete mode 100644 libcxx/test/std/containers/views/views.span/span.sub/first.fail.cpp create mode 100644 libcxx/test/std/containers/views/views.span/span.sub/first.verify.cpp delete mode 100644 libcxx/test/std/containers/views/views.span/span.sub/last.fail.cpp create mode 100644 libcxx/test/std/containers/views/views.span/span.sub/last.verify.cpp delete mode 100644 libcxx/test/std/containers/views/views.span/span.sub/subspan.fail.cpp create mode 100644 libcxx/test/std/containers/views/views.span/span.sub/subspan.ve [...] delete mode 100644 llvm/docs/AMDGPU/gfx9_imm16.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_imm16_1.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_imm16_2.rst create mode 100644 llvm/docs/AMDGPU/gfx9_imm16_73139a.rst create mode 100644 llvm/docs/AMDGPU/gfx9_imm16_a04fb3.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_m.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_m_1.rst create mode 100644 llvm/docs/AMDGPU/gfx9_m_254bcb.rst create mode 100644 llvm/docs/AMDGPU/gfx9_m_f5d306.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_opt.rst create mode 100644 llvm/docs/AMDGPU/gfx9_opt_0d447d.rst create mode 100644 llvm/docs/AMDGPU/gfx9_opt_847aed.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_saddr.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_saddr_1.rst create mode 100644 llvm/docs/AMDGPU/gfx9_saddr_6060e5.rst create mode 100644 llvm/docs/AMDGPU/gfx9_saddr_a37373.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_sbase.rst create mode 100644 llvm/docs/AMDGPU/gfx9_sbase_010ce0.rst create mode 100644 llvm/docs/AMDGPU/gfx9_sbase_044055.rst create mode 100644 llvm/docs/AMDGPU/gfx9_sbase_0cd545.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_sbase_1.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_sbase_2.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_sdata.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_sdata_1.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_sdata_2.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_sdata_3.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_sdata_4.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_sdata_5.rst create mode 100644 llvm/docs/AMDGPU/gfx9_sdata_595c25.rst create mode 100644 llvm/docs/AMDGPU/gfx9_sdata_7cbd60.rst create mode 100644 llvm/docs/AMDGPU/gfx9_sdata_aefe00.rst create mode 100644 llvm/docs/AMDGPU/gfx9_sdata_c6aec1.rst create mode 100644 llvm/docs/AMDGPU/gfx9_sdata_e9f591.rst create mode 100644 llvm/docs/AMDGPU/gfx9_sdata_eb6f2a.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_sdst.rst create mode 100644 llvm/docs/AMDGPU/gfx9_sdst_06b266.rst create mode 100644 llvm/docs/AMDGPU/gfx9_sdst_0804b1.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_sdst_1.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_sdst_2.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_sdst_3.rst create mode 100644 llvm/docs/AMDGPU/gfx9_sdst_362c37.rst create mode 100644 llvm/docs/AMDGPU/gfx9_sdst_3bc700.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_sdst_4.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_sdst_5.rst create mode 100644 llvm/docs/AMDGPU/gfx9_sdst_59204c.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_sdst_6.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_sdst_7.rst create mode 100644 llvm/docs/AMDGPU/gfx9_sdst_718cc4.rst create mode 100644 llvm/docs/AMDGPU/gfx9_sdst_94342d.rst create mode 100644 llvm/docs/AMDGPU/gfx9_sdst_a319e6.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_simm32.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_simm32_1.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_simm32_2.rst create mode 100644 llvm/docs/AMDGPU/gfx9_simm32_6f0844.rst create mode 100644 llvm/docs/AMDGPU/gfx9_simm32_a3e80c.rst create mode 100644 llvm/docs/AMDGPU/gfx9_simm32_be0c1c.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_soffset.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_soffset_1.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_soffset_2.rst create mode 100644 llvm/docs/AMDGPU/gfx9_soffset_4318ca.rst create mode 100644 llvm/docs/AMDGPU/gfx9_soffset_8a17c8.rst create mode 100644 llvm/docs/AMDGPU/gfx9_soffset_ba92ce.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_src.rst create mode 100644 llvm/docs/AMDGPU/gfx9_src_089570.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_src_1.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_src_10.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_src_2.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_src_3.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_src_4.rst create mode 100644 llvm/docs/AMDGPU/gfx9_src_4de5c6.rst create mode 100644 llvm/docs/AMDGPU/gfx9_src_4e78e6.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_src_5.rst create mode 100644 llvm/docs/AMDGPU/gfx9_src_516946.rst create mode 100644 llvm/docs/AMDGPU/gfx9_src_56ed80.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_src_6.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_src_7.rst create mode 100644 llvm/docs/AMDGPU/gfx9_src_73ab34.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_src_8.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_src_9.rst create mode 100644 llvm/docs/AMDGPU/gfx9_src_955b45.rst create mode 100644 llvm/docs/AMDGPU/gfx9_src_d578c4.rst create mode 100644 llvm/docs/AMDGPU/gfx9_src_d95796.rst create mode 100644 llvm/docs/AMDGPU/gfx9_src_e1561c.rst create mode 100644 llvm/docs/AMDGPU/gfx9_src_f73668.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_srsrc.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_srsrc_1.rst create mode 100644 llvm/docs/AMDGPU/gfx9_srsrc_79ffcd.rst create mode 100644 llvm/docs/AMDGPU/gfx9_srsrc_e73d16.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_ssrc.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_ssrc_1.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_ssrc_2.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_ssrc_3.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_ssrc_4.rst create mode 100644 llvm/docs/AMDGPU/gfx9_ssrc_4db4a9.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_ssrc_5.rst create mode 100644 llvm/docs/AMDGPU/gfx9_ssrc_57838b.rst create mode 100644 llvm/docs/AMDGPU/gfx9_ssrc_595c25.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_ssrc_6.rst create mode 100644 llvm/docs/AMDGPU/gfx9_ssrc_65f041.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_ssrc_7.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_ssrc_8.rst create mode 100644 llvm/docs/AMDGPU/gfx9_ssrc_aee59c.rst create mode 100644 llvm/docs/AMDGPU/gfx9_ssrc_c31902.rst create mode 100644 llvm/docs/AMDGPU/gfx9_ssrc_c5d631.rst create mode 100644 llvm/docs/AMDGPU/gfx9_ssrc_c8a322.rst create mode 100644 llvm/docs/AMDGPU/gfx9_ssrc_e9f591.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_vaddr.rst create mode 100644 llvm/docs/AMDGPU/gfx9_vaddr_0212e3.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_vaddr_1.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_vaddr_2.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_vaddr_3.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_vaddr_4.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_vaddr_5.rst create mode 100644 llvm/docs/AMDGPU/gfx9_vaddr_5d0b42.rst create mode 100644 llvm/docs/AMDGPU/gfx9_vaddr_76b997.rst create mode 100644 llvm/docs/AMDGPU/gfx9_vaddr_9f7133.rst create mode 100644 llvm/docs/AMDGPU/gfx9_vaddr_b73dc0.rst create mode 100644 llvm/docs/AMDGPU/gfx9_vaddr_f20ee4.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_vdata.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_vdata0.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_vdata0_1.rst create mode 100644 llvm/docs/AMDGPU/gfx9_vdata0_6802ce.rst create mode 100644 llvm/docs/AMDGPU/gfx9_vdata0_fd235e.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_vdata1.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_vdata1_1.rst create mode 100644 llvm/docs/AMDGPU/gfx9_vdata1_6802ce.rst create mode 100644 llvm/docs/AMDGPU/gfx9_vdata1_fd235e.rst create mode 100644 llvm/docs/AMDGPU/gfx9_vdata_0aba12.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_vdata_1.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_vdata_10.rst create mode 100644 llvm/docs/AMDGPU/gfx9_vdata_15d255.rst create mode 100644 llvm/docs/AMDGPU/gfx9_vdata_16d321.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_vdata_2.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_vdata_3.rst create mode 100644 llvm/docs/AMDGPU/gfx9_vdata_35851e.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_vdata_4.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_vdata_5.rst create mode 100644 llvm/docs/AMDGPU/gfx9_vdata_56f215.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_vdata_6.rst create mode 100644 llvm/docs/AMDGPU/gfx9_vdata_6802ce.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_vdata_7.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_vdata_8.rst create mode 100644 llvm/docs/AMDGPU/gfx9_vdata_890652.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_vdata_9.rst create mode 100644 llvm/docs/AMDGPU/gfx9_vdata_a9ff5a.rst create mode 100644 llvm/docs/AMDGPU/gfx9_vdata_c08393.rst create mode 100644 llvm/docs/AMDGPU/gfx9_vdata_e016a1.rst create mode 100644 llvm/docs/AMDGPU/gfx9_vdata_fd235e.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_vdst.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_vdst_1.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_vdst_10.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_vdst_11.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_vdst_12.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_vdst_13.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_vdst_2.rst create mode 100644 llvm/docs/AMDGPU/gfx9_vdst_2ea017.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_vdst_3.rst create mode 100644 llvm/docs/AMDGPU/gfx9_vdst_322561.rst create mode 100644 llvm/docs/AMDGPU/gfx9_vdst_3d7dcf.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_vdst_4.rst create mode 100644 llvm/docs/AMDGPU/gfx9_vdst_463513.rst create mode 100644 llvm/docs/AMDGPU/gfx9_vdst_473a69.rst create mode 100644 llvm/docs/AMDGPU/gfx9_vdst_48e42f.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_vdst_5.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_vdst_6.rst create mode 100644 llvm/docs/AMDGPU/gfx9_vdst_69a144.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_vdst_7.rst create mode 100644 llvm/docs/AMDGPU/gfx9_vdst_709347.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_vdst_8.rst create mode 100644 llvm/docs/AMDGPU/gfx9_vdst_81a6ed.rst create mode 100644 llvm/docs/AMDGPU/gfx9_vdst_89680f.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_vdst_9.rst create mode 100644 llvm/docs/AMDGPU/gfx9_vdst_bdb32f.rst create mode 100644 llvm/docs/AMDGPU/gfx9_vdst_d0dc43.rst create mode 100644 llvm/docs/AMDGPU/gfx9_vdst_d71f1c.rst create mode 100644 llvm/docs/AMDGPU/gfx9_vdst_dd8a32.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_vsrc.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_vsrc_1.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_vsrc_2.rst delete mode 100644 llvm/docs/AMDGPU/gfx9_vsrc_3.rst create mode 100644 llvm/docs/AMDGPU/gfx9_vsrc_533a4e.rst create mode 100644 llvm/docs/AMDGPU/gfx9_vsrc_6802ce.rst create mode 100644 llvm/docs/AMDGPU/gfx9_vsrc_e016a1.rst create mode 100644 llvm/docs/AMDGPU/gfx9_vsrc_fd235e.rst create mode 100644 llvm/include/llvm/MCA/IncrementalSourceMgr.h create mode 100644 llvm/lib/MCA/IncrementalSourceMgr.cpp create mode 100644 llvm/lib/Support/UnicodeNameToCodepoint.cpp create mode 100644 llvm/lib/Support/UnicodeNameToCodepointGenerated.cpp create mode 100644 llvm/test/Bitcode/upgrade-vector-insert-extract-intrinsics.ll create mode 100644 llvm/test/Bitcode/upgrade-vector-insert-extract-intrinsics.ll.bc create mode 100644 llvm/test/CodeGen/AArch64/stackmap-dynamic-alloca.ll create mode 100644 llvm/test/CodeGen/ARM/frame-chain-reserved-fp.ll create mode 100644 llvm/test/CodeGen/ARM/frame-chain.ll create mode 100644 llvm/test/CodeGen/AVR/pseudo/COPY.mir create mode 100644 llvm/test/CodeGen/AVR/rust-bug-98167.ll create mode 100644 llvm/test/CodeGen/MIR/AMDGPU/empty-custom-regmask.mir delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vcompress-rv32.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vcompress-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vcompress.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vle-rv32.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vle-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vle.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vloxei-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vloxei.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vlse-rv32.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vlse-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vlse.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vluxei-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vluxei.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vnclip-rv32.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vnclip-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vnclip.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vnclipu-rv32.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vnclipu-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vnclipu.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vreductions-int-rv32.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vreductions-int-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vreductions-int.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vse-rv32.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vse-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vse.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vsext-rv32.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vsext-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vsext.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vsoxei-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vsoxei.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vsse-rv32.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vsse-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vsse.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vsuxei-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vsuxei.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vzext-rv32.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vzext-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vzext.ll create mode 100644 llvm/test/CodeGen/SystemZ/stackmap-dynamic-alloca.ll create mode 100644 llvm/test/CodeGen/Thumb/frame-chain-reserved-fp.ll create mode 100644 llvm/test/CodeGen/Thumb/frame-chain.ll create mode 100644 llvm/test/CodeGen/X86/stackmap-dynamic-alloca.ll create mode 100644 llvm/test/Transforms/IndVarSimplify/pr56242.ll create mode 100644 llvm/test/tools/llvm-ar/mri-create.test create mode 100644 llvm/unittests/tools/llvm-mca/CMakeLists.txt create mode 100644 llvm/unittests/tools/llvm-mca/MCATestBase.cpp create mode 100644 llvm/unittests/tools/llvm-mca/MCATestBase.h create mode 100644 llvm/unittests/tools/llvm-mca/X86/CMakeLists.txt create mode 100644 llvm/unittests/tools/llvm-mca/X86/TestIncrementalMCA.cpp create mode 100644 llvm/unittests/tools/llvm-mca/X86/X86TestBase.cpp create mode 100644 llvm/unittests/tools/llvm-mca/X86/X86TestBase.h create mode 100644 llvm/utils/UnicodeData/CMakeLists.txt create mode 100644 llvm/utils/UnicodeData/UnicodeNameMappingGenerator.cpp create mode 100644 llvm/utils/gn/secondary/llvm/unittests/tools/llvm-mca/BUILD.gn create mode 100644 llvm/utils/gn/secondary/llvm/unittests/tools/llvm-mca/X86/BUILD.gn create mode 100644 mlir/test/Dialect/Arithmetic/one-shot-bufferize-memory-space-in [...] create mode 100644 mlir/test/Dialect/Bufferization/Transforms/one-shot-bufferize-m [...] create mode 100644 mlir/test/Dialect/Bufferization/Transforms/tensor-copy-insertio [...] create mode 100644 mlir/test/Dialect/Bufferization/Transforms/tensor-copy-insertio [...] create mode 100644 mlir/test/Dialect/SCF/one-shot-bufferize-invalid.mlir -- To stop receiving notification emails like this one, please contact the administrator of this repository.

2 years, 5 months

[toolchain/ci/glibc] branch linaro-local/ci/tcwg_bmk_llvm_tx1/llvm-master-aarch64-spec2k6-O2_LTO updated (58fc66a91c -> dbb0f06cc0)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk_llvm_tx1/llvm-master-aarch64-spec2k6-O2_LTO in repository toolchain/ci/glibc. from 58fc66a91c riscv: Use elf_machine_rela_relative to handle R_RISCV_RELATIVE adds 62a321b12d support: Change non-address output format of support_format_ [...] adds f282cdbe7f resolv: Implement no-aaaa stub resolver option adds 77536da3de resolv/tst-resolv-noaaaa: Support building for older C standards adds 6c0eedd97e linux: Add fsopen adds b4deb7beb8 linux: Add fsmount adds 5b41b2659d linux: Add move_mount adds baf2a265c7 misc: Optimize internal usage of __libc_single_threaded adds 01c60dc90c m68k: optimize RTLD_START adds dbb0f06cc0 Makerules: Remove no-op -Wl,-d when linking libc_pic.os No new revisions were added by this update. Summary of changes: Makerules | 8 +- NEWS | 17 + elf/libc_early_init.c | 2 +- include/libc-symbols.h | 22 + include/sys/single_threaded.h | 11 + misc/single_threaded.c | 2 + nptl/pthread_create.c | 5 +- posix/fork.c | 2 +- resolv/Makefile | 3 + resolv/nss_dns/dns-host.c | 52 +- resolv/res-noaaaa.c | 143 ++++++ resolv/res_debug.c | 1 + resolv/res_init.c | 1 + resolv/res_query.c | 24 +- resolv/res_send.c | 9 +- resolv/resolv-internal.h | 8 + resolv/resolv.h | 1 + resolv/tst-resolv-noaaaa.c | 537 +++++++++++++++++++++ resolv/tst-resolv-res_init-skeleton.c | 10 + support/support_format_dns_packet.c | 22 +- support/tst-support_format_dns_packet.c | 4 +- sysdeps/m68k/dl-machine.h | 6 +- sysdeps/nptl/setxid.h | 2 +- sysdeps/unix/sysv/linux/Makefile | 8 + sysdeps/unix/sysv/linux/Versions | 3 + sysdeps/unix/sysv/linux/aarch64/libc.abilist | 3 + sysdeps/unix/sysv/linux/alpha/libc.abilist | 3 + sysdeps/unix/sysv/linux/arc/libc.abilist | 3 + sysdeps/unix/sysv/linux/arm/be/libc.abilist | 3 + sysdeps/unix/sysv/linux/arm/le/libc.abilist | 3 + sysdeps/unix/sysv/linux/csky/libc.abilist | 3 + sysdeps/unix/sysv/linux/hppa/libc.abilist | 3 + sysdeps/unix/sysv/linux/i386/libc.abilist | 3 + sysdeps/unix/sysv/linux/ia64/libc.abilist | 3 + sysdeps/unix/sysv/linux/m68k/coldfire/libc.abilist | 3 + sysdeps/unix/sysv/linux/m68k/m680x0/libc.abilist | 3 + sysdeps/unix/sysv/linux/microblaze/be/libc.abilist | 3 + sysdeps/unix/sysv/linux/microblaze/le/libc.abilist | 3 + .../unix/sysv/linux/mips/mips32/fpu/libc.abilist | 3 + .../unix/sysv/linux/mips/mips32/nofpu/libc.abilist | 3 + .../unix/sysv/linux/mips/mips64/n32/libc.abilist | 3 + .../unix/sysv/linux/mips/mips64/n64/libc.abilist | 3 + sysdeps/unix/sysv/linux/nios2/libc.abilist | 3 + sysdeps/unix/sysv/linux/or1k/libc.abilist | 3 + .../sysv/linux/powerpc/powerpc32/fpu/libc.abilist | 3 + .../linux/powerpc/powerpc32/nofpu/libc.abilist | 3 + .../sysv/linux/powerpc/powerpc64/be/libc.abilist | 3 + .../sysv/linux/powerpc/powerpc64/le/libc.abilist | 3 + sysdeps/unix/sysv/linux/riscv/rv32/libc.abilist | 3 + sysdeps/unix/sysv/linux/riscv/rv64/libc.abilist | 3 + sysdeps/unix/sysv/linux/s390/s390-32/libc.abilist | 3 + sysdeps/unix/sysv/linux/s390/s390-64/libc.abilist | 3 + sysdeps/unix/sysv/linux/sh/be/libc.abilist | 3 + sysdeps/unix/sysv/linux/sh/le/libc.abilist | 3 + sysdeps/unix/sysv/linux/sparc/sparc32/libc.abilist | 3 + sysdeps/unix/sysv/linux/sparc/sparc64/libc.abilist | 3 + sysdeps/unix/sysv/linux/sys/mount.h | 46 ++ sysdeps/unix/sysv/linux/syscalls.list | 3 + .../{tst-pidfd-consts.py => tst-mount-consts.py} | 32 +- sysdeps/unix/sysv/linux/x86_64/64/libc.abilist | 3 + sysdeps/unix/sysv/linux/x86_64/x32/libc.abilist | 3 + 61 files changed, 1036 insertions(+), 47 deletions(-) create mode 100644 resolv/res-noaaaa.c create mode 100644 resolv/tst-resolv-noaaaa.c copy sysdeps/unix/sysv/linux/{tst-pidfd-consts.py => tst-mount-consts.py} (61%) mode change 100644 => 100755 -- To stop receiving notification emails like this one, please contact the administrator of this repository.

2 years, 5 months

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_gcc_bootstrap/release-aarch64-bootstrap_ubsan updated (5cf4746c3d4 -> 5b26a2beb50)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gcc_bootstrap/release-aarch64-bootstrap_ubsan in repository toolchain/ci/gcc. from 5cf4746c3d4 c++: constexpr folding in unevaluated context [PR105931] adds 16d4ccc27d9 tilegx: Fix infinite loop in gen-mul-tables generator adds ea754f9dd27 Daily bump. adds 88323c9ddf2 Daily bump. adds 5b26a2beb50 Daily bump. No new revisions were added by this update. Summary of changes: gcc/ChangeLog | 8 ++++++++ gcc/DATESTAMP | 2 +- gcc/config/tilepro/gen-mul-tables.cc | 4 ++-- gcc/cp/ChangeLog | 9 +++++++++ gcc/testsuite/ChangeLog | 8 ++++++++ 5 files changed, 28 insertions(+), 3 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

2 years, 5 months

Jump to page:

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

Tcwg-commits June 2022