Tcwg-commits June 2022

tcwg-commits@lists.linaro.org

4 participants
14714 discussions

[gcc] branch master updated (445d8deffb6 -> 349a39f0614)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository gcc. from 445d8deffb6 d: Merge upstream dmd 6203135dc, druntime e150cca1, phobos [...] new 349a39f0614 c++: class scope function lookup [PR105908] The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/cp/name-lookup.cc | 4 ++++ gcc/testsuite/g++.dg/cpp0x/trailing16.C | 17 +++++++++++++++++ 2 files changed, 21 insertions(+) create mode 100644 gcc/testsuite/g++.dg/cpp0x/trailing16.C -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_gcc_bootstrap/release-aarch64-bootstrap_debug updated (e8df0d960b3 -> 1ad2ee21827)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gcc_bootstrap/release-aarch64-bootstrap_debug in repository toolchain/ci/gcc. from e8df0d960b3 varasm: Fix up ICE in narrowing_initializer_constant_valid_ [...] adds 1c79be2d3da Daily bump. adds ddc9b963ab9 i386: Fix assert in ix86_function_arg [PR105970] adds f8fc8a6ff7a alpha: Introduce target specific store_data_bypass_p functi [...] adds 00b26ae2d1c Daily bump. adds 2474c8e09a9 i386: Disallow sibcall for calling ifunc functions with PIC [...] adds 1ad2ee21827 Daily bump. No new revisions were added by this update. Summary of changes: gcc/ChangeLog | 67 ++++++++++++++++++++++++++++++ gcc/DATESTAMP | 2 +- gcc/config/alpha/alpha-protos.h | 2 + gcc/config/alpha/alpha.cc | 69 +++++++++++++++++++++++++++++++ gcc/config/alpha/ev4.md | 15 ++----- gcc/config/i386/i386.cc | 11 ++++- gcc/cp/ChangeLog | 21 ++++++++++ gcc/testsuite/ChangeLog | 64 ++++++++++++++++++++++++++++ gcc/testsuite/gcc.target/alpha/pr105209.c | 26 ++++++++++++ gcc/testsuite/gcc.target/i386/pr105960.c | 19 +++++++++ gcc/testsuite/gcc.target/i386/pr105970.c | 6 +++ 11 files changed, 289 insertions(+), 13 deletions(-) create mode 100644 gcc/testsuite/gcc.target/alpha/pr105209.c create mode 100644 gcc/testsuite/gcc.target/i386/pr105960.c create mode 100644 gcc/testsuite/gcc.target/i386/pr105970.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_gcc_bootstrap/release-aarch64-bootstrap_debug updated (5cc2bdc75b -> 8e001ed8f2)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gcc_bootstrap/release-aarch64-bootstrap_debug in repository toolchain/ci/binutils-gdb. from 5cc2bdc75b Automatic date update in version.in adds f0b5a0b568 Automatic date update in version.in adds 6b2a26c63b Automatic date update in version.in adds 8e001ed8f2 Automatic date update in version.in No new revisions were added by this update. Summary of changes: bfd/version.h | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_gcc_bootstrap/release-aarch64-bootstrap_debug updated (98ef37f1 -> 2c495b13)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gcc_bootstrap/release-aarch64-bootstrap_debug in repository toolchain/ci/base-artifacts. discards 98ef37f1 0: update: binutils-gcc: 2 new 2c495b13 0: update: binutils-gcc: 2 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (98ef37f1) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_gcc_bootstrap/release-aa [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log.xz | Bin 1556 -> 1540 bytes 02-prepare_abe/console.log.xz | Bin 2716 -> 2720 bytes 04-build_abe-binutils/console.log.xz | Bin 37880 -> 37700 bytes 05-build_abe-bootstrap_debug/console.log.xz | Bin 254248 -> 253748 bytes 06-check_regression/console.log.xz | Bin 416 -> 416 bytes 07-update_baseline/console.log | 16 ++++++++-------- jenkins/manifest.sh | 12 ++++++------ 7 files changed, 14 insertions(+), 14 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years

[toolchain/ci/qemu] branch linaro-local/ci/tcwg_kernel/llvm-release-aarch64-stable-allyesconfig updated (a28498b1f9 -> 2b049d2c8d)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-release-aarch64-stable-allyesconfig in repository toolchain/ci/qemu. from a28498b1f9 Merge tag 'for_upstream' of git://git.kernel.org/pub/scm/vir [...] adds 77d3522b3f bsd-user: Implement open, openat and close adds a2ba6c7b80 bsd-user: Implement fdatasync, fsync and close_from adds 65c6c4c893 bsd-user: Implement revoke, access, eaccess and faccessat adds 390f547ea8 bsd-user: Implement chdir and fchdir adds ab5fd2d969 bsd-user: Implement rename and renameat adds 2d3b7e01d6 bsd-user: Implement link, linkat, unlink and unlinkat adds 1ffbd5e7fe bsd-user: Implement mkdir and mkdirat adds 6af8f76a9f bsd-user: Implement rmdir and undocumented __getcwd adds a15699acaf bsd-user: Implement dup and dup2 adds 4b795b147b bsd-user: Implement trunctate and ftruncate adds d35020ed00 bsd-user: Implement acct and sync adds c8b2d41376 Merge tag 'bsd-user-syscall-2022q2-pull-request' of ssh://gi [...] adds 61f302615a target/ppc: Implemented vector divide instructions adds 1700f2bf97 target/ppc: Implemented vector divide quadword adds 9a1f0866a3 target/ppc: Implemented vector divide extended word adds 4724bbd284 host-utils: Implemented unsigned 256-by-128 division adds 62c9947fb7 host-utils: Implemented signed 256-by-128 division adds a173ba88be target/ppc: Implemented remaining vector divide extended adds 5adb27cd8f target/ppc: Implemented vector module word/doubleword adds b80bec3a07 target/ppc: Implemented vector module quadword adds 453eb94c76 ppc: fix boot with sam460ex adds 8f7d41e0c9 target/ppc: fix vbpermd in big endian hosts adds 151308677c pnv/xive2: Access direct mapped thread contexts from all chips adds 78d6b5d33a ppc/pnv: fix extra indent spaces with DEFINE_PROP* adds feeef6b6dd target/ppc: avoid int32 multiply overflow in int_helper.c adds 5980167e07 target/ppc: fix unreachable code in fpu_helper.c adds 609b1c8669 target/ppc: cpu_init: Clean up stop state on cpu reset adds 5cdcfd861e Merge tag 'pull-ppc-20220621' of https://gitlab.com/danielhb [...] adds 4d5738222f tcg/ppc: implement rem[u]_i{32,64} with mod[su][wd] adds adb5974dcc target/avr: Drop avr_cpu_memory_rw_debug() adds a82fd5a4ec accel/tcg: Init TCG cflags in vCPU thread handler adds 18b8c47f8e accel/tcg: Reorganize tcg_accel_ops_init() adds 3f42906c9a qemu-timer: Skip empty timer lists before locking in qemu_cl [...] adds 418ade7849 softmmu: Always initialize xlat in address_space_translate_f [...] adds 7971375287 util: Merge cacheflush.c and cacheinfo.c adds bdd50dc7d0 util/cacheflush: Merge aarch64 ctr_el0 usage adds c79a8e840c util/cacheflush: Optimize flushing when ppc host has coheren [...] adds f200ff158d Merge tag 'pull-tcg-20220621' of https://gitlab.com/rth7680/ [...] adds f4c155dddb aspeed: Remove fake RTC device on ast2500-evb adds 341e21fa13 test/avocado/machine_aspeed.py: Move OpenBMC tests adds f7bc7da072 test/avocado/machine_aspeed.py: Add tests using buildroot images adds 7a7308eae0 test/avocado/machine_aspeed.py: Add I2C tests to ast2500-evb adds 61cf757d15 test/avocado/machine_aspeed.py: Add I2C tests to ast2600-evb adds 3302184f7f test/avocado/machine_aspeed.py: Add an I2C RTC test adds 4a71d6d32e hw/registerfields: Add shared fields macros adds 3be3d6ccf2 aspeed: i2c: Migrate to registerfields API adds 2260fc6ff3 aspeed: i2c: Use reg array instead of individual vars adds ba2cccd64e aspeed: i2c: Add new mode support adds 0efec47b5f aspeed: i2c: Add PKT_DONE IRQ to trace adds e532cd0485 aspeed: i2c: Move regs and helpers to header file adds b35802ce31 aspeed/i2c: Add ast1030 controller models adds 4c70ab168d aspeed: Add I2C buses to AST1030 model adds b03ec4ff06 hw/i2c/aspeed: rework raise interrupt trace event adds d72a712ce0 hw/i2c/aspeed: add DEV_ADDR in old register mode adds 33e30f11c7 aspeed/i2c: Enable SLAVE_ADDR_RX_MATCH always adds 87893cb5f5 aspeed/hace: Add missing newlines to unimp messages adds 92a45bde8c hw: m25p80: fixing individual test failure when tests are ru [...] adds 2b049d2c8d Merge tag 'pull-aspeed-20220622' of https://github.com/legoa [...] No new revisions were added by this update. Summary of changes: accel/tcg/tcg-accel-ops-mttcg.c | 5 +- accel/tcg/tcg-accel-ops-rr.c | 7 +- accel/tcg/tcg-accel-ops.c | 15 +- bsd-user/bsd-file.h | 359 ++++++++++++++++ bsd-user/freebsd/os-syscall.c | 116 +++++ bsd-user/syscall_defs.h | 4 + hw/arm/aspeed.c | 17 +- hw/arm/aspeed_ast10x0.c | 18 + hw/i2c/aspeed_i2c.c | 820 ++++++++++++++++++++++-------------- hw/i2c/trace-events | 2 +- hw/intc/pnv_xive2.c | 18 +- hw/misc/aspeed_hace.c | 4 +- hw/pci-host/pnv_phb3.c | 8 +- hw/pci-host/pnv_phb4.c | 10 +- hw/pci-host/pnv_phb4_pec.c | 10 +- hw/ppc/ppc440_uc.c | 8 + include/hw/i2c/aspeed_i2c.h | 289 ++++++++++++- include/hw/registerfields.h | 70 +++ include/qemu/host-utils.h | 3 + include/qemu/int128.h | 38 ++ softmmu/physmem.c | 13 +- target/avr/cpu.c | 1 - target/avr/cpu.h | 2 - target/avr/helper.c | 6 - target/ppc/cpu_init.c | 3 + target/ppc/fpu_helper.c | 2 +- target/ppc/helper.h | 8 + target/ppc/insn32.decode | 23 + target/ppc/int_helper.c | 116 ++++- target/ppc/translate/vmx-impl.c.inc | 151 +++++++ tcg/ppc/tcg-target.c.inc | 22 + tcg/ppc/tcg-target.h | 4 +- tests/avocado/boot_linux_console.py | 43 -- tests/avocado/machine_aspeed.py | 136 ++++++ tests/qtest/aspeed_smc-test.c | 74 +++- util/cacheflush.c | 247 ++++++++++- util/cacheinfo.c | 200 --------- util/host-utils.c | 180 ++++++++ util/meson.build | 2 +- util/qemu-timer.c | 3 + 40 files changed, 2412 insertions(+), 645 deletions(-) delete mode 100644 util/cacheinfo.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-release-aarch64-stable-allyesconfig updated (c12386ae247c -> f28c006a5895)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-release-aarch64-stable-allyesconfig in repository toolchain/ci/llvm-project. from c12386ae247c [MC][AArch64] Enable '+v8a' when nothing specified for MCS [...] adds ec42d3c069c7 [AVR] Add more devices adds aa586b6f5f55 [clang][AVR] Implement standard calling convention for AVR [...] adds f28c006a5895 Bump version to 14.0.6 No new revisions were added by this update. Summary of changes: clang/lib/Basic/Targets/AVR.cpp | 543 +++++++++++---------- clang/lib/Driver/ToolChains/AVR.cpp | 17 + clang/test/Misc/target-invalid-cpu-note.c | 2 +- libcxx/CMakeLists.txt | 2 +- libcxxabi/CMakeLists.txt | 2 +- libunwind/CMakeLists.txt | 2 +- llvm/CMakeLists.txt | 2 +- llvm/lib/Target/AVR/AVRDevices.td | 16 + llvm/utils/gn/secondary/llvm/version.gni | 2 +- llvm/utils/lit/lit/__init__.py | 2 +- llvm/utils/release/build_llvm_package.bat | 4 +- .../llvm/include/llvm/Config/llvm-config.h | 2 +- 12 files changed, 322 insertions(+), 274 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-stable-allmodconfig updated (6f348b146b69 -> d3919a8cc503)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-stable-allmodconfig in repository toolchain/ci/llvm-project. from 6f348b146b69 [GlobalOpt] Perform store->dominated load forwarding for s [...] adds 30c675878c21 Use value_or instead of getValueOr (NFC) adds e995e34469be [MachinePipeliner] Handle failing constrainRegClass adds 445bc88501f8 [BOLT] Use 32-bit MOV to zero 64-bit register in instrumen [...] adds c0128549b00f [TableGen][X86] Add Size field to X86MemOperand class adds 44582afe48da Fix an unused-variable warning in release build, NFC. adds 5d7e63fb4f26 [ADT] Rename value to alt (NFC) adds bfb915ec8bd0 [InstCombine] add tests for 'sub nuw' with zext; NFC adds 4022551a154e [ValueTracking] recognize sub X, (X -nuw Y) as not overflowing adds 6dd17a2b3403 [CallGraph] Don't preserve CallGraph when function CFG ana [...] adds 73202130e52e [InstCombine] Optimize test for same-sign of values adds a5cb6edb475b [libc] Revert: Temporary disable environment tests for PAT [...] adds 7effcbda49ba Rename parallelForEachN to just parallelFor adds e568cccb1fcc [lld] Wrap rst file to 80 cols and fix "precense" typo adds 8c589939f538 fix comment typos to cycle bots adds 314dbde12cd2 [DAGCombiner][ARM][RISCV] Teach ShrinkLoadReplaceStoreWith [...] adds cc65f3e16714 [GlobalOpt] Preserve CFG analyses adds f263a66ba012 [BOLT] Split functions with exceptions in shared objects and PIEs adds 72ee11a8cf64 [mlir][complex] Convert complex.conj to libm adds 813f48722883 [ADT] Use has_value (NFC) adds c7987d494836 [ADT] Use value instead of getValue() (NFC) adds 7cb49996f758 [lld] Remove lld/include/lld/Core adds a9921155450a [LoongArch] Add codegen support for the binary operations adds efc70058d90d [LoongArch] Add codegen support for fneg adds 709e4ad0d9f0 [LoongArch] Add codegen support for the bitwise binary ope [...] adds 2ef7c4ce4662 [LoongArch] Perform `and` combination with a shifted mask adds 05ff3790b316 [Basic] Use has_value (NFC) adds cf71f97bb11c [LoongArch] Add codegen support for part of conversion operations adds 8780630ded2e [RISCV] Merge two similar asserts from different if/else b [...] adds 0eff6c6ba81c [InstCombine] add vector support for (A >> C) == (B >> C) [...] adds 362814d2247e [InstCombine] Update icmp-and-shift check-next name; NFC adds 83232099cb5e [clang][dataflow] Extend flow condition in the body of a for loop adds ab25e263a99b [SelectionDAG] Enable WidenVecOp_VECREDUCE_SEQ for scalabl [...] adds 132234fac7c5 [mlir] Fix ClangTidy performance finding (NFC) adds 7050d5b98c09 [AMDGPU] Limit GFX11 to using 128 VGPRs adds 26041e17006c Update link job for flang on windows adds e4a124dda593 [DAG] Fold (srl (shl x, c1), c2) -> and(shl/srl(x, c3), m) adds e15fef41709a [analyzer] SATest: Ensure Docker image can be built adds 0ad4f29b545d [analyzer] SATest: Weaken assumption about HTML files adds 60f3b071185b [clang][analyzer] Add checker for bad use of 'errno'. adds 4f1fa558c816 [flang][NFC] Small refactor for `IsProcedurePointer` adds 8b68da2c7d97 [mlir] move SCF headers to SCF/{IR,Transforms} respectively adds 7782e080e80a [Coroutines] Only do symmetric transfer if optimization is on adds 809999aabbf5 [gn build] Port 60f3b071185b adds 2b089e9ae0df [SimplifyCFG] Try to merge edge block when threading (PR55765) adds 009fe0755e47 [Alignment] Remove multiply by MaybeAlign adds f1255186c7c4 [NFC][Alignment] Remove max functions between Align and Ma [...] adds b02d970b4335 [clang][sema] Generate builtin operator overloads for (vol [...] adds 8df257a6d0b0 [libunwind] Ensure test/libunwind_01.pass is not completel [...] adds 8c3fa31701c4 [OpenCL][TableGen] Fix type extension guard emission adds 76f60931e2ac [ARM] Allow distributing postinc with PHI uses adds 01cfc8a05aef [NFC][Alignment] Remove dead code adds 80fb7823367c [WebAssembly][NFC] Update reftype and table tests to use o [...] adds 6cae753bf4ee [AMDGPU][GlobalISel] Legalize G_FSUB for s16 adds 8ac4eb918c71 [flang][NFC] Fix file name typos adds 1f9f7a2f5d75 [lldb] Relax backtrace checks in TestDyldLaunchLinux adds 03036061c771 [Alignment] Use 'previous()' method instead of scalar division adds cfc741bc0e02 [LoopPeel] Forget SCEV for updated exit phi values. adds 485e8b4f63ef [AMDGPU][MC][GFX11] Correct disassembly of DPP variants of [...] adds 7cd1c01c8e85 [windows][support] Improve backtrace emitted in crash repo [...] adds e4d6ed58a86e [lldb] [llgs] Include process id in W/X stop reasons adds ac570fbb8521 [lldb] [llgs] Include process ID in stop responses adds 6cb076783e1e [docs] More clearly document that the CoC applies to onlin [...] adds d93de1acdc46 [AMDGPU] Add GFX11 coverage to one more test adds 541a50e20702 [clang-tidy] bugprone-argument-comment: Ignore calls to us [...] adds cd8870e85082 [SLP] Add a test for llvm.powi.* adds 4065ea8c0bd9 [SystemZ] Remove stray enum value in SystemZInstrInfo.h (NFC). adds 3432d40c7fa4 [SystemZ] Remove unnecessary casts to SystemZInstrInfo (NFC). adds b8e32e808dc0 [AMDGPU] Remove a duplicate atomic fadd pattern adds d7762a3b369e [AMDGPU] Increase instruction cache line size to 128 bytes [...] adds 013358632e65 [AArch64][SME] Add the zero intrinsic adds 4d9499e8cc39 [libomptarget] Make libomptarget.devicertl.a built in all cases. adds ba306216d280 [AMDGPU] Reorder cases. NFC. adds 331145e6e979 [flang][NFC] Unify todo messages adds 7dbf8cfeb75e [NFC] Implement alignTo with skew in terms of alignTo adds 2e2fdcd0f9c8 [ConstantFolding] Pre-commit tests showing denormal handli [...] adds bd9632afd26e [ConstraintElimination] Move StackEntry up, to allow use e [...] adds 1c92e06ded2d [clangd] Handle initializers that contain = adds 820e84e05017 [RISCV] Assert initial load/store SEW is the EEW adds 192a3b33f9e7 [support][ci] Fix modular build on GreenDragon adds dc562d570dfe [RISCV] Fold prepass back into InsertVSETVLI data flow [nfc-ish] adds e49ae6284c38 [mlir][Arith] Make --unsigned-when-equivalent use dialect [...] adds 8e61fdc72780 [mlir][ROCDL] Define MLIR wrappers around new MFMA intrinsics adds cebe7ae88156 [ConstraintElimination] Move logic to add constraint to he [...] adds d154d0ac064b [NFC] Simplify code adds 72968119100e [NFC] Simplify alignment code in CoroFrame adds 589c8d6fb9eb [NFC] Simplify alignment code in MemorySanitizer adds d3cf49e984c1 [Alignment] Remove alignTo version taking a MaybeAlign adds 398834f45b61 Update usage comments in Printable.h. NFC. adds d3919a8cc503 [ConstantFolding] Respect denormal handling mode attribute [...] No new revisions were added by this update. Summary of changes: bolt/include/bolt/Core/MCPlusBuilder.h | 7 +- bolt/include/bolt/Passes/SplitFunctions.h | 7 + bolt/lib/Core/BinaryEmitter.cpp | 6 +- bolt/lib/Core/MCPlusBuilder.cpp | 11 + bolt/lib/Passes/SplitFunctions.cpp | 86 +- bolt/lib/Rewrite/RewriteInstance.cpp | 5 - bolt/lib/Target/X86/X86MCPlusBuilder.cpp | 7 +- bolt/test/runtime/X86/Inputs/exceptions_split.cpp | 2 +- bolt/test/runtime/X86/pie-exceptions-split.test | 29 + .../clang-tidy/bugprone/ArgumentCommentCheck.cpp | 2 +- .../clangd/refactor/tweaks/DefineOutline.cpp | 30 +- .../unittests/GlobalCompilationDatabaseTests.cpp | 2 +- .../clangd/unittests/HeadersTests.cpp | 2 +- .../clangd/unittests/SourceCodeTests.cpp | 2 +- .../clangd/unittests/tweaks/DefineOutlineTests.cpp | 5 + .../bugprone-argument-comment-literals.cpp | 4 +- clang/docs/ReleaseNotes.rst | 4 + clang/docs/analyzer/checkers.rst | 69 + clang/include/clang/AST/Type.h | 56 + clang/include/clang/Basic/DirectoryEntry.h | 19 +- .../clang/StaticAnalyzer/Checkers/Checkers.td | 12 + .../FlowSensitive/TypeErasedDataflowAnalysis.cpp | 6 + clang/lib/Driver/ToolChains/CommonArgs.cpp | 26 +- clang/lib/Driver/ToolChains/CommonArgs.h | 3 +- clang/lib/Driver/ToolChains/Darwin.cpp | 9 +- clang/lib/Driver/ToolChains/Gnu.cpp | 8 +- clang/lib/Driver/ToolChains/MSVC.cpp | 12 +- clang/lib/Driver/ToolChains/MinGW.cpp | 5 + clang/lib/Sema/SemaOverload.cpp | 89 +- clang/lib/StaticAnalyzer/Checkers/CMakeLists.txt | 1 + clang/lib/StaticAnalyzer/Checkers/ErrnoChecker.cpp | 249 + .../lib/StaticAnalyzer/Checkers/ErrnoModeling.cpp | 59 +- clang/lib/StaticAnalyzer/Checkers/ErrnoModeling.h | 43 +- .../StaticAnalyzer/Checkers/ErrnoTesterChecker.cpp | 78 +- clang/test/Analysis/analyzer-config.c | 1 + clang/test/Analysis/errno-notes.c | 62 + clang/test/Analysis/errno-options.c | 55 + clang/test/Analysis/errno.c | 200 + ...atomic-builtin-compound-assignment-overload.cpp | 55 + ...atomic-builtin-compound-assignment-overload.cpp | 16 + .../Analysis/FlowSensitive/TransferTest.cpp | 87 + clang/utils/TableGen/ClangOpenCLBuiltinEmitter.cpp | 2 +- clang/utils/analyzer/CmpRuns.py | 13 +- clang/utils/analyzer/Dockerfile | 4 + flang/include/flang/Optimizer/Builder/Todo.h | 12 +- flang/include/flang/Optimizer/Dialect/FIROps.td | 2 +- flang/lib/Evaluate/tools.cpp | 3 +- flang/lib/Lower/Allocatable.cpp | 4 +- flang/lib/Lower/Bridge.cpp | 2 +- flang/lib/Lower/CallInterface.cpp | 8 +- flang/lib/Lower/ConvertExpr.cpp | 4 +- flang/lib/Lower/ConvertType.cpp | 4 +- flang/lib/Lower/VectorSubscripts.cpp | 4 +- flang/lib/Optimizer/Builder/MutableBox.cpp | 6 +- flang/lib/Optimizer/Transforms/AffineDemotion.cpp | 2 +- flang/lib/Optimizer/Transforms/AffinePromotion.cpp | 2 +- flang/lib/Optimizer/Transforms/ArrayValueCopy.cpp | 2 +- flang/test/Driver/linker-flags.f90 | 54 +- flang/test/Fir/Todo/allocmem.fir | 2 +- .../{cordinate_of_1.fir => coordinate_of_1.fir} | 2 +- .../{cordinate_of_2.fir => coordinate_of_2.fir} | 2 +- .../{cordinate_of_3.fir => coordinate_of_3.fir} | 2 +- .../{cordinate_of_4.fir => coordinate_of_4.fir} | 2 +- .../{cordinate_of_5.fir => coordinate_of_5.fir} | 0 .../{cordinate_of_6.fir => coordinate_of_6.fir} | 0 flang/test/Fir/Todo/dispatch.fir | 2 +- flang/test/Fir/Todo/dispatch_table.fir | 2 +- flang/test/Fir/Todo/end.fir | 2 +- flang/test/Fir/Todo/gentypedesc.fir | 2 +- flang/test/Fir/Todo/global_len.fir | 2 +- flang/test/Fir/Todo/len_param_index.fir | 2 +- flang/test/Fir/Todo/select_case_with_character.fir | 2 +- flang/test/Lower/derived-types.f90 | 2 +- libc/test/integration/src/stdlib/getenv_test.cpp | 4 +- libunwind/test/libunwind_01.pass.cpp | 29 +- lld/COFF/DebugTypes.cpp | 2 +- lld/COFF/ICF.cpp | 4 +- lld/COFF/LLDMapFile.cpp | 2 +- lld/COFF/MapFile.cpp | 2 +- lld/ELF/ICF.cpp | 4 +- lld/ELF/MapFile.cpp | 2 +- lld/ELF/OutputSections.cpp | 8 +- lld/ELF/SyntheticSections.cpp | 10 +- lld/ELF/Writer.cpp | 2 +- lld/MachO/ICF.cpp | 4 +- lld/MachO/MapFile.cpp | 2 +- lld/MachO/UnwindInfoSection.cpp | 2 +- lld/docs/ELF/linker_script.rst | 15 +- lld/include/lld/Core/AbsoluteAtom.h | 42 - lld/include/lld/Core/ArchiveLibraryFile.h | 46 - lld/include/lld/Core/Atom.h | 130 - lld/include/lld/Core/DefinedAtom.h | 373 - lld/include/lld/Core/Error.h | 67 - lld/include/lld/Core/File.h | 276 - lld/include/lld/Core/Instrumentation.h | 131 - lld/include/lld/Core/LinkingContext.h | 257 - lld/include/lld/Core/Node.h | 74 - lld/include/lld/Core/Pass.h | 42 - lld/include/lld/Core/PassManager.h | 47 - lld/include/lld/Core/Reader.h | 154 - lld/include/lld/Core/Reference.h | 117 - lld/include/lld/Core/Resolver.h | 105 - lld/include/lld/Core/SharedLibraryAtom.h | 52 - lld/include/lld/Core/SharedLibraryFile.h | 69 - lld/include/lld/Core/Simple.h | 270 - lld/include/lld/Core/SymbolTable.h | 95 - lld/include/lld/Core/UndefinedAtom.h | 67 - lld/include/lld/Core/Writer.h | 46 - lld/wasm/MapFile.cpp | 2 +- lld/wasm/Symbols.h | 2 +- lld/wasm/Writer.cpp | 8 +- .../GDBRemoteCommunicationServerLLGS.cpp | 10 +- .../dyld-launch-linux/TestDyldLaunchLinux.py | 3 +- .../API/tools/lldb-server/TestGdbRemoteFork.py | 15 +- lldb/unittests/Core/SourceLocationSpecTest.cpp | 2 +- llvm/docs/GettingInvolved.rst | 11 +- llvm/include/llvm/ADT/Optional.h | 78 +- llvm/include/llvm/Analysis/ConstantFolding.h | 7 + llvm/include/llvm/IR/IntrinsicsAArch64.td | 1 + llvm/include/llvm/Support/Alignment.h | 41 +- llvm/include/llvm/Support/BranchProbability.h | 1 + llvm/include/llvm/Support/MathExtras.h | 21 +- llvm/include/llvm/Support/Parallel.h | 4 +- llvm/include/llvm/Support/Printable.h | 8 +- .../include/llvm/Transforms/Coroutines/CoroSplit.h | 4 +- llvm/lib/Analysis/CallGraph.cpp | 3 +- llvm/lib/Analysis/ConstantFolding.cpp | 75 +- llvm/lib/Analysis/InstructionSimplify.cpp | 14 +- llvm/lib/Analysis/MemoryBuiltins.cpp | 2 +- llvm/lib/Analysis/ValueTracking.cpp | 13 +- llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp | 4 +- llvm/lib/CodeGen/MachineLoopUtils.cpp | 6 +- llvm/lib/CodeGen/ModuloSchedule.cpp | 34 +- llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp | 63 +- .../CodeGen/SelectionDAG/LegalizeVectorTypes.cpp | 16 +- llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp | 2 +- llvm/lib/DebugInfo/PDB/Native/GSIStreamBuilder.cpp | 4 +- llvm/lib/LTO/LTO.cpp | 7 +- llvm/lib/Passes/PassBuilder.cpp | 2 +- llvm/lib/Passes/PassRegistry.def | 2 +- llvm/lib/Support/Parallel.cpp | 4 +- llvm/lib/Support/Windows/Signals.inc | 42 +- llvm/lib/Target/AArch64/AArch64ISelLowering.cpp | 32 +- llvm/lib/Target/AArch64/AArch64ISelLowering.h | 1 + llvm/lib/Target/AArch64/SMEInstrFormats.td | 14 +- llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp | 5 +- llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp | 7 +- llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp | 19 +- .../Target/AMDGPU/AMDGPULowerKernelArguments.cpp | 5 +- llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp | 8 +- llvm/lib/Target/AMDGPU/AMDGPUSubtarget.cpp | 8 +- llvm/lib/Target/AMDGPU/BUFInstructions.td | 1 - .../AMDGPU/Disassembler/AMDGPUDisassembler.cpp | 2 +- .../AMDGPU/MCTargetDesc/AMDGPUTargetStreamer.cpp | 4 +- llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp | 26 + llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h | 3 + llvm/lib/Target/AMDGPU/VOPCInstructions.td | 12 +- llvm/lib/Target/AMDGPU/VOPInstructions.td | 12 + llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp | 6 +- llvm/lib/Target/Hexagon/HexagonVExtract.cpp | 6 +- .../Target/LoongArch/LoongArchFloat32InstrInfo.td | 69 + .../Target/LoongArch/LoongArchFloat64InstrInfo.td | 55 + .../lib/Target/LoongArch/LoongArchISelDAGToDAG.cpp | 61 + llvm/lib/Target/LoongArch/LoongArchISelDAGToDAG.h | 8 + .../lib/Target/LoongArch/LoongArchISelLowering.cpp | 292 +- llvm/lib/Target/LoongArch/LoongArchISelLowering.h | 17 + llvm/lib/Target/LoongArch/LoongArchInstrInfo.cpp | 15 +- llvm/lib/Target/LoongArch/LoongArchInstrInfo.td | 159 +- llvm/lib/Target/LoongArch/LoongArchRegisterInfo.td | 4 +- llvm/lib/Target/NVPTX/NVPTXAsmPrinter.cpp | 2 +- llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp | 31 +- llvm/lib/Target/RISCV/RISCVInsertVSETVLI.cpp | 179 +- llvm/lib/Target/SystemZ/SystemZAsmPrinter.cpp | 3 +- llvm/lib/Target/SystemZ/SystemZCopyPhysRegs.cpp | 2 +- llvm/lib/Target/SystemZ/SystemZElimCompare.cpp | 2 +- llvm/lib/Target/SystemZ/SystemZFrameLowering.cpp | 3 +- llvm/lib/Target/SystemZ/SystemZISelLowering.cpp | 36 +- llvm/lib/Target/SystemZ/SystemZInstrInfo.h | 3 +- llvm/lib/Target/SystemZ/SystemZLDCleanup.cpp | 2 +- llvm/lib/Target/SystemZ/SystemZPostRewrite.cpp | 2 +- llvm/lib/Target/SystemZ/SystemZRegisterInfo.cpp | 3 +- llvm/lib/Target/X86/X86ISelLowering.cpp | 1 + llvm/lib/Target/X86/X86InstrInfo.td | 69 +- llvm/lib/Transforms/Coroutines/CoroFrame.cpp | 34 +- llvm/lib/Transforms/Coroutines/CoroInternal.h | 8 +- llvm/lib/Transforms/Coroutines/CoroSplit.cpp | 19 +- llvm/lib/Transforms/IPO/AttributorAttributes.cpp | 7 +- llvm/lib/Transforms/IPO/GlobalOpt.cpp | 49 +- .../Transforms/InstCombine/InstCombineAndOrXor.cpp | 33 + .../Transforms/InstCombine/InstCombineCompares.cpp | 17 +- .../Instrumentation/DataFlowSanitizer.cpp | 9 +- .../Transforms/Instrumentation/MemorySanitizer.cpp | 20 +- .../Transforms/Scalar/ConstraintElimination.cpp | 127 +- llvm/lib/Transforms/Utils/InlineFunction.cpp | 3 +- llvm/lib/Transforms/Utils/LoopPeel.cpp | 6 +- llvm/lib/Transforms/Utils/MemoryTaggingSupport.cpp | 2 +- llvm/lib/Transforms/Utils/SimplifyCFG.cpp | 6 + llvm/test/CodeGen/AArch64/sme-intrinsics-zero.ll | 524 + llvm/test/CodeGen/AArch64/sve-fp-reduce.ll | 76 + llvm/test/CodeGen/AArch64/ushl_sat.ll | 9 +- .../AMDGPU/GlobalISel/combine-fma-sub-mul.ll | 84 +- .../AMDGPU/GlobalISel/combine-fma-sub-neg-mul.ll | 38 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fsub.mir | 80 +- .../AMDGPU/GlobalISel/legalize-intrinsic-round.mir | 180 +- .../attr-amdgpu-flat-work-group-size-vgpr-limit.ll | 12 +- llvm/test/CodeGen/AMDGPU/idot8s.ll | 90 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.ubfe.ll | 8 +- llvm/test/CodeGen/AMDGPU/s_code_end.ll | 10 + llvm/test/CodeGen/AMDGPU/v_pack.ll | 13 +- .../test/CodeGen/ARM/illegal-bitfield-loadstore.ll | 68 +- llvm/test/CodeGen/ARM/umulo-32.ll | 17 +- llvm/test/CodeGen/LoongArch/bstrpick_d.ll | 49 + llvm/test/CodeGen/LoongArch/bstrpick_w.ll | 49 + llvm/test/CodeGen/LoongArch/ir-instruction/add.ll | 196 +- llvm/test/CodeGen/LoongArch/ir-instruction/and.ll | 266 + llvm/test/CodeGen/LoongArch/ir-instruction/ashr.ll | 168 + llvm/test/CodeGen/LoongArch/ir-instruction/fadd.ll | 32 + .../CodeGen/LoongArch/ir-instruction/fcmp-dbl.ll | 257 + .../CodeGen/LoongArch/ir-instruction/fcmp-flt.ll | 257 + llvm/test/CodeGen/LoongArch/ir-instruction/fdiv.ll | 32 + llvm/test/CodeGen/LoongArch/ir-instruction/fmul.ll | 32 + llvm/test/CodeGen/LoongArch/ir-instruction/fneg.ll | 32 + llvm/test/CodeGen/LoongArch/ir-instruction/fsub.ll | 60 + llvm/test/CodeGen/LoongArch/ir-instruction/icmp.ll | 244 + llvm/test/CodeGen/LoongArch/ir-instruction/lshr.ll | 171 + llvm/test/CodeGen/LoongArch/ir-instruction/or.ll | 264 + .../LoongArch/ir-instruction/select-bare-dbl.ll | 23 + .../LoongArch/ir-instruction/select-bare-flt.ll | 23 + .../LoongArch/ir-instruction/select-bare-int.ll | 107 + .../LoongArch/ir-instruction/select-fpcc-dbl.ll | 272 + .../LoongArch/ir-instruction/select-fpcc-flt.ll | 272 + .../LoongArch/ir-instruction/select-fpcc-int.ll | 704 + .../LoongArch/ir-instruction/select-icc-dbl.ll | 206 + .../LoongArch/ir-instruction/select-icc-flt.ll | 206 + .../LoongArch/ir-instruction/select-icc-int.ll | 226 + .../LoongArch/ir-instruction/sext-zext-trunc.ll | 418 + llvm/test/CodeGen/LoongArch/ir-instruction/shl.ll | 156 + llvm/test/CodeGen/LoongArch/ir-instruction/sub.ll | 93 + llvm/test/CodeGen/LoongArch/ir-instruction/xor.ll | 264 + llvm/test/CodeGen/LoongArch/shift-masked-shamt.ll | 255 + llvm/test/CodeGen/RISCV/pr56110.ll | 21 + .../CodeGen/RISCV/rvv/vreductions-fp-sdnode.ll | 102 +- llvm/test/CodeGen/Thumb2/mve-pipelineloops.ll | 274 + .../CodeGen/WebAssembly/externref-globalget.ll | 5 +- .../CodeGen/WebAssembly/externref-globalset.ll | 5 +- .../test/CodeGen/WebAssembly/externref-inttoptr.ll | 3 +- .../test/CodeGen/WebAssembly/externref-ptrtoint.ll | 3 +- .../test/CodeGen/WebAssembly/externref-tableget.ll | 23 +- .../test/CodeGen/WebAssembly/externref-tableset.ll | 27 +- llvm/test/CodeGen/WebAssembly/externref-undef.ll | 21 - .../CodeGen/WebAssembly/externref-unsized-load.ll | 3 +- .../CodeGen/WebAssembly/externref-unsized-store.ll | 3 +- llvm/test/CodeGen/WebAssembly/funcref-call.ll | 20 +- llvm/test/CodeGen/WebAssembly/funcref-globalget.ll | 4 +- llvm/test/CodeGen/WebAssembly/funcref-globalset.ll | 4 +- .../test/CodeGen/WebAssembly/funcref-table_call.ll | 10 +- llvm/test/CodeGen/WebAssembly/funcref-tableget.ll | 22 +- llvm/test/CodeGen/WebAssembly/funcref-tableset.ll | 22 +- llvm/test/CodeGen/WebAssembly/ref-null.ll | 5 +- llvm/test/CodeGen/WebAssembly/table-copy.ll | 18 +- llvm/test/CodeGen/WebAssembly/table-fill.ll | 10 +- llvm/test/CodeGen/WebAssembly/table-grow.ll | 10 +- llvm/test/CodeGen/WebAssembly/table-size.ll | 10 +- llvm/test/CodeGen/WebAssembly/table-types.ll | 7 +- llvm/test/CodeGen/X86/pr32588.ll | 5 +- llvm/test/CodeGen/X86/pull-binop-through-shift.ll | 5 +- llvm/test/CodeGen/X86/rotate-extract-vector.ll | 20 +- llvm/test/CodeGen/X86/rotate-extract.ll | 14 +- llvm/test/CodeGen/X86/shift-mask.ll | 150 +- .../Disassembler/AMDGPU/gfx11_asm_vop3_dpp16.txt | 757 -- .../MC/Disassembler/AMDGPU/gfx11_asm_vop3_dpp8.txt | 244 - .../Disassembler/AMDGPU/gfx11_dasm_vop3_dpp16.txt | 13334 +++++++++++++++++++ .../Disassembler/AMDGPU/gfx11_dasm_vop3_dpp8.txt | 3863 ++++++ llvm/test/Transforms/Coroutines/coro-debug-O2.ll | 2 +- .../Coroutines/coro-frame-reuse-alloca-00.ll | 2 +- .../Coroutines/coro-frame-reuse-alloca-01.ll | 2 +- .../Coroutines/coro-frame-reuse-alloca-02.ll | 2 +- .../Coroutines/coro-frame-reuse-alloca-04.ll | 2 +- .../Coroutines/coro-frame-reuse-alloca-05.ll | 2 +- .../Transforms/Coroutines/coro-split-musttail.ll | 2 +- .../Transforms/Coroutines/coro-split-musttail1.ll | 2 +- .../Transforms/Coroutines/coro-split-musttail2.ll | 2 +- .../Transforms/Coroutines/coro-split-musttail3.ll | 2 +- .../Transforms/Coroutines/coro-split-musttail4.ll | 2 +- .../Transforms/Coroutines/coro-split-musttail5.ll | 2 +- .../Transforms/Coroutines/coro-split-musttail6.ll | 2 +- .../Transforms/Coroutines/coro-split-musttail7.ll | 2 +- llvm/test/Transforms/InstCombine/and-or-icmps.ll | 131 +- llvm/test/Transforms/InstCombine/compare-signs.ll | 16 +- llvm/test/Transforms/InstCombine/icmp-and-shift.ll | 44 +- llvm/test/Transforms/InstCombine/sub.ll | 79 + .../InstSimplify/constant-fold-fp-denormal.ll | 673 + llvm/test/Transforms/LoopUnroll/scevunroll.ll | 93 + .../SLPVectorizer/X86/powi-regression.ll | 61 + llvm/test/Transforms/SimplifyCFG/pr55765.ll | 63 + .../DebugInfo/DWARF/DWARFDebugInfoTest.cpp | 6 +- llvm/unittests/Support/AlignmentTest.cpp | 45 +- llvm/unittests/Support/ParallelTest.cpp | 2 +- llvm/utils/TableGen/InstrInfoEmitter.cpp | 25 + llvm/utils/TableGen/X86RecognizableInstr.cpp | 22 +- .../clang/lib/StaticAnalyzer/Checkers/BUILD.gn | 1 + mlir/docs/Diagnostics.md | 2 +- mlir/examples/toy/Ch6/mlir/LowerToLLVM.cpp | 2 +- mlir/examples/toy/Ch7/mlir/LowerToLLVM.cpp | 2 +- mlir/include/mlir/Dialect/Async/Transforms.h | 2 +- mlir/include/mlir/Dialect/LLVMIR/LLVMOps.td | 2 +- mlir/include/mlir/Dialect/LLVMIR/ROCDLOps.td | 34 +- mlir/include/mlir/Dialect/Linalg/Utils/Utils.h | 2 +- mlir/include/mlir/Dialect/SCF/CMakeLists.txt | 12 +- mlir/include/mlir/Dialect/SCF/IR/CMakeLists.txt | 3 + mlir/include/mlir/Dialect/SCF/{ => IR}/SCF.h | 4 +- mlir/include/mlir/Dialect/SCF/{ => IR}/SCFOps.td | 0 .../{ => Transforms}/BufferizableOpInterfaceImpl.h | 4 +- .../Dialect/SCF/{ => Transforms}/CMakeLists.txt | 4 - .../mlir/Dialect/SCF/{ => Transforms}/Passes.h | 8 +- .../mlir/Dialect/SCF/{ => Transforms}/Passes.td | 0 .../mlir/Dialect/SCF/{ => Transforms}/Patterns.h | 10 +- .../SCF/{ => Transforms}/TileUsingInterface.h | 8 +- .../mlir/Dialect/SCF/{ => Transforms}/Transforms.h | 6 +- mlir/include/mlir/Dialect/SCF/Utils/Utils.h | 2 +- mlir/include/mlir/ExecutionEngine/MemRefUtils.h | 4 +- mlir/include/mlir/IR/Threading.h | 3 +- mlir/include/mlir/InitAllDialects.h | 4 +- mlir/include/mlir/InitAllPasses.h | 2 +- mlir/include/mlir/Tools/PDLL/AST/Diagnostic.h | 2 +- mlir/lib/Analysis/Presburger/Simplex.cpp | 2 +- mlir/lib/CAPI/Dialect/SCF.cpp | 2 +- .../AffineToStandard/AffineToStandard.cpp | 2 +- .../lib/Conversion/ComplexToLibm/ComplexToLibm.cpp | 2 + mlir/lib/Conversion/LinalgToLLVM/LinalgToLLVM.cpp | 2 +- .../LinalgToStandard/LinalgToStandard.cpp | 2 +- mlir/lib/Conversion/MemRefToLLVM/MemRefToLLVM.cpp | 2 +- mlir/lib/Conversion/OpenACCToSCF/OpenACCToSCF.cpp | 2 +- .../SCFToControlFlow/SCFToControlFlow.cpp | 2 +- mlir/lib/Conversion/SCFToGPU/SCFToGPU.cpp | 2 +- mlir/lib/Conversion/SCFToGPU/SCFToGPUPass.cpp | 2 +- mlir/lib/Conversion/SCFToOpenMP/SCFToOpenMP.cpp | 2 +- mlir/lib/Conversion/SCFToSPIRV/SCFToSPIRV.cpp | 2 +- mlir/lib/Conversion/SCFToSPIRV/SCFToSPIRVPass.cpp | 2 +- .../ShapeToStandard/ConvertShapeConstraints.cpp | 2 +- .../Conversion/ShapeToStandard/ShapeToStandard.cpp | 2 +- mlir/lib/Conversion/TosaToLinalg/TosaToLinalg.cpp | 2 +- .../Conversion/TosaToLinalg/TosaToLinalgNamed.cpp | 2 +- .../TosaToLinalg/TosaToLinalgNamedPass.cpp | 2 +- .../Conversion/TosaToLinalg/TosaToLinalgPass.cpp | 2 +- mlir/lib/Conversion/TosaToSCF/TosaToSCF.cpp | 2 +- mlir/lib/Conversion/TosaToSCF/TosaToSCFPass.cpp | 2 +- mlir/lib/Conversion/TosaToTensor/TosaToTensor.cpp | 2 +- mlir/lib/Conversion/VectorToGPU/VectorToGPU.cpp | 2 +- mlir/lib/Conversion/VectorToSCF/VectorToSCF.cpp | 2 +- .../lib/Dialect/Affine/Analysis/AffineAnalysis.cpp | 4 +- .../Dialect/Affine/Transforms/LoopCoalescing.cpp | 2 +- mlir/lib/Dialect/Affine/Utils/LoopUtils.cpp | 2 +- .../Transforms/UnsignedWhenEquivalent.cpp | 160 +- .../Dialect/Async/Transforms/AsyncParallelFor.cpp | 2 +- .../Async/Transforms/AsyncToAsyncRuntime.cpp | 2 +- mlir/lib/Dialect/Func/Transforms/PassDetail.h | 2 +- .../lib/Dialect/GPU/Transforms/MemoryPromotion.cpp | 2 +- .../Dialect/GPU/Transforms/ParallelLoopMapper.cpp | 2 +- mlir/lib/Dialect/Linalg/IR/LinalgOps.cpp | 4 +- .../Dialect/Linalg/Transforms/CodegenStrategy.cpp | 2 +- .../lib/Dialect/Linalg/Transforms/HoistPadding.cpp | 2 +- mlir/lib/Dialect/Linalg/Transforms/Hoisting.cpp | 2 +- .../Linalg/Transforms/LinalgStrategyPasses.cpp | 2 +- mlir/lib/Dialect/Linalg/Transforms/Loops.cpp | 2 +- mlir/lib/Dialect/Linalg/Transforms/Promotion.cpp | 4 +- mlir/lib/Dialect/Linalg/Transforms/Tiling.cpp | 2 +- mlir/lib/Dialect/Linalg/Transforms/Transforms.cpp | 2 +- mlir/lib/Dialect/Linalg/Utils/Utils.cpp | 2 +- .../lib/Dialect/Math/Transforms/ExpandPatterns.cpp | 2 +- mlir/lib/Dialect/SCF/CMakeLists.txt | 19 +- mlir/lib/Dialect/SCF/{ => IR}/CMakeLists.txt | 5 +- mlir/lib/Dialect/SCF/{ => IR}/SCF.cpp | 8 +- .../Dialect/SCF/TransformOps/SCFTransformOps.cpp | 6 +- .../SCF/Transforms/BufferizableOpInterfaceImpl.cpp | 4 +- mlir/lib/Dialect/SCF/Transforms/Bufferize.cpp | 6 +- mlir/lib/Dialect/SCF/Transforms/ForToWhile.cpp | 6 +- .../SCF/Transforms/LoopCanonicalization.cpp | 6 +- mlir/lib/Dialect/SCF/Transforms/LoopPipelining.cpp | 6 +- .../Dialect/SCF/Transforms/LoopRangeFolding.cpp | 6 +- .../Dialect/SCF/Transforms/LoopSpecialization.cpp | 6 +- .../SCF/Transforms/ParallelLoopCollapsing.cpp | 4 +- .../Dialect/SCF/Transforms/ParallelLoopFusion.cpp | 6 +- .../Dialect/SCF/Transforms/ParallelLoopTiling.cpp | 6 +- mlir/lib/Dialect/SCF/Transforms/PassDetail.h | 2 +- .../SCF/Transforms/StructuralTypeConversions.cpp | 6 +- .../Dialect/SCF/Transforms/TileUsingInterface.cpp | 2 +- .../SCF/Utils/AffineCanonicalizationUtils.cpp | 2 +- mlir/lib/Dialect/SCF/Utils/Utils.cpp | 2 +- .../Transforms/SparseTensorConversion.cpp | 2 +- .../SparseTensor/Transforms/Sparsification.cpp | 4 +- .../Tensor/IR/TensorTilingInterfaceImpl.cpp | 2 +- .../Transforms/BufferizableOpInterfaceImpl.cpp | 2 +- mlir/lib/Dialect/Tensor/Transforms/Bufferize.cpp | 2 +- .../lib/Dialect/Tensor/Transforms/SplitPadding.cpp | 2 +- .../Dialect/Vector/Transforms/VectorDistribute.cpp | 2 +- .../VectorTransferSplitRewritePatterns.cpp | 2 +- .../Dialect/Vector/Transforms/VectorTransforms.cpp | 2 +- mlir/lib/IR/BuiltinTypes.cpp | 6 +- mlir/lib/Pass/Pass.cpp | 2 +- mlir/lib/Rewrite/ByteCode.cpp | 4 +- mlir/lib/TableGen/AttrOrTypeDef.cpp | 12 +- mlir/lib/TableGen/Constraint.cpp | 2 +- mlir/lib/Target/Cpp/TranslateRegistration.cpp | 2 +- mlir/lib/Target/Cpp/TranslateToCpp.cpp | 2 +- .../Dialect/OpenMP/OpenMPToLLVMIRTranslation.cpp | 5 +- mlir/lib/Tools/PDLL/AST/Types.cpp | 2 +- mlir/lib/Tools/lsp-server-support/Transport.cpp | 2 +- mlir/lib/Transforms/Utils/DialectConversion.cpp | 2 +- mlir/python/mlir/dialects/SCFOps.td | 2 +- .../Conversion/ComplexToLibm/convert-to-libm.mlir | 13 + mlir/test/Dialect/LLVMIR/rocdl.mlir | 76 +- mlir/test/lib/Dialect/Affine/TestLoopMapping.cpp | 2 +- .../lib/Dialect/GPU/TestGpuMemoryPromotion.cpp | 2 +- .../Dialect/Linalg/TestLinalgFusionTransforms.cpp | 2 +- mlir/test/lib/Dialect/Math/TestExpandMath.cpp | 2 +- .../lib/Dialect/SCF/TestLoopParametricTiling.cpp | 2 +- mlir/test/lib/Dialect/SCF/TestLoopUnrolling.cpp | 2 +- mlir/test/lib/Dialect/SCF/TestSCFUtils.cpp | 4 +- .../lib/Dialect/Tensor/TestTensorTransforms.cpp | 2 +- mlir/test/lib/Dialect/Test/TestDialect.cpp | 2 +- .../lib/Dialect/Vector/TestVectorTransforms.cpp | 2 +- .../TilingInterface/TestTilingInterface.cpp | 4 +- mlir/test/mlir-tblgen/attr-or-type-format.td | 4 +- mlir/tools/mlir-tblgen/AttrOrTypeFormatGen.cpp | 2 +- openmp/libomptarget/DeviceRTL/CMakeLists.txt | 51 +- polly/lib/Support/ScopHelper.cpp | 4 +- polly/lib/Transform/ManualOptimizer.cpp | 4 +- polly/lib/Transform/ScheduleTreeTransform.cpp | 2 +- utils/bazel/llvm-project-overlay/mlir/BUILD.bazel | 38 +- 430 files changed, 28453 insertions(+), 5347 deletions(-) create mode 100644 bolt/test/runtime/X86/pie-exceptions-split.test create mode 100644 clang/lib/StaticAnalyzer/Checkers/ErrnoChecker.cpp create mode 100644 clang/test/Analysis/errno-notes.c create mode 100644 clang/test/Analysis/errno-options.c create mode 100644 clang/test/CodeGenCXX/atomic-builtin-compound-assignment-overload.cpp create mode 100644 clang/test/SemaCXX/atomic-builtin-compound-assignment-overload.cpp rename flang/test/Fir/Todo/{cordinate_of_1.fir => coordinate_of_1.fir} (91%) rename flang/test/Fir/Todo/{cordinate_of_2.fir => coordinate_of_2.fir} (85%) rename flang/test/Fir/Todo/{cordinate_of_3.fir => coordinate_of_3.fir} (87%) rename flang/test/Fir/Todo/{cordinate_of_4.fir => coordinate_of_4.fir} (91%) rename flang/test/Fir/Todo/{cordinate_of_5.fir => coordinate_of_5.fir} (100%) rename flang/test/Fir/Todo/{cordinate_of_6.fir => coordinate_of_6.fir} (100%) delete mode 100644 lld/include/lld/Core/AbsoluteAtom.h delete mode 100644 lld/include/lld/Core/ArchiveLibraryFile.h delete mode 100644 lld/include/lld/Core/Atom.h delete mode 100644 lld/include/lld/Core/DefinedAtom.h delete mode 100644 lld/include/lld/Core/Error.h delete mode 100644 lld/include/lld/Core/File.h delete mode 100644 lld/include/lld/Core/Instrumentation.h delete mode 100644 lld/include/lld/Core/LinkingContext.h delete mode 100644 lld/include/lld/Core/Node.h delete mode 100644 lld/include/lld/Core/Pass.h delete mode 100644 lld/include/lld/Core/PassManager.h delete mode 100644 lld/include/lld/Core/Reader.h delete mode 100644 lld/include/lld/Core/Reference.h delete mode 100644 lld/include/lld/Core/Resolver.h delete mode 100644 lld/include/lld/Core/SharedLibraryAtom.h delete mode 100644 lld/include/lld/Core/SharedLibraryFile.h delete mode 100644 lld/include/lld/Core/Simple.h delete mode 100644 lld/include/lld/Core/SymbolTable.h delete mode 100644 lld/include/lld/Core/UndefinedAtom.h delete mode 100644 lld/include/lld/Core/Writer.h create mode 100644 llvm/test/CodeGen/AArch64/sme-intrinsics-zero.ll create mode 100644 llvm/test/CodeGen/LoongArch/bstrpick_d.ll create mode 100644 llvm/test/CodeGen/LoongArch/bstrpick_w.ll create mode 100644 llvm/test/CodeGen/LoongArch/ir-instruction/and.ll create mode 100644 llvm/test/CodeGen/LoongArch/ir-instruction/ashr.ll create mode 100644 llvm/test/CodeGen/LoongArch/ir-instruction/fadd.ll create mode 100644 llvm/test/CodeGen/LoongArch/ir-instruction/fcmp-dbl.ll create mode 100644 llvm/test/CodeGen/LoongArch/ir-instruction/fcmp-flt.ll create mode 100644 llvm/test/CodeGen/LoongArch/ir-instruction/fdiv.ll create mode 100644 llvm/test/CodeGen/LoongArch/ir-instruction/fmul.ll create mode 100644 llvm/test/CodeGen/LoongArch/ir-instruction/fneg.ll create mode 100644 llvm/test/CodeGen/LoongArch/ir-instruction/fsub.ll create mode 100644 llvm/test/CodeGen/LoongArch/ir-instruction/icmp.ll create mode 100644 llvm/test/CodeGen/LoongArch/ir-instruction/lshr.ll create mode 100644 llvm/test/CodeGen/LoongArch/ir-instruction/or.ll create mode 100644 llvm/test/CodeGen/LoongArch/ir-instruction/select-bare-dbl.ll create mode 100644 llvm/test/CodeGen/LoongArch/ir-instruction/select-bare-flt.ll create mode 100644 llvm/test/CodeGen/LoongArch/ir-instruction/select-bare-int.ll create mode 100644 llvm/test/CodeGen/LoongArch/ir-instruction/select-fpcc-dbl.ll create mode 100644 llvm/test/CodeGen/LoongArch/ir-instruction/select-fpcc-flt.ll create mode 100644 llvm/test/CodeGen/LoongArch/ir-instruction/select-fpcc-int.ll create mode 100644 llvm/test/CodeGen/LoongArch/ir-instruction/select-icc-dbl.ll create mode 100644 llvm/test/CodeGen/LoongArch/ir-instruction/select-icc-flt.ll create mode 100644 llvm/test/CodeGen/LoongArch/ir-instruction/select-icc-int.ll create mode 100644 llvm/test/CodeGen/LoongArch/ir-instruction/sext-zext-trunc.ll create mode 100644 llvm/test/CodeGen/LoongArch/ir-instruction/shl.ll create mode 100644 llvm/test/CodeGen/LoongArch/ir-instruction/sub.ll create mode 100644 llvm/test/CodeGen/LoongArch/ir-instruction/xor.ll create mode 100644 llvm/test/CodeGen/LoongArch/shift-masked-shamt.ll create mode 100644 llvm/test/CodeGen/RISCV/pr56110.ll create mode 100644 llvm/test/CodeGen/Thumb2/mve-pipelineloops.ll delete mode 100644 llvm/test/CodeGen/WebAssembly/externref-undef.ll delete mode 100644 llvm/test/MC/Disassembler/AMDGPU/gfx11_asm_vop3_dpp16.txt delete mode 100644 llvm/test/MC/Disassembler/AMDGPU/gfx11_asm_vop3_dpp8.txt create mode 100644 llvm/test/MC/Disassembler/AMDGPU/gfx11_dasm_vop3_dpp16.txt create mode 100644 llvm/test/MC/Disassembler/AMDGPU/gfx11_dasm_vop3_dpp8.txt create mode 100644 llvm/test/Transforms/InstSimplify/constant-fold-fp-denormal.ll create mode 100644 llvm/test/Transforms/SLPVectorizer/X86/powi-regression.ll create mode 100644 llvm/test/Transforms/SimplifyCFG/pr55765.ll create mode 100644 mlir/include/mlir/Dialect/SCF/IR/CMakeLists.txt rename mlir/include/mlir/Dialect/SCF/{ => IR}/SCF.h (97%) rename mlir/include/mlir/Dialect/SCF/{ => IR}/SCFOps.td (100%) rename mlir/include/mlir/Dialect/SCF/{ => Transforms}/BufferizableOpInterfaceImpl.h (82%) copy mlir/include/mlir/Dialect/SCF/{ => Transforms}/CMakeLists.txt (65%) rename mlir/include/mlir/Dialect/SCF/{ => Transforms}/Passes.h (93%) rename mlir/include/mlir/Dialect/SCF/{ => Transforms}/Passes.td (100%) rename mlir/include/mlir/Dialect/SCF/{ => Transforms}/Patterns.h (89%) rename mlir/include/mlir/Dialect/SCF/{ => Transforms}/TileUsingInterface.h (93%) rename mlir/include/mlir/Dialect/SCF/{ => Transforms}/Transforms.h (97%) copy mlir/lib/Dialect/SCF/{ => IR}/CMakeLists.txt (68%) rename mlir/lib/Dialect/SCF/{ => IR}/SCF.cpp (99%) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-stable-allmodconfig updated (f15df870 -> cdedc0b8)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-stable-allmodconfig in repository toolchain/ci/base-artifacts. from f15df870 3: reset: llvm-6f348b146b69a50d5fb1b9fbfd14bc1d204e45c4: 37 new cdedc0b8 4: update: llvm-d3919a8cc5031fd3d8c1ce3188abc0d7551306fb: 37 The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log.xz | Bin 1588 -> 1612 bytes 02-prepare_abe/console.log.xz | Bin 2716 -> 2752 bytes 03-build_abe-binutils/console.log.xz | Bin 29600 -> 29768 bytes 04-build_kernel_llvm/console.log.xz | Bin 63740 -> 63532 bytes 05-build_abe-qemu/console.log.xz | Bin 33768 -> 34076 bytes 06-build_linux/console.log.xz | Bin 5316 -> 5496 bytes 08-check_regression/console.log.xz | Bin 1296 -> 476 bytes 08-check_regression/jira-body.txt | 2 -- 08-check_regression/mail-body.txt | 30 ----------------- 08-check_regression/mail-subject.txt | 1 - 08-check_regression/results.regressions | 4 --- 08-check_regression/trigger-bisect | 2 -- 09-update_baseline/console.log | 58 +++++++++++++++++++++++++++++--- jenkins/manifest.sh | 10 +++--- mail/jira-body.txt | 5 --- mail/mail-body.txt | 33 ------------------ mail/mail-subject.txt | 1 - reset-baseline | 0 results | 4 --- 19 files changed, 58 insertions(+), 92 deletions(-) delete mode 100644 08-check_regression/jira-body.txt delete mode 100644 08-check_regression/mail-body.txt delete mode 100644 08-check_regression/mail-subject.txt delete mode 100644 08-check_regression/results.regressions delete mode 100644 08-check_regression/trigger-bisect delete mode 100644 mail/jira-body.txt delete mode 100644 mail/mail-body.txt delete mode 100644 mail/mail-subject.txt delete mode 100644 reset-baseline -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_kernel/llvm-release-aarch64-stable-allyesconfig updated (a06ed65fce -> 8e001ed8f2)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-release-aarch64-stable-allyesconfig in repository toolchain/ci/binutils-gdb. from a06ed65fce Automatic date update in version.in adds 5cc2bdc75b Automatic date update in version.in adds f0b5a0b568 Automatic date update in version.in adds 6b2a26c63b Automatic date update in version.in adds 8e001ed8f2 Automatic date update in version.in No new revisions were added by this update. Summary of changes: bfd/version.h | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-release-aarch64-stable-allyesconfig updated (0a0cea91 -> 0f3bb173)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-release-aarch64-stable-allyesconfig in repository toolchain/ci/base-artifacts. discards 0a0cea91 2: update: binutils-llvm-linux-qemu: 20722 new 0f3bb173 2: update: binutils-llvm-linux-qemu: 20722 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (0a0cea91) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-release-aarc [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log.xz | Bin 1596 -> 1568 bytes 02-prepare_abe/console.log.xz | Bin 2732 -> 2744 bytes 03-build_abe-binutils/console.log.xz | Bin 30192 -> 30452 bytes 04-build_kernel_llvm/console.log.xz | Bin 60904 -> 60788 bytes 05-build_abe-qemu/console.log.xz | Bin 32128 -> 33316 bytes 06-build_linux/console.log.xz | Bin 4396 -> 4532 bytes 08-check_regression/console.log.xz | Bin 476 -> 484 bytes 09-update_baseline/console.log | 134 +++++++++++++++++------------------ jenkins/manifest.sh | 16 ++--- 9 files changed, 75 insertions(+), 75 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years

Jump to page:

2025

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

Tcwg-commits June 2022