Tcwg-commits February 2022

tcwg-commits@lists.linaro.org

5 participants
9652 discussions

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_gcc_bootstrap/master-arm-bootstrap updated (bc85f56bfd -> e94b2738a1)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gcc_bootstrap/master-arm-bootstrap in repository toolchain/ci/binutils-gdb. from bc85f56bfd Automatic date update in version.in adds d0b2f561a1 sim: testsuite: cleanup the istarget * logic adds 7443cb7479 sim/testsuite/cris/c/stat3.c: Fix formatting nit adds e94b2738a1 sim/common: Improve sim_dump_memory head comment No new revisions were added by this update. Summary of changes: sim/common/sim-memopt.c | 3 +- sim/testsuite/aarch64/allinsn.exp | 17 +++++------ sim/testsuite/arm/allinsn.exp | 22 ++++++-------- sim/testsuite/arm/iwmmxt/iwmmxt.exp | 22 ++++++-------- sim/testsuite/arm/misc.exp | 22 ++++++-------- sim/testsuite/arm/thumb/allthumb.exp | 22 ++++++-------- sim/testsuite/arm/xscale/xscale.exp | 22 ++++++-------- sim/testsuite/avr/allinsn.exp | 17 +++++------ sim/testsuite/bfin/allinsn.exp | 17 +++++------ sim/testsuite/bpf/allinsn.exp | 26 +++++++---------- sim/testsuite/cr16/allinsn.exp | 28 ++++++++---------- sim/testsuite/cr16/misc.exp | 28 ++++++++---------- sim/testsuite/cris/asm/asm.exp | 48 +++++++++++++++---------------- sim/testsuite/cris/c/stat3.c | 2 +- sim/testsuite/d10v/allinsn.exp | 17 +++++------ sim/testsuite/example-synacor/allinsn.exp | 21 ++++++-------- sim/testsuite/frv/allinsn-a-b.exp | 3 +- sim/testsuite/frv/allinsn-c.exp | 3 +- sim/testsuite/frv/allinsn-d-h.exp | 3 +- sim/testsuite/frv/allinsn-i-l.exp | 3 +- sim/testsuite/frv/allinsn-m.exp | 3 +- sim/testsuite/frv/allinsn-n.exp | 3 +- sim/testsuite/frv/allinsn-o-s.exp | 3 +- sim/testsuite/frv/allinsn-t-z.exp | 3 +- sim/testsuite/frv/fr400/allinsn.exp | 21 ++++++-------- sim/testsuite/frv/fr500/allinsn.exp | 21 ++++++-------- sim/testsuite/frv/fr550/allinsn.exp | 21 ++++++-------- sim/testsuite/frv/interrupts.exp | 21 ++++++-------- sim/testsuite/frv/misc.exp | 21 ++++++-------- sim/testsuite/frv/parallel.exp | 21 ++++++-------- sim/testsuite/ft32/allinsn.exp | 17 +++++------ sim/testsuite/h8300/allinsn.exp | 16 ++++------- sim/testsuite/iq2000/allinsn.exp | 17 +++++------ sim/testsuite/lm32/allinsn.exp | 17 +++++------ sim/testsuite/m32c/allinsn.exp | 17 +++++------ sim/testsuite/m32r/allinsn.exp | 23 ++++++--------- sim/testsuite/m32r/misc.exp | 23 ++++++--------- sim/testsuite/m68hc11/allinsn.exp | 17 +++++------ sim/testsuite/mcore/allinsn.exp | 17 +++++------ sim/testsuite/microblaze/allinsn.exp | 17 +++++------ sim/testsuite/mn10300/allinsn.exp | 17 +++++------ sim/testsuite/moxie/allinsn.exp | 17 +++++------ sim/testsuite/msp430/allinsn.exp | 17 +++++------ sim/testsuite/or1k/alltests.exp | 19 +++++------- sim/testsuite/pru/allinsn.exp | 17 +++++------ sim/testsuite/riscv/allinsn.exp | 17 +++++------ sim/testsuite/sh/allinsn.exp | 6 ++-- sim/testsuite/v850/allinsns.exp | 29 +++++++++---------- 48 files changed, 335 insertions(+), 469 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

2 years, 9 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_gcc_bootstrap/master-arm-bootstrap updated (679a2100 -> bbc81257)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gcc_bootstrap/master-arm-bootstrap in repository toolchain/ci/base-artifacts. discards 679a2100 0: update: binutils-gcc: 2 new bbc81257 0: update: binutils-gcc: 2 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (679a2100) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_gcc_bootstrap/master-arm [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log.xz | Bin 1532 -> 1508 bytes 02-prepare_abe/console.log.xz | Bin 2756 -> 2756 bytes 04-build_abe-binutils/console.log.xz | Bin 52120 -> 52064 bytes 05-build_abe-bootstrap/console.log.xz | Bin 461840 -> 465288 bytes 06-check_regression/console.log.xz | Bin 416 -> 416 bytes 07-update_baseline/console.log | 16 ++++++++-------- jenkins/manifest.sh | 12 ++++++------ 7 files changed, 14 insertions(+), 14 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

2 years, 9 months

[toolchain/ci/gdb] branch linaro-local/ci/tcwg_gnu_native_check_binutils/master-aarch64 updated (3c4c0a18c8 -> e94b2738a1)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu_native_check_binutils/master-aarch64 in repository toolchain/ci/gdb. from 3c4c0a18c8 x86-64: Use MAXPAGESIZE for the relro segment alignment adds e6b3636709 gdb: add a symbol* argument to get_return_value adds 0b35f123c2 gdb: Respect the DW_CC_nocall attribute adds ce20459e16 x86: Add has_sib to struct instr_info adds e63f65fea9 sim/testsuite: Default global_cc_os and global_cc_works properly adds 3319ba7a8d i386: Update I386_NEED_DYNAMIC_RELOC_TYPE_P for DT_TEXTREL adds bc85f56bfd Automatic date update in version.in adds d0b2f561a1 sim: testsuite: cleanup the istarget * logic adds 7443cb7479 sim/testsuite/cris/c/stat3.c: Fix formatting nit adds e94b2738a1 sim/common: Improve sim_dump_memory head comment No new revisions were added by this update. Summary of changes: bfd/elfxx-x86.h | 1 + bfd/version.h | 2 +- gdb/gdbtypes.c | 11 +++ gdb/gdbtypes.h | 10 +++ gdb/infcall.c | 5 ++ gdb/infcmd.c | 20 +++-- gdb/inferior.h | 10 ++- gdb/python/py-finishbreakpoint.c | 57 +++++++------ gdb/stack.c | 18 +++- .../{main-foo.c => calling-convention.c} | 7 +- gdb/testsuite/gdb.dwarf2/calling-convention.exp | 97 ++++++++++++++++++++++ ld/testsuite/ld-i386/i386.exp | 1 + ld/testsuite/ld-i386/{warn1.d => pr28894.d} | 1 - ld/testsuite/ld-i386/pr28894.s | 7 ++ opcodes/i386-dis.c | 17 ++-- sim/common/sim-memopt.c | 3 +- sim/testsuite/aarch64/allinsn.exp | 17 ++-- sim/testsuite/arm/allinsn.exp | 22 ++--- sim/testsuite/arm/iwmmxt/iwmmxt.exp | 22 ++--- sim/testsuite/arm/misc.exp | 22 ++--- sim/testsuite/arm/thumb/allthumb.exp | 22 ++--- sim/testsuite/arm/xscale/xscale.exp | 22 ++--- sim/testsuite/avr/allinsn.exp | 17 ++-- sim/testsuite/bfin/allinsn.exp | 17 ++-- sim/testsuite/bpf/allinsn.exp | 26 +++--- sim/testsuite/cr16/allinsn.exp | 28 +++---- sim/testsuite/cr16/misc.exp | 28 +++---- sim/testsuite/cris/asm/asm.exp | 48 +++++------ sim/testsuite/cris/c/stat3.c | 2 +- sim/testsuite/d10v/allinsn.exp | 17 ++-- sim/testsuite/example-synacor/allinsn.exp | 21 ++--- sim/testsuite/frv/allinsn-a-b.exp | 3 +- sim/testsuite/frv/allinsn-c.exp | 3 +- sim/testsuite/frv/allinsn-d-h.exp | 3 +- sim/testsuite/frv/allinsn-i-l.exp | 3 +- sim/testsuite/frv/allinsn-m.exp | 3 +- sim/testsuite/frv/allinsn-n.exp | 3 +- sim/testsuite/frv/allinsn-o-s.exp | 3 +- sim/testsuite/frv/allinsn-t-z.exp | 3 +- sim/testsuite/frv/fr400/allinsn.exp | 21 ++--- sim/testsuite/frv/fr500/allinsn.exp | 21 ++--- sim/testsuite/frv/fr550/allinsn.exp | 21 ++--- sim/testsuite/frv/interrupts.exp | 21 ++--- sim/testsuite/frv/misc.exp | 21 ++--- sim/testsuite/frv/parallel.exp | 21 ++--- sim/testsuite/ft32/allinsn.exp | 17 ++-- sim/testsuite/h8300/allinsn.exp | 16 ++-- sim/testsuite/iq2000/allinsn.exp | 17 ++-- sim/testsuite/lib/sim-defs.exp | 6 +- sim/testsuite/lm32/allinsn.exp | 17 ++-- sim/testsuite/m32c/allinsn.exp | 17 ++-- sim/testsuite/m32r/allinsn.exp | 23 ++--- sim/testsuite/m32r/misc.exp | 23 ++--- sim/testsuite/m68hc11/allinsn.exp | 17 ++-- sim/testsuite/mcore/allinsn.exp | 17 ++-- sim/testsuite/microblaze/allinsn.exp | 17 ++-- sim/testsuite/mn10300/allinsn.exp | 17 ++-- sim/testsuite/moxie/allinsn.exp | 17 ++-- sim/testsuite/msp430/allinsn.exp | 17 ++-- sim/testsuite/or1k/alltests.exp | 19 ++--- sim/testsuite/pru/allinsn.exp | 17 ++-- sim/testsuite/riscv/allinsn.exp | 17 ++-- sim/testsuite/sh/allinsn.exp | 6 +- sim/testsuite/v850/allinsns.exp | 29 +++---- 64 files changed, 551 insertions(+), 523 deletions(-) copy gdb/testsuite/gdb.dwarf2/{main-foo.c => calling-convention.c} (91%) create mode 100644 gdb/testsuite/gdb.dwarf2/calling-convention.exp copy ld/testsuite/ld-i386/{warn1.d => pr28894.d} (74%) create mode 100644 ld/testsuite/ld-i386/pr28894.s -- To stop receiving notification emails like this one, please contact the administrator of this repository.

2 years, 9 months

[toolchain/ci/glibc] branch linaro-local/ci/tcwg_gnu_native_check_binutils/master-aarch64 updated (a5659cf27d -> 0281c7a7ec)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu_native_check_binutils/master-aarch64 in repository toolchain/ci/glibc. from a5659cf27d x86-64: Define __memcmpeq in ld.so adds 0281c7a7ec String: Strength memset tests in test-memset.c No new revisions were added by this update. Summary of changes: string/test-memset.c | 36 +++++++++++++++++++++--------------- 1 file changed, 21 insertions(+), 15 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

2 years, 9 months

[toolchain/ci/linux] branch linaro-local/ci/tcwg_gnu_native_check_binutils/master-aarch64 updated (d567f5db412e -> c5d9ae265b10)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu_native_check_binutils/master-aarch64 in repository toolchain/ci/linux. from d567f5db412e Merge tag 'regulator-fix-v5.17-rc4' of git://git.kernel.or [...] adds 3149efcdf2c6 PCI: hv: Fix NUMA node assignment when kernel boots with c [...] adds 8bc69f86328e Drivers: hv: vmbus: Fix memory leak in vmbus_add_channel_kobj adds 6bf625a4140f Drivers: hv: vmbus: Rework use of DMA_BIT_MASK(64) adds ffc58bc4af93 Drivers: hv: utils: Make use of the helper macro LIST_HEAD() adds c24449b32109 Merge tag 'hyperv-fixes-signed-20220215' of git://git.kern [...] adds 9129886b8818 parisc: Drop __init from map_pages declaration adds b7d6f44a0fa7 parisc: Fix data TLB miss in sba_unmap_sg adds d7da660cab47 parisc: Fix sglist access in ccio-dma.c adds 18a1d5e19453 parisc: Add ioread64_lo_hi() and iowrite64_lo_hi() adds b160628e9ebc parisc: Show error if wrong 32/64-bit compiler is being used adds dbd0b42350d5 parisc: Fix some apparent put_user() failures adds 6e8793674bb0 serial: parisc: GSC: fix build when IOSAPIC is not set adds 2572da44a511 Merge tag 'for-5.17/parisc-3' of git://git.kernel.org/pub/ [...] adds ea0eba69a2a8 btrfs: don't hold CPU for too long when defragging a file adds 0d1ffa2228cb btrfs: defrag: don't try to defrag extents which are under [...] adds a0f0cf8341e3 btrfs: get rid of warning on transaction commit when using [...] adds 2e7be9db125a btrfs: send: in case of IO error log it adds 705d84a366cf Merge tag 'for-5.17-rc4-tag' of git://git.kernel.org/pub/s [...] adds e26a78057c25 HID: apple: Set the tilde quirk flag on the Wellspring 5 a [...] adds 817b8b9c5396 HID: elo: fix memory leak in elo_probe adds 2787710f73fc HID: i2c-hid: goodix: Fix a lockdep splat adds a7072c01c3ac HID: amd_sfh: Increase sensor command timeout adds 91aaea527bc3 HID: amd_sfh: Add illuminance mask to limit ALS max value adds fd5dd6acd8f8 HID:Add support for UGTABLET WP5540 adds 0cf74235f440 HID: amd_sfh: Handle amd_sfh work buffer in PM ops adds aa0b724a2bf0 HID: amd_sfh: Correct the structure field name adds b300667b33b2 HID: amd_sfh: Disable the interrupt for all command adds fb75a3791a80 HID: amd_sfh: Add functionality to clear interrupts adds 7f016b35ca76 HID: amd_sfh: Add interrupt handler to process interrupts adds a254a9da455c Merge branch 'for-linus' of git://git.kernel.org/pub/scm/l [...] adds dd4589eee99d Revert "svm: Add warning message for AVIC IPI invalid target" adds c53bbe2145f5 KVM: x86: SVM: don't passthrough SMAP/SMEP/PKE bits in !NP [...] adds e1779c2714c3 KVM: x86: nSVM: fix potential NULL derefernce on nested migration adds e8efa4ff0037 KVM: x86: nSVM: mark vmcb01 as dirty when restoring SMM sa [...] adds 759cbd59674a KVM: x86: nSVM/nVMX: set nested_run_pending on VM entry wh [...] adds 91f673b3e1bd KVM: x86: nSVM: expose clean bit support to the guest adds 2b0ecccb5531 KVM: x86: nSVM: deal with L1 hypervisor that intercepts in [...] adds 755c2bf87860 KVM: x86: lapic: don't touch irr_pending in kvm_apic_updat [...] adds 391503528257 KVM: x86: SVM: move avic definitions from AMD's spec to svm.h adds fcb732d8f8cf KVM: x86/xen: Fix runstate updates to be atomic when preem [...] adds 5bfa685e62e9 KVM: arm64: vgic: Read HW interrupt pending state from the HW adds ed343aa85718 Merge tag 'kvmarm-fixes-5.17-3' of git://git.kernel.org/pu [...] adds 0316dbb9a017 selftests: kvm: Remove absent target file adds 0a5f784273aa KVM: SVM: extract avic_ring_doorbell adds 30811174f0db KVM: SVM: set IRR in svm_deliver_interrupt adds 66fa226c131f KVM: SVM: fix race between interrupt delivery and AVIC inhibition adds b8bfee85f130 KVM: x86/pmu: Don't truncate the PerfEvtSeln MSR when crea [...] adds 710c47651431 KVM: x86/pmu: Use AMD64_RAW_EVENT_MASK for PERF_TYPE_RAW adds c5d9ae265b10 Merge tag 'for-linus' of git://git.kernel.org/pub/scm/virt [...] No new revisions were added by this update. Summary of changes: arch/arm64/kvm/vgic/vgic-mmio.c | 2 + arch/parisc/include/asm/bitops.h | 8 ++ arch/parisc/include/asm/uaccess.h | 29 +++---- arch/parisc/lib/iomap.c | 18 ++++ arch/parisc/mm/init.c | 9 +- arch/x86/include/asm/msr-index.h | 1 + arch/x86/include/asm/svm.h | 36 ++++++++ arch/x86/kvm/lapic.c | 7 +- arch/x86/kvm/pmu.c | 7 +- arch/x86/kvm/svm/avic.c | 93 +++++---------------- arch/x86/kvm/svm/nested.c | 26 +++--- arch/x86/kvm/svm/svm.c | 85 ++++++++++++++++--- arch/x86/kvm/svm/svm.h | 15 +--- arch/x86/kvm/vmx/vmx.c | 1 + arch/x86/kvm/x86.c | 4 +- arch/x86/kvm/xen.c | 97 +++++++++++++++------- drivers/hid/amd-sfh-hid/amd_sfh_pcie.c | 76 ++++++++++++++++- drivers/hid/amd-sfh-hid/amd_sfh_pcie.h | 4 +- .../amd-sfh-hid/hid_descriptor/amd_sfh_hid_desc.c | 4 +- drivers/hid/hid-apple.c | 16 ++-- drivers/hid/hid-elo.c | 1 + drivers/hid/hid-ids.h | 1 + drivers/hid/hid-quirks.c | 1 + drivers/hid/i2c-hid/i2c-hid-of-goodix.c | 28 +++---- drivers/hv/hv_utils_transport.c | 2 +- drivers/hv/vmbus_drv.c | 9 +- drivers/parisc/ccio-dma.c | 3 +- drivers/parisc/sba_iommu.c | 3 +- drivers/pci/controller/pci-hyperv.c | 13 ++- drivers/tty/serial/8250/8250_gsc.c | 2 +- fs/btrfs/ioctl.c | 5 ++ fs/btrfs/send.c | 4 + fs/btrfs/transaction.c | 12 ++- include/linux/hyperv.h | 1 + tools/testing/selftests/kvm/Makefile | 1 - 35 files changed, 422 insertions(+), 202 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

2 years, 9 months

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_gnu_native_check_binutils/master-aarch64 updated (2c3309e3d0f -> 02332764396)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu_native_check_binutils/master-aarch64 in repository toolchain/ci/gcc. from 2c3309e3d0f c++: TTP in member alias template [PR104107] adds 6a0d6e7ca9b openmp: Make finalize_task_copyfn order reproduceable [PR104517] adds c4c0aa60891 sanitizer: Use glibc _thread_db_sizeof_pthread symbol if present adds d8b6da8dd15 tree-optimization/104519 - adjust PR100499 niter fix adds 2801f23fb82 fold, simplify-rtx: Punt on non-representable floating poin [...] adds 0863d0ede34 cygwin: Fix up -Werror=format-diag errors [PR104536] adds 3939c1b1127 Fortran/OpenMP: Fix depend-clause handling adds d03a67dc692 tree-optimization/104543 - fix unroll-and-jam precondition adds 6cfb7ffb659 libstdc++: Add missing constexpr to uses-allocator construc [...] adds 63a9328cb8c vect: Fix early free adds 4963079769c vect+aarch64: Fix ldp_stp_* regressions adds fd77b1208dd aarch64: Add +nosve to tests adds 65df3aefaa6 aarch64: Fix store_v2vec_lanes.c failure adds 8e84b2b37a5 aarch64: Fix subs_compare_2.c regression [PR100874] adds 4d74ea55173 Fortran/OpenMP: Fix depend-clause handling for c_ptr adds 1e2fe6715a9 analyzer: fix uninit false +ve due to optimized conditional [...] adds 84832cab6e4 analyzer: fix ICE on cast to NULL type [PR104524] adds e15425e899e Use GORI to evaluate arguments of a COND_EXPR. adds 3d8d8e34f79 rs6000: Retry tbegin. instructions that can fail intermittently adds 875e493bf5e Daily bump. new 6e74122f0de c-family: Fix up shorten_compare for decimal vs. non-decima [...] new 02332764396 openmp: For min/max omp atomic compare forms verify arg typ [...] The 2 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/ChangeLog | 82 +++++++ gcc/DATESTAMP | 2 +- gcc/analyzer/ChangeLog | 19 ++ gcc/analyzer/exploded-graph.h | 2 + gcc/analyzer/region-model-manager.cc | 5 +- gcc/analyzer/region-model.cc | 111 +++++++++ gcc/analyzer/region-model.h | 5 + gcc/c-family/c-common.cc | 6 +- gcc/c-family/c-omp.cc | 9 +- gcc/config/aarch64/aarch64-protos.h | 1 + gcc/config/aarch64/aarch64.cc | 244 +++++++++++++++++++ gcc/config/aarch64/aarch64.md | 27 +++ gcc/config/i386/host-cygwin.cc | 16 +- gcc/cp/ChangeLog | 10 + gcc/fold-const.cc | 40 ++-- gcc/fold-const.h | 1 + gcc/fortran/ChangeLog | 10 + gcc/fortran/trans-openmp.cc | 49 +++- gcc/gimple-fold.cc | 4 +- gcc/gimple-loop-jam.cc | 10 +- gcc/gimple-range-fold.cc | 12 + gcc/gimple-range-gori.cc | 96 +++++++- gcc/gimple-range-gori.h | 2 + gcc/omp-low.cc | 9 +- gcc/simplify-rtx.cc | 2 +- gcc/testsuite/ChangeLog | 105 +++++++++ gcc/testsuite/c-c++-common/gomp/atomic-31.c | 11 + gcc/testsuite/gcc.dg/analyzer/pr102692-2.c | 22 ++ gcc/testsuite/gcc.dg/analyzer/pr104524.c | 9 + .../gcc.dg/analyzer/{ => torture}/pr102692.c | 4 +- gcc/testsuite/gcc.dg/dfp/pr104510.c | 12 + gcc/testsuite/gcc.dg/gomp/pr104517.c | 54 +++++ gcc/testsuite/gcc.dg/pr104522.c | 14 ++ gcc/testsuite/gcc.dg/pr104526.c | 15 ++ gcc/testsuite/gcc.dg/torture/pr104519.c | 10 + gcc/testsuite/gcc.dg/torture/pr104543.c | 21 ++ gcc/testsuite/gcc.target/aarch64/ldp_stp_14.c | 89 +++++++ gcc/testsuite/gcc.target/aarch64/ldp_stp_14.h | 50 ++++ gcc/testsuite/gcc.target/aarch64/ldp_stp_15.c | 137 +++++++++++ gcc/testsuite/gcc.target/aarch64/ldp_stp_16.c | 133 +++++++++++ gcc/testsuite/gcc.target/aarch64/ldp_stp_17.c | 120 ++++++++++ gcc/testsuite/gcc.target/aarch64/ldp_stp_18.c | 123 ++++++++++ gcc/testsuite/gcc.target/aarch64/ldp_stp_19.c | 6 + gcc/testsuite/gcc.target/aarch64/ldp_stp_5.c | 2 +- gcc/testsuite/gcc.target/aarch64/max_plus_1.c | 149 ++++++++++++ gcc/testsuite/gcc.target/aarch64/max_plus_2.c | 35 +++ gcc/testsuite/gcc.target/aarch64/max_plus_3.c | 35 +++ gcc/testsuite/gcc.target/aarch64/max_plus_4.c | 30 +++ gcc/testsuite/gcc.target/aarch64/max_plus_5.c | 35 +++ gcc/testsuite/gcc.target/aarch64/max_plus_6.c | 9 + gcc/testsuite/gcc.target/aarch64/max_plus_7.c | 35 +++ gcc/testsuite/gcc.target/aarch64/min_plus_1.c | 149 ++++++++++++ gcc/testsuite/gcc.target/aarch64/min_plus_2.c | 35 +++ gcc/testsuite/gcc.target/aarch64/min_plus_3.c | 35 +++ gcc/testsuite/gcc.target/aarch64/min_plus_4.c | 30 +++ gcc/testsuite/gcc.target/aarch64/min_plus_5.c | 35 +++ gcc/testsuite/gcc.target/aarch64/min_plus_6.c | 9 + gcc/testsuite/gcc.target/aarch64/min_plus_7.c | 35 +++ gcc/testsuite/gcc.target/aarch64/shl-combine-2.c | 2 + gcc/testsuite/gcc.target/aarch64/shl-combine-3.c | 2 + gcc/testsuite/gcc.target/aarch64/shl-combine-4.c | 2 + gcc/testsuite/gcc.target/aarch64/shl-combine-5.c | 2 + .../gcc.target/aarch64/store_v2vec_lanes.c | 2 +- gcc/testsuite/gcc.target/aarch64/xtn-combine-1.c | 2 + gcc/testsuite/gcc.target/aarch64/xtn-combine-2.c | 2 + gcc/testsuite/gcc.target/aarch64/xtn-combine-3.c | 2 + gcc/testsuite/gcc.target/aarch64/xtn-combine-4.c | 2 + gcc/testsuite/gcc.target/aarch64/xtn-combine-5.c | 2 + gcc/testsuite/gcc.target/aarch64/xtn-combine-6.c | 2 + gcc/testsuite/gcc.target/powerpc/htm-1.c | 9 +- gcc/testsuite/gfortran.dg/gomp/depend-4.f90 | 261 +++++++++++++++++++++ gcc/testsuite/gfortran.dg/gomp/depend-5.f90 | 82 +++++++ gcc/testsuite/gfortran.dg/gomp/depend-6.f90 | 259 ++++++++++++++++++++ gcc/tree-ssa-loop-niter.cc | 16 +- gcc/tree-vect-slp.cc | 77 ++++-- gcc/tree-vectorizer.h | 35 +++ libgomp/ChangeLog | 4 + libgomp/testsuite/libgomp.fortran/depend-4.f90 | 109 +++++++++ libsanitizer/ChangeLog | 5 + .../sanitizer_common/sanitizer_linux_libcdep.cpp | 21 +- libstdc++-v3/ChangeLog | 8 + libstdc++-v3/include/bits/uses_allocator_args.h | 4 +- .../testsuite/20_util/uses_allocator/make_obj.cc | 30 ++- .../uses_allocator/uninitialized_construct.cc | 17 ++ 84 files changed, 3231 insertions(+), 95 deletions(-) create mode 100644 gcc/testsuite/c-c++-common/gomp/atomic-31.c create mode 100644 gcc/testsuite/gcc.dg/analyzer/pr102692-2.c create mode 100644 gcc/testsuite/gcc.dg/analyzer/pr104524.c rename gcc/testsuite/gcc.dg/analyzer/{ => torture}/pr102692.c (94%) create mode 100644 gcc/testsuite/gcc.dg/dfp/pr104510.c create mode 100644 gcc/testsuite/gcc.dg/gomp/pr104517.c create mode 100644 gcc/testsuite/gcc.dg/pr104522.c create mode 100644 gcc/testsuite/gcc.dg/pr104526.c create mode 100644 gcc/testsuite/gcc.dg/torture/pr104519.c create mode 100644 gcc/testsuite/gcc.dg/torture/pr104543.c create mode 100644 gcc/testsuite/gcc.target/aarch64/ldp_stp_14.c create mode 100644 gcc/testsuite/gcc.target/aarch64/ldp_stp_14.h create mode 100644 gcc/testsuite/gcc.target/aarch64/ldp_stp_15.c create mode 100644 gcc/testsuite/gcc.target/aarch64/ldp_stp_16.c create mode 100644 gcc/testsuite/gcc.target/aarch64/ldp_stp_17.c create mode 100644 gcc/testsuite/gcc.target/aarch64/ldp_stp_18.c create mode 100644 gcc/testsuite/gcc.target/aarch64/ldp_stp_19.c create mode 100644 gcc/testsuite/gcc.target/aarch64/max_plus_1.c create mode 100644 gcc/testsuite/gcc.target/aarch64/max_plus_2.c create mode 100644 gcc/testsuite/gcc.target/aarch64/max_plus_3.c create mode 100644 gcc/testsuite/gcc.target/aarch64/max_plus_4.c create mode 100644 gcc/testsuite/gcc.target/aarch64/max_plus_5.c create mode 100644 gcc/testsuite/gcc.target/aarch64/max_plus_6.c create mode 100644 gcc/testsuite/gcc.target/aarch64/max_plus_7.c create mode 100644 gcc/testsuite/gcc.target/aarch64/min_plus_1.c create mode 100644 gcc/testsuite/gcc.target/aarch64/min_plus_2.c create mode 100644 gcc/testsuite/gcc.target/aarch64/min_plus_3.c create mode 100644 gcc/testsuite/gcc.target/aarch64/min_plus_4.c create mode 100644 gcc/testsuite/gcc.target/aarch64/min_plus_5.c create mode 100644 gcc/testsuite/gcc.target/aarch64/min_plus_6.c create mode 100644 gcc/testsuite/gcc.target/aarch64/min_plus_7.c create mode 100644 gcc/testsuite/gfortran.dg/gomp/depend-4.f90 create mode 100644 gcc/testsuite/gfortran.dg/gomp/depend-5.f90 create mode 100644 gcc/testsuite/gfortran.dg/gomp/depend-6.f90 create mode 100644 libgomp/testsuite/libgomp.fortran/depend-4.f90 create mode 100644 libstdc++-v3/testsuite/20_util/uses_allocator/uninitialized_con [...] -- To stop receiving notification emails like this one, please contact the administrator of this repository.

2 years, 9 months

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_gnu_native_check_binutils/master-aarch64 updated (3c4c0a18c8 -> e94b2738a1)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu_native_check_binutils/master-aarch64 in repository toolchain/ci/binutils-gdb. from 3c4c0a18c8 x86-64: Use MAXPAGESIZE for the relro segment alignment adds e6b3636709 gdb: add a symbol* argument to get_return_value adds 0b35f123c2 gdb: Respect the DW_CC_nocall attribute adds ce20459e16 x86: Add has_sib to struct instr_info adds e63f65fea9 sim/testsuite: Default global_cc_os and global_cc_works properly adds 3319ba7a8d i386: Update I386_NEED_DYNAMIC_RELOC_TYPE_P for DT_TEXTREL adds bc85f56bfd Automatic date update in version.in adds d0b2f561a1 sim: testsuite: cleanup the istarget * logic adds 7443cb7479 sim/testsuite/cris/c/stat3.c: Fix formatting nit adds e94b2738a1 sim/common: Improve sim_dump_memory head comment No new revisions were added by this update. Summary of changes: bfd/elfxx-x86.h | 1 + bfd/version.h | 2 +- gdb/gdbtypes.c | 11 +++ gdb/gdbtypes.h | 10 +++ gdb/infcall.c | 5 ++ gdb/infcmd.c | 20 +++-- gdb/inferior.h | 10 ++- gdb/python/py-finishbreakpoint.c | 57 +++++++------ gdb/stack.c | 18 +++- .../{main-foo.c => calling-convention.c} | 7 +- gdb/testsuite/gdb.dwarf2/calling-convention.exp | 97 ++++++++++++++++++++++ ld/testsuite/ld-i386/i386.exp | 1 + ld/testsuite/ld-i386/{warn1.d => pr28894.d} | 1 - ld/testsuite/ld-i386/pr28894.s | 7 ++ opcodes/i386-dis.c | 17 ++-- sim/common/sim-memopt.c | 3 +- sim/testsuite/aarch64/allinsn.exp | 17 ++-- sim/testsuite/arm/allinsn.exp | 22 ++--- sim/testsuite/arm/iwmmxt/iwmmxt.exp | 22 ++--- sim/testsuite/arm/misc.exp | 22 ++--- sim/testsuite/arm/thumb/allthumb.exp | 22 ++--- sim/testsuite/arm/xscale/xscale.exp | 22 ++--- sim/testsuite/avr/allinsn.exp | 17 ++-- sim/testsuite/bfin/allinsn.exp | 17 ++-- sim/testsuite/bpf/allinsn.exp | 26 +++--- sim/testsuite/cr16/allinsn.exp | 28 +++---- sim/testsuite/cr16/misc.exp | 28 +++---- sim/testsuite/cris/asm/asm.exp | 48 +++++------ sim/testsuite/cris/c/stat3.c | 2 +- sim/testsuite/d10v/allinsn.exp | 17 ++-- sim/testsuite/example-synacor/allinsn.exp | 21 ++--- sim/testsuite/frv/allinsn-a-b.exp | 3 +- sim/testsuite/frv/allinsn-c.exp | 3 +- sim/testsuite/frv/allinsn-d-h.exp | 3 +- sim/testsuite/frv/allinsn-i-l.exp | 3 +- sim/testsuite/frv/allinsn-m.exp | 3 +- sim/testsuite/frv/allinsn-n.exp | 3 +- sim/testsuite/frv/allinsn-o-s.exp | 3 +- sim/testsuite/frv/allinsn-t-z.exp | 3 +- sim/testsuite/frv/fr400/allinsn.exp | 21 ++--- sim/testsuite/frv/fr500/allinsn.exp | 21 ++--- sim/testsuite/frv/fr550/allinsn.exp | 21 ++--- sim/testsuite/frv/interrupts.exp | 21 ++--- sim/testsuite/frv/misc.exp | 21 ++--- sim/testsuite/frv/parallel.exp | 21 ++--- sim/testsuite/ft32/allinsn.exp | 17 ++-- sim/testsuite/h8300/allinsn.exp | 16 ++-- sim/testsuite/iq2000/allinsn.exp | 17 ++-- sim/testsuite/lib/sim-defs.exp | 6 +- sim/testsuite/lm32/allinsn.exp | 17 ++-- sim/testsuite/m32c/allinsn.exp | 17 ++-- sim/testsuite/m32r/allinsn.exp | 23 ++--- sim/testsuite/m32r/misc.exp | 23 ++--- sim/testsuite/m68hc11/allinsn.exp | 17 ++-- sim/testsuite/mcore/allinsn.exp | 17 ++-- sim/testsuite/microblaze/allinsn.exp | 17 ++-- sim/testsuite/mn10300/allinsn.exp | 17 ++-- sim/testsuite/moxie/allinsn.exp | 17 ++-- sim/testsuite/msp430/allinsn.exp | 17 ++-- sim/testsuite/or1k/alltests.exp | 19 ++--- sim/testsuite/pru/allinsn.exp | 17 ++-- sim/testsuite/riscv/allinsn.exp | 17 ++-- sim/testsuite/sh/allinsn.exp | 6 +- sim/testsuite/v850/allinsns.exp | 29 +++---- 64 files changed, 551 insertions(+), 523 deletions(-) copy gdb/testsuite/gdb.dwarf2/{main-foo.c => calling-convention.c} (91%) create mode 100644 gdb/testsuite/gdb.dwarf2/calling-convention.exp copy ld/testsuite/ld-i386/{warn1.d => pr28894.d} (74%) create mode 100644 ld/testsuite/ld-i386/pr28894.s -- To stop receiving notification emails like this one, please contact the administrator of this repository.

2 years, 9 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_gnu_native_check_binutils/master-aarch64 updated (e5a6d215 -> fd42f75a)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu_native_check_binutils/master-aarch64 in repository toolchain/ci/base-artifacts. discards e5a6d215 0: update: binutils-gcc-linux-glibc-gdb: 1 new fd42f75a 0: update: binutils-gcc-linux-glibc-gdb: 1 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (e5a6d215) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_gnu_native_check_binutil [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log.xz | Bin 1512 -> 1516 bytes 02-prepare_abe/console.log.xz | Bin 2744 -> 2748 bytes 03-build_abe-binutils/console.log.xz | Bin 38288 -> 37924 bytes 04-build_abe-gcc/console.log.xz | Bin 208120 -> 207228 bytes 06-build_abe-linux/console.log.xz | Bin 8844 -> 9220 bytes 07-build_abe-glibc/console.log.xz | Bin 238524 -> 236500 bytes 08-build_abe-gdb/console.log.xz | Bin 38044 -> 37448 bytes 09-build_abe-dejagnu/console.log.xz | Bin 3872 -> 3848 bytes 10-build_abe-check_binutils/console.log.xz | Bin 2356 -> 2112 bytes 11-check_regression/console.log.xz | Bin 2300 -> 2288 bytes 11-check_regression/results.compare2 | 4 ++-- 12-update_baseline/console.log | 14 +++++++------- 12-update_baseline/results.compare2 | 4 ++-- jenkins/manifest.sh | 24 ++++++++++++------------ sumfiles/binutils.log.xz | Bin 55476 -> 55564 bytes sumfiles/binutils.sum | 2 +- sumfiles/gas.log.xz | Bin 80380 -> 80364 bytes sumfiles/gas.sum | 4 ++-- sumfiles/ld.log.xz | Bin 118636 -> 118592 bytes sumfiles/ld.sum | 4 ++-- 20 files changed, 28 insertions(+), 28 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

2 years, 9 months

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_gcc_bootstrap/release-arm-bootstrap_profiled updated (b9e6e99907e -> 2c9485a496f)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gcc_bootstrap/release-arm-bootstrap_profiled in repository toolchain/ci/gcc. from b9e6e99907e Daily bump. adds 7bfdd9a5a14 Daily bump. adds e89144e8a39 i386: Skip decimal float vector modes in type_natural_mode [...] adds 72b0526bd45 [Ada] PR ada/98724: Alpha/Linux/libada: Use wraplf for Aux_ [...] adds 8eee43d2917 Daily bump. adds 680ee9c3332 Prevent malicious descriptor stacking for scalar components [...] adds ae57aae60d1 fortran: Fix deref of optional in gen. code. [PR100337, backport] adds d5781e740f9 RISC-V: Add target machine headers as a dependency for riscv-sr.o adds 33878b01df6 Daily bump. adds b1ca2019a82 rs6000: Disable MMA if no VSX support [PR103627] adds 2c9485a496f rs6000: Move the hunk affecting VSX/ALTIVEC ahead [PR103627] No new revisions were added by this update. Summary of changes: gcc/ChangeLog | 16 +++++ gcc/DATESTAMP | 2 +- gcc/ada/ChangeLog | 10 +++ gcc/ada/Makefile.rtl | 1 + gcc/config/i386/i386.c | 6 +- gcc/config/riscv/t-riscv | 2 +- gcc/config/rs6000/rs6000.c | 31 +++++---- gcc/fortran/ChangeLog | 16 +++++ gcc/fortran/trans-array.c | 74 ++++++++++++++-------- gcc/fortran/trans-intrinsic.c | 64 +++++++++++++------ gcc/testsuite/ChangeLog | 18 ++++++ gcc/testsuite/gcc.target/i386/pr79754.c | 7 ++ gcc/testsuite/gcc.target/powerpc/pr103627-1.c | 16 +++++ gcc/testsuite/gcc.target/powerpc/pr103627-2.c | 16 +++++ gcc/testsuite/gcc.target/powerpc/pr103627-3.c | 20 ++++++ .../gfortran.dg/coarray_collectives_17.f90 | 42 ++++++++++++ .../gfortran.dg/coarray_collectives_18.f90 | 37 +++++++++++ 17 files changed, 318 insertions(+), 60 deletions(-) create mode 100644 gcc/testsuite/gcc.target/i386/pr79754.c create mode 100644 gcc/testsuite/gcc.target/powerpc/pr103627-1.c create mode 100644 gcc/testsuite/gcc.target/powerpc/pr103627-2.c create mode 100644 gcc/testsuite/gcc.target/powerpc/pr103627-3.c create mode 100644 gcc/testsuite/gfortran.dg/coarray_collectives_17.f90 create mode 100644 gcc/testsuite/gfortran.dg/coarray_collectives_18.f90 -- To stop receiving notification emails like this one, please contact the administrator of this repository.

2 years, 9 months

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_gcc_bootstrap/release-arm-bootstrap_profiled updated (29583b0119 -> b7945827df)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gcc_bootstrap/release-arm-bootstrap_profiled in repository toolchain/ci/binutils-gdb. from 29583b0119 Automatic date update in version.in adds 15724e9c97 Automatic date update in version.in adds df3aaf104d Automatic date update in version.in adds df9071487a PR28882, build failure with gcc-4.2 due to use of 0b literals adds b7945827df Automatic date update in version.in No new revisions were added by this update. Summary of changes: bfd/version.h | 2 +- include/elf/loongarch.h | 16 ++++++++-------- 2 files changed, 9 insertions(+), 9 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

2 years, 9 months

Jump to page:

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

Tcwg-commits February 2022