Tcwg-commits May 2021

tcwg-commits@lists.linaro.org

6 participants
4708 discussions

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-allyesconfig updated (5191d154 -> a486736b)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-allyesconfig in repository toolchain/ci/base-artifacts. discards 5191d154 0: update: binutils-llvm-linux-qemu: all new a486736b 0: update: binutils-llvm-linux-qemu: all This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (5191d154) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-master-arm-m [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 22 +- 02-prepare_abe/console.log | 422 +- 03-build_abe-binutils/console.log | 11384 ++++++------ 04-build_llvm/console.log | 13791 +++++++-------- 05-build_abe-qemu/console.log | 3550 ++++ 05-build_linux/console.log | 440 - 06-build_abe-qemu/console.log | 3537 ---- 06-build_linux/console.log | 533 + 07-boot_linux/console.log | 2 +- 08-check_regression/console.log | 4 +- 09-update_baseline/console.log | 71 +- console.log | 33622 ++++++++++++++++++------------------ jenkins/manifest.sh | 22 +- results | 6 +- 14 files changed, 33786 insertions(+), 33620 deletions(-) create mode 100644 05-build_abe-qemu/console.log delete mode 100644 05-build_linux/console.log delete mode 100644 06-build_abe-qemu/console.log create mode 100644 06-build_linux/console.log -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

[binutils-gdb] branch master updated (5318ba65f86 -> c38c6234f2b)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository binutils-gdb. from 5318ba65f86 sim: rl78: clean up various warnings new c38c6234f2b asan: stack-buffer-overflow vms-lib.c:367 The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: bfd/ChangeLog | 5 +++++ bfd/vms-lib.c | 2 +- 2 files changed, 6 insertions(+), 1 deletion(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

[dejagnu] branch dejagnu-1.6.3 updated (8de3c72 -> da59845)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch dejagnu-1.6.3 in repository dejagnu. from 8de3c72 Regenerate build system files new da59845 Tighten regexp pattern used for validating output of config.guess The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: ChangeLog | 8 ++++++++ runtest.exp | 2 +- 2 files changed, 9 insertions(+), 1 deletion(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_gnu/gnu-release-arm-bootstrap_debug updated (b52e1d73809 -> fea97413ee1)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu/gnu-release-arm-bootstrap_debug in repository toolchain/ci/gcc. from b52e1d73809 Daily bump. adds b81834eaf85 libstdc++: Fix up lambda in join_view::_Iterator::operator+ [...] adds 1f354d6e51c Daily bump. adds 9225a497de1 early-remat.c: Fix new/delete mismatch [PR100230] adds 14786c8bcec vmsdbgout: Remove useless register keywords adds 5a79a9043c2 cfgcleanup: Fix -fcompare-debug issue in outgoing_edges_mat [...] adds 42ba897862f aarch64: Fix ICE in aarch64_add_offset_1_temporaries [PR100302] adds a0f9800f389 nvptx: Fix up nvptx build against latest libstdc++ [PR100375] adds 1cb39945993 libstdc++: Implement P2259R1 changes [PR95983] adds 4134c3e3af8 libstdc++: Implement proposed resolution for LWG 3532 new fea97413ee1 Daily bump. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/ChangeLog | 46 ++++ gcc/DATESTAMP | 2 +- gcc/cfgcleanup.c | 4 +- gcc/config/aarch64/aarch64.c | 2 +- gcc/config/nvptx/nvptx.c | 10 +- gcc/early-remat.c | 2 +- gcc/testsuite/ChangeLog | 8 + gcc/testsuite/g++.dg/opt/pr100254.C | 101 +++++++ gcc/vmsdbgout.c | 20 +- libstdc++-v3/ChangeLog | 117 ++++++++ libstdc++-v3/include/bits/stl_iterator.h | 128 +++++++-- libstdc++-v3/include/std/ranges | 303 +++++++++++++++------ .../headers/iterator/synopsis_c++20.cc | 1 + libstdc++-v3/testsuite/std/ranges/adaptors/join.cc | 11 + libstdc++-v3/testsuite/std/ranges/p2259.cc | 91 +++++++ 15 files changed, 717 insertions(+), 129 deletions(-) create mode 100644 gcc/testsuite/g++.dg/opt/pr100254.C create mode 100644 libstdc++-v3/testsuite/std/ranges/p2259.cc -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_gnu/gnu-release-arm-bootstrap_debug updated (deff8c75 -> 9d6fc319)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu/gnu-release-arm-bootstrap_debug in repository toolchain/ci/base-artifacts. discards deff8c75 0: update: gcc-b52e1d73809f3f76b58e8781091bc67a516a8f6c: 1 new 9d6fc319 0: update: gcc-fea97413ee118fbaba2777a3c760d71698a571d8: 1 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (deff8c75) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_gnu/gnu-release-arm-boot [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 14 +- 02-prepare_abe/console.log | 2 +- 04-build_abe-bootstrap_debug/console.log | 93570 ++++++++++++++-------------- 05-check_regression/console.log | 2 +- 06-update_baseline/console.log | 2 +- console.log | 93578 ++++++++++++++--------------- jenkins/manifest.sh | 10 +- 7 files changed, 93577 insertions(+), 93601 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

[binutils-gdb] branch master updated (fa94b3a7c81 -> 5318ba65f86)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository binutils-gdb. from fa94b3a7c81 gdb: update Type.fields doc based on actual GDB behavior new 5318ba65f86 sim: rl78: clean up various warnings The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: sim/rl78/ChangeLog | 14 ++++++++++++++ sim/rl78/configure | 5 ++++- sim/rl78/configure.ac | 1 - sim/rl78/cpu.c | 2 +- sim/rl78/gdb-if.c | 9 ++------- sim/rl78/mem.c | 6 +++--- sim/rl78/mem.h | 2 ++ sim/rl78/rl78.c | 3 ++- sim/rl78/trace.c | 9 ++++++--- 9 files changed, 34 insertions(+), 17 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

[toolchain/ci/qemu] branch linaro-local/ci/tcwg_kernel/llvm-release-aarch64-lts-defconfig updated (ffa090bc56 -> 3e13d8e34b)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-release-aarch64-lts-defconfig in repository toolchain/ci/qemu. from ffa090bc56 target/s390x: fix s390_probe_access to check PAGE_WRITE_ORG [...] adds 5351fb7cb2 hw/block/nvme: fix invalid msix exclusive uninit adds 0cef06d187 Update version for v6.0.0-rc5 release adds 609d759652 Update version for v6.0.0 release adds ccdf06c1db Open 6.1 development tree adds bf559ee402 hw/arm/smmuv3: Support 16K translation granule adds 8196fe9d83 target/arm: Make Thumb store insns UNDEF for Rn==1111 adds 98f96050aa target/arm: Fix mte_checkN adds f8c8a86060 target/arm: Split out mte_probe_int adds 4a09a21345 target/arm: Fix unaligned checks for mte_check1, mte_probe1 adds 09641ef931 test/tcg/aarch64: Add mte-5 adds 28f3250306 target/arm: Replace MTEDESC ESIZE+TSIZE with SIZEM1 adds bd47b61c5e target/arm: Merge mte_check1, mte_checkN adds d304d280b3 target/arm: Rename mte_probe1 to mte_probe adds 4c3310c73f target/arm: Simplify sve mte checking adds 33e74c3172 target/arm: Remove log2_esize parameter to gen_mte_checkN adds a736cbc303 target/arm: Fix decode of align in VLDST_single adds 6a01eab7d8 target/arm: Rename TBFLAG_A32, SCTLR_B adds ae6eb1e9b3 target/arm: Rename TBFLAG_ANY, PSTATE_SS adds a729a46b05 target/arm: Add wrapper macros for accessing tbflags adds 3902bfc6f0 target/arm: Introduce CPUARMTBFlags adds a378206a20 target/arm: Move mode specific TB flags to tb->cs_base adds 5896f39253 target/arm: Move TBFLAG_AM32 bits to the top adds eee81d41ec target/arm: Move TBFLAG_ANY bits to the bottom adds 4479ec30c9 target/arm: Add ALIGN_MEM to TBFLAG_ANY adds 9d486b40e8 target/arm: Adjust gen_aa32_{ld, st}_i32 for align+endianness adds 37bf7a055f target/arm: Merge gen_aa32_frob64 into gen_aa32_ld_i64 adds 9565ac4cc7 target/arm: Fix SCTLR_B test for TCGv_i64 load/store adds abe66294e1 target/arm: Adjust gen_aa32_{ld, st}_i64 for align+endianness adds 4d753eb5fb target/arm: Enforce word alignment for LDRD/STRD adds 824efdf525 target/arm: Enforce alignment for LDA/LDAH/STL/STLH adds 2e1f39e29b target/arm: Enforce alignment for LDM/STM adds c0c7f66087 target/arm: Enforce alignment for RFE adds 2fd0800c68 target/arm: Enforce alignment for SRS adds ad9aeae1a9 target/arm: Enforce alignment for VLDM/VSTM adds 6cd623d166 target/arm: Enforce alignment for VLDR/VSTR adds a8502b37f6 target/arm: Enforce alignment for VLDn (all lanes) adds 7c68c196cf target/arm: Enforce alignment for VLDn/VSTn (multiple) adds 88976ff0a4 target/arm: Enforce alignment for VLDn/VSTn (single) adds dc82164229 target/arm: Use finalize_memop for aa64 gpr load/store adds 4044a3cd1c target/arm: Use finalize_memop for aa64 fpr load/store adds acb07e08d6 target/arm: Enforce alignment for aa64 load-acq/store-rel adds a9e89e539e target/arm: Use MemOp for size + endian in aa64 vector ld/st adds c8f638d99a target/arm: Enforce alignment for aa64 vector LDn/STn (multiple) adds 37abe399df target/arm: Enforce alignment for aa64 vector LDn/STn (single) adds 0ca0f8720a target/arm: Enforce alignment for sve LD1R adds da7e13c00b hw: add compat machines for 6.1 adds a6091108aa hw/pci-host/gpex: Don't fault for unmapped parts of MMIO and [...] adds c3811c08ac Merge remote-tracking branch 'remotes/pmaydell/tags/pull-tar [...] adds d71cc67d68 tests/test-bdrv-graph-mod: add test_parallel_exclusive_write adds e6af4f0e94 tests/test-bdrv-graph-mod: add test_parallel_perm_update adds 397f7cc0c2 tests/test-bdrv-graph-mod: add test_append_greedy_filter adds ae9d441706 block: bdrv_append(): don't consume reference adds 3ca1f32257 block: BdrvChildClass: add .get_parent_aio_context handler adds 228ca37e12 block: drop ctx argument from bdrv_root_attach_child adds 53e96d1e9f block: make bdrv_reopen_{prepare,commit,abort} private adds 8cad15b156 util: add transactions.c adds 3bf416ba0f block: bdrv_refresh_perms: check for parents permissions conflict adds b0defa8356 block: refactor bdrv_child* permission functions adds 83928dc496 block: rewrite bdrv_child_try_set_perm() using bdrv_refresh_perms() adds 3ef45e0242 block: inline bdrv_child_*() permission functions calls adds bd57f8f7f8 block: use topological sort for permission update adds 2513ef5959 block: add bdrv_drv_set_perm transaction action adds b1d2bbeb3a block: add bdrv_list_* permission update functions adds 0978623e0f block: add bdrv_replace_child_safe() transaction action adds 3bb0e2980a block: fix bdrv_replace_node_common adds 548a74c0db block: add bdrv_attach_child_common() transaction action adds aa5a04c7db block: add bdrv_attach_child_noperm() transaction action adds 117caba9fc block: split out bdrv_replace_node_noperm() adds 2272edcfff block: adapt bdrv_append() for inserting filters adds 46541ee579 block: add bdrv_remove_filter_or_cow transaction action adds 3108a15cf0 block: introduce bdrv_drop_filter() adds b75d64b329 block/backup-top: drop .active adds 9397c14fcb block: drop ignore_children for permission update functions adds 332b3a175f block: make bdrv_unset_inherits_from to be a transaction action adds 1e4c797c75 block: make bdrv_refresh_limits() to be a transaction action adds 160333e1fe block: add bdrv_set_backing_noperm() transaction action adds a2aabf8895 block: bdrv_reopen_multiple(): move bdrv_flush to separate p [...] adds 72373e40fb block: bdrv_reopen_multiple: refresh permissions on updated graph adds 058acc4708 block: drop unused permission update functions adds 25409807cf block: inline bdrv_check_perm_common() adds 4954aacea0 block: inline bdrv_replace_child() adds ecb776bd93 block: refactor bdrv_child_set_perm_safe() transaction action adds 2fe5ff56f1 block: rename bdrv_replace_child_safe() to bdrv_replace_child() adds c20555e15f block: refactor bdrv_node_check_perm() adds 35b7f4abd5 block: Add BDRV_O_NO_SHARE for blk_new_open() adds 0b8fb55ce6 qemu-img convert: Unshare write permission for source adds 68bf733653 vhost-user-blk: Fail gracefully on too large queue size adds f38d1ea497 Merge remote-tracking branch 'remotes/kevin/tags/for-upstrea [...] adds d0a263cdd0 qapi/expr: Comment cleanup adds b7341b89c9 qapi/expr.py: Remove 'info' argument from nested check_if_str adds 0f231dcf29 qapi/expr.py: Check for dict instead of OrderedDict adds 59b5556ce8 qapi/expr.py: constrain incoming expression types adds b66c62a2d3 qapi/expr.py: Add assertion for union type 'check_dict' adds 926bb8add7 qapi/expr.py: move string check upwards in check_type adds 4918bb7def qapi/expr.py: Check type of union and alternate 'data' member adds 7a783ce5b5 qapi/expr.py: Add casts in a few select cases adds 538cd41065 qapi/expr.py: Modify check_keys to accept any Collection adds b9ad358aa0 qapi/expr.py: add type hint annotations adds 210fd63104 qapi/expr.py: Consolidate check_if_str calls in check_if adds e42648dccd qapi/expr.py: Remove single-letter variable adds 328e8ca71a qapi/expr.py: enable pylint checks adds 79e4fd14fb qapi/expr: Only explicitly prohibit 'Kind' nor 'List' for ty [...] adds a48653638f qapi/expr.py: Add docstrings adds eab99939a7 qapi/expr.py: Use tuples instead of lists for static data adds e81718c698 qapi/expr: Update authorship and copyright information adds 46f49468c6 qapi/error: Repurpose QAPIError as an abstract base exception class adds b54e07cc46 qapi/error: Use Python3-style super() adds 86cc2ff65a qapi/error: Make QAPISourceError 'col' parameter optional adds ac89761179 qapi/error: assert QAPISourceInfo is not None adds ac6a7d8884 qapi/error.py: move QAPIParseError to parser.py adds 92870cf3af qapi/error.py: enable pylint checks adds 30d0a016e9 qapi/error: Add type hints adds b54626e0b8 qapi/error.py: enable mypy checks adds 8f860d2633 Merge remote-tracking branch 'remotes/armbru/tags/pull-qapi- [...] adds db647703ba exec: Remove accel/tcg/ from include paths adds c7cefe6c66 decodetree: Introduce whex and whexC helpers adds 9f6e2b4d34 decodetree: More use of f-strings adds 60c425f328 decodetree: Add support for 64-bit instructions adds af93ccacc7 decodetree: Extend argument set syntax to allow types adds 53c5433e84 Merge remote-tracking branch 'remotes/rth-gitlab/tags/pull-t [...] adds a27c100c23 target/hexagon: translation changes adds 4c82c2b433 target/hexagon: remove unnecessary checks in find_iclass_slots adds 1de468b398 target/hexagon: Change DECODE_MAPPED_REG operand name to OPNUM adds d9099caf04 target/hexagon: fix typo in comment adds 5f261764ce target/hexagon: remove unnecessary semicolons adds d799f8ad08 Hexagon (target/hexagon) TCG generation cleanup adds edf26ade43 Hexagon (target/hexagon) cleanup gen_log_predicated_reg_write_pair adds 2d27cebbf8 Hexagon (target/hexagon) remove unnecessary inline directives adds 7d9ab2021f Hexagon (target/hexagon) use env_archcpu and env_cpu adds 743debbc37 Hexagon (target/hexagon) properly generate TB end for DISAS_ [...] adds 6c677c60ae Hexagon (target/hexagon) decide if pred has been written at [...] adds 92cfa25fd2 Hexagon (target/hexagon) change variables from int to bool w [...] adds 85511161f7 Hexagon (target/hexagon) remove unused carry_from_add64 function adds 8c36752435 Hexagon (target/hexagon) change type of softfloat_roundingmodes adds c0336c87b7 Hexagon (target/hexagon) use softfloat default NaN and tininess adds 1cb532fe45 Hexagon (target/hexagon) replace float32_mul_pow2 with float [...] adds b3f37abdd3 Hexagon (target/hexagon) use softfloat for float-to-int conversions adds 9fe33c0e70 Hexagon (target/hexagon) cleanup ternary operators in semantics adds 80be682844 Hexagon (target/hexagon) cleanup reg_field_info definition adds a33872eb53 Hexagon (target/hexagon) move QEMU_GENERATE to only be on du [...] adds 85580a6557 Hexagon (target/hexagon) compile all debug code adds d934c16d8a Hexagon (target/hexagon) add F2_sfrecipa instruction adds dd8705bdf5 Hexagon (target/hexagon) add F2_sfinvsqrta adds da74cd2dce Hexagon (target/hexagon) add A5_ACS (vacsh) adds 0a65d28693 Hexagon (target/hexagon) add A6_vminub_RdP adds 57d352ac29 Hexagon (target/hexagon) add A4_addp_c/A4_subp_c adds 46ef47e2a7 Hexagon (target/hexagon) circular addressing adds af7f182127 Hexagon (target/hexagon) bit reverse (brev) addressing adds 0d0b91a804 Hexagon (target/hexagon) load and unpack bytes instructions adds 7aa9ffab79 Hexagon (target/hexagon) load into shifted register instructions adds e628c0156b Hexagon (target/hexagon) CABAC decode bin adds 15106f7dc3 Merge remote-tracking branch 'remotes/rth-gitlab/tags/pull-h [...] adds bcad139192 hw/isa/piix4: Use qdev_get_gpio_in_named() to get ISA IRQ adds 84c2fdc397 target/mips: Fix CACHEE opcode (CACHE using EVA addressing) adds 298d43c96b target/mips: Add missing CP0 check to nanoMIPS RDPGPR / WRPG [...] adds bc2eb5ea1b target/mips: Remove spurious LOG_UNIMP of MTHC0 opcode adds df44e81703 target/mips: Migrate missing CPU fields adds 905bdf72a6 target/mips: Make check_cp0_enabled() return a boolean adds 58ecf15d76 target/mips: Simplify meson TCG rules adds 830a72301c target/mips: Move IEEE rounding mode array to new source file adds fed50ffd5c target/mips: Move msa_reset() to new source file adds adbf1be325 target/mips: Make CPU/FPU regnames[] arrays global adds 830b87ea25 target/mips: Optimize CPU/FPU regnames[] arrays adds 4f14ce4bf4 target/mips: Restrict mips_cpu_dump_state() to cpu.c adds 4d169b9cce target/mips: Turn printfpr() macro into a proper function adds 533fc64feb target/mips: Declare mips_env_set_pc() inlined in "internal.h" adds 0debf1400c target/mips: Merge do_translate_address into cpu_mips_transl [...] adds 6f4aec6a6d target/mips: Extract load/store helpers to ldst_helper.c adds 46369b50ee meson: Introduce meson_user_arch source set for arch-specifi [...] adds 6fe25ce587 target/mips: Introduce tcg-internal.h for TCG specific declarations adds 0a31c16c9c target/mips: Add simple user-mode mips_cpu_do_interrupt() adds 8074365fc7 target/mips: Add simple user-mode mips_cpu_tlb_fill() adds 44e3b05005 target/mips: Move cpu_signal_handler definition around adds 85d8da3fea target/mips: Move sysemu specific files under sysemu/ subfolder adds 137f4d87c6 target/mips: Move physical addressing code to sysemu/physaddr.c adds 8b28cde403 target/mips: Restrict cpu_mips_get_random() / update_pagemas [...] adds ad520a9784 target/mips: Move sysemu TCG-specific code to tcg/sysemu/ subfolder adds c284201702 target/mips: Restrict mmu_init() to TCG adds 920b48cc14 target/mips: Move tlb_helper.c to tcg/sysemu/ adds f3185ec2f3 target/mips: Restrict CPUMIPSTLBContext::map_address() handl [...] adds d60146a938 target/mips: Move Special opcodes to tcg/sysemu/special_helper.c adds ecdbcb0a94 target/mips: Move helper_cache() to tcg/sysemu/special_helper.c adds 6575529b65 target/mips: Move TLB management helpers to tcg/sysemu/tlb_helper.c adds 8aa52bdc87 target/mips: Move exception management code to exception.c adds 5679479b9a target/mips: Move CP0 helpers to sysemu/cp0.c adds a2b0a27d33 target/mips: Move TCG source files under tcg/ sub directory adds db6b6f4dbf hw/mips: Restrict non-virtualized machines to TCG adds 1c13514449 gitlab-ci: Add KVM mips64el cross-build jobs adds e93d8bcf9d Merge remote-tracking branch 'remotes/philmd/tags/mips-20210 [...] adds ca0fd2e345 bsd-user: whitespace changes adds cefbade173 bsd-user: style tweak: keyword space ( adds fa0546370d bsd-user: style tweak: return is not a function, eliminate () adds 92ac45049b bsd-user: put back a break; that had gone missing... adds 58b3beb483 bsd-user: style tweak: Put {} around all if/else/for statements adds 3e13d8e34b Merge remote-tracking branch 'remotes/bsdimp/tags/pull-bsd-u [...] No new revisions were added by this update. Summary of changes: .gitlab-ci.d/crossbuilds.yml | 8 + MAINTAINERS | 9 +- VERSION | 2 +- block.c | 1329 ++++++++++++-------- block/backup-top.c | 48 +- block/block-backend.c | 30 +- block/commit.c | 1 + block/file-posix.c | 91 +- block/io.c | 31 +- block/mirror.c | 3 - blockdev.c | 4 - blockjob.c | 11 +- bsd-user/bsdload.c | 55 +- bsd-user/qemu.h | 4 +- bsd-user/syscall.c | 1 + docs/devel/decodetree.rst | 11 +- docs/sphinx/qapidoc.py | 3 +- fpu/softfloat-specialize.c.inc | 3 + hw/arm/smmuv3.c | 6 +- hw/arm/virt.c | 7 +- hw/block/nvme.c | 3 +- hw/block/vhost-user-blk.c | 5 + hw/core/machine.c | 5 + hw/i386/pc.c | 3 + hw/i386/pc_piix.c | 14 +- hw/i386/pc_q35.c | 13 +- hw/isa/piix4.c | 5 +- hw/mips/meson.build | 9 +- hw/pci-host/gpex.c | 56 +- hw/ppc/spapr.c | 15 +- hw/s390x/s390-virtio-ccw.c | 14 +- include/block/block.h | 14 +- include/block/block_int.h | 8 +- include/exec/helper-gen.h | 4 +- include/exec/helper-proto.h | 4 +- include/exec/helper-tcg.h | 4 +- include/hw/boards.h | 3 + include/hw/i386/pc.h | 3 + include/hw/pci-host/gpex.h | 4 + include/qemu/transactions.h | 63 + linux-user/hexagon/cpu_loop.c | 2 +- meson.build | 7 +- qemu-img.c | 2 +- scripts/decodetree.py | 172 +-- scripts/qapi/error.py | 47 +- scripts/qapi/expr.py | 442 +++++-- scripts/qapi/mypy.ini | 10 - scripts/qapi/parser.py | 14 +- scripts/qapi/pylintrc | 4 +- scripts/qapi/schema.py | 4 +- target/arm/cpu.h | 105 +- target/arm/helper-a64.c | 2 +- target/arm/helper-a64.h | 3 +- target/arm/helper.c | 162 +-- target/arm/internals.h | 13 +- target/arm/mte_helper.c | 181 ++- target/arm/neon-ls.decode | 4 +- target/arm/sve_helper.c | 100 +- target/arm/translate-a64.c | 236 ++-- target/arm/translate-a64.h | 2 +- target/arm/translate-neon.c.inc | 117 +- target/arm/translate-sve.c | 11 +- target/arm/translate-vfp.c.inc | 20 +- target/arm/translate.c | 270 ++-- target/arm/translate.h | 38 + target/hexagon/arch.c | 181 ++- target/hexagon/arch.h | 9 +- target/hexagon/conv_emu.c | 177 --- target/hexagon/conv_emu.h | 31 - target/hexagon/cpu.c | 14 +- target/hexagon/cpu.h | 5 - target/hexagon/cpu_bits.h | 2 +- target/hexagon/decode.c | 84 +- target/hexagon/fma_emu.c | 40 +- target/hexagon/gen_tcg.h | 424 ++++++- target/hexagon/gen_tcg_funcs.py | 2 +- target/hexagon/genptr.c | 233 +++- target/hexagon/helper.h | 23 +- target/hexagon/iclass.c | 4 - target/hexagon/imported/alu.idef | 44 + target/hexagon/imported/compare.idef | 12 +- target/hexagon/imported/encode_pp.def | 30 + target/hexagon/imported/float.idef | 32 + target/hexagon/imported/ldst.idef | 68 + target/hexagon/imported/macros.def | 47 + target/hexagon/imported/shift.idef | 47 + target/hexagon/insn.h | 21 +- target/hexagon/internal.h | 11 +- target/hexagon/macros.h | 118 +- target/hexagon/meson.build | 1 - target/hexagon/op_helper.c | 392 ++++-- target/hexagon/reg_fields.c | 3 +- target/hexagon/reg_fields.h | 4 +- target/hexagon/translate.c | 175 ++- target/hexagon/translate.h | 9 +- target/mips/cpu.c | 281 +---- target/mips/fpu.c | 25 + target/mips/helper.h | 183 +-- target/mips/internal.h | 107 +- target/mips/meson.build | 53 +- target/mips/msa.c | 60 + target/mips/op_helper.c | 1210 ------------------ target/mips/{ => sysemu}/addr.c | 0 target/mips/sysemu/cp0.c | 123 ++ target/mips/{ => sysemu}/cp0_timer.c | 0 target/mips/{ => sysemu}/machine.c | 21 +- target/mips/sysemu/meson.build | 7 + target/mips/sysemu/physaddr.c | 257 ++++ target/mips/{ => tcg}/dsp_helper.c | 0 target/mips/tcg/exception.c | 167 +++ target/mips/{ => tcg}/fpu_helper.c | 8 - target/mips/tcg/ldst_helper.c | 288 +++++ target/mips/{ => tcg}/lmmi_helper.c | 0 target/mips/{ => tcg}/meson.build | 39 +- target/mips/{ => tcg}/mips32r6.decode | 0 target/mips/{ => tcg}/mips64r6.decode | 0 target/mips/{ => tcg}/msa32.decode | 0 target/mips/{ => tcg}/msa64.decode | 0 target/mips/{ => tcg}/msa_helper.c | 36 - target/mips/{ => tcg}/msa_helper.h.inc | 0 target/mips/{ => tcg}/msa_translate.c | 0 target/mips/{ => tcg}/mxu_translate.c | 0 target/mips/tcg/op_helper.c | 420 +++++++ target/mips/{ => tcg}/rel6_translate.c | 0 target/mips/{ => tcg/sysemu}/cp0_helper.c | 0 target/mips/tcg/sysemu/meson.build | 6 + target/mips/{ => tcg/sysemu}/mips-semi.c | 0 target/mips/tcg/sysemu/special_helper.c | 173 +++ target/mips/{ => tcg/sysemu}/tlb_helper.c | 623 ++++----- target/mips/tcg/sysemu_helper.h.inc | 185 +++ target/mips/tcg/tcg-internal.h | 64 + target/mips/{ => tcg}/translate.c | 115 +- target/mips/{ => tcg}/translate_addr_const.c | 0 target/mips/{ => tcg}/tx79.decode | 0 target/mips/{ => tcg}/tx79_translate.c | 0 target/mips/{ => tcg}/txx9_translate.c | 0 target/mips/tcg/user/meson.build | 3 + target/mips/tcg/user/tlb_helper.c | 64 + target/mips/translate.h | 7 +- tests/decode/succ_argset_type1.decode | 1 + tests/qapi-schema/alternate-data-invalid.err | 2 + tests/qapi-schema/alternate-data-invalid.json | 4 + .../qapi-schema/alternate-data-invalid.out | 0 tests/qapi-schema/meson.build | 2 + tests/qapi-schema/union-invalid-data.err | 2 + tests/qapi-schema/union-invalid-data.json | 6 + .../qapi-schema/union-invalid-data.out | 0 tests/qemu-iotests/245 | 2 +- tests/qemu-iotests/283.out | 2 +- tests/qemu-iotests/tests/qsd-jobs.out | 2 +- tests/tcg/aarch64/Makefile.target | 2 +- tests/tcg/aarch64/mte-5.c | 44 + tests/tcg/hexagon/Makefile.target | 6 + tests/tcg/hexagon/brev.c | 190 +++ tests/tcg/hexagon/circ.c | 486 +++++++ tests/tcg/hexagon/fpstuff.c | 242 ++++ tests/tcg/hexagon/load_align.c | 415 ++++++ tests/tcg/hexagon/load_unpack.c | 474 +++++++ tests/tcg/hexagon/misc.c | 47 + tests/tcg/hexagon/multi_result.c | 282 +++++ tests/unit/test-bdrv-drain.c | 2 +- tests/unit/test-bdrv-graph-mod.c | 209 ++- util/meson.build | 1 + util/transactions.c | 96 ++ 164 files changed, 8869 insertions(+), 4292 deletions(-) create mode 100644 include/qemu/transactions.h delete mode 100644 target/hexagon/conv_emu.c delete mode 100644 target/hexagon/conv_emu.h create mode 100644 target/mips/fpu.c create mode 100644 target/mips/msa.c delete mode 100644 target/mips/op_helper.c rename target/mips/{ => sysemu}/addr.c (100%) create mode 100644 target/mips/sysemu/cp0.c rename target/mips/{ => sysemu}/cp0_timer.c (100%) rename target/mips/{ => sysemu}/machine.c (94%) create mode 100644 target/mips/sysemu/meson.build create mode 100644 target/mips/sysemu/physaddr.c rename target/mips/{ => tcg}/dsp_helper.c (100%) create mode 100644 target/mips/tcg/exception.c rename target/mips/{ => tcg}/fpu_helper.c (99%) create mode 100644 target/mips/tcg/ldst_helper.c rename target/mips/{ => tcg}/lmmi_helper.c (100%) copy target/mips/{ => tcg}/meson.build (50%) rename target/mips/{ => tcg}/mips32r6.decode (100%) rename target/mips/{ => tcg}/mips64r6.decode (100%) rename target/mips/{ => tcg}/msa32.decode (100%) rename target/mips/{ => tcg}/msa64.decode (100%) rename target/mips/{ => tcg}/msa_helper.c (99%) rename target/mips/{ => tcg}/msa_helper.h.inc (100%) rename target/mips/{ => tcg}/msa_translate.c (100%) rename target/mips/{ => tcg}/mxu_translate.c (100%) create mode 100644 target/mips/tcg/op_helper.c rename target/mips/{ => tcg}/rel6_translate.c (100%) rename target/mips/{ => tcg/sysemu}/cp0_helper.c (100%) create mode 100644 target/mips/tcg/sysemu/meson.build rename target/mips/{ => tcg/sysemu}/mips-semi.c (100%) create mode 100644 target/mips/tcg/sysemu/special_helper.c rename target/mips/{ => tcg/sysemu}/tlb_helper.c (76%) create mode 100644 target/mips/tcg/sysemu_helper.h.inc create mode 100644 target/mips/tcg/tcg-internal.h rename target/mips/{ => tcg}/translate.c (99%) rename target/mips/{ => tcg}/translate_addr_const.c (100%) rename target/mips/{ => tcg}/tx79.decode (100%) rename target/mips/{ => tcg}/tx79_translate.c (100%) rename target/mips/{ => tcg}/txx9_translate.c (100%) create mode 100644 target/mips/tcg/user/meson.build create mode 100644 target/mips/tcg/user/tlb_helper.c create mode 100644 tests/decode/succ_argset_type1.decode create mode 100644 tests/qapi-schema/alternate-data-invalid.err create mode 100644 tests/qapi-schema/alternate-data-invalid.json copy scripts/codeconverter/codeconverter/__init__.py => tests/qapi-schema/alternat [...] create mode 100644 tests/qapi-schema/union-invalid-data.err create mode 100644 tests/qapi-schema/union-invalid-data.json copy scripts/codeconverter/codeconverter/__init__.py => tests/qapi-schema/union-in [...] create mode 100644 tests/tcg/aarch64/mte-5.c create mode 100644 tests/tcg/hexagon/brev.c create mode 100644 tests/tcg/hexagon/circ.c create mode 100644 tests/tcg/hexagon/load_align.c create mode 100644 tests/tcg/hexagon/load_unpack.c create mode 100644 tests/tcg/hexagon/multi_result.c create mode 100644 util/transactions.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

[toolchain/ci/linux] branch linaro-local/ci/tcwg_kernel/llvm-release-aarch64-lts-defconfig updated (91c7baba5119 -> 8621244e22e7)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-release-aarch64-lts-defconfig in repository toolchain/ci/linux. from 91c7baba5119 Merge v5.10.32 adds 71777492b745 vhost-vdpa: protect concurrent access to vhost device iotlb adds 9857fccd653c gpio: omap: Save and restore sysconfig adds bf84ef2dd2cc KEYS: trusted: Fix TPM reservation for seal/unseal adds a8cd07e4400d vdpa/mlx5: Set err = -ENOMEM in case dma_map_sg_attrs fails adds 2bbd8aafde36 pinctrl: lewisburg: Update number of pins in community adds fc2454cc0c4b block: return -EBUSY when there are open partitions in blk [...] adds 83d93d05376a pinctrl: core: Show pin numbers for the controllers with base = 0 adds edc5d1601389 arm64: dts: allwinner: Revert SD card CD GPIO for Pine64-LTS adds f79efcb0075a bpf: Permits pointers on stack for helper calls adds f3c4b01689d3 bpf: Allow variable-offset stack access adds 2982ea926b5c bpf: Refactor and streamline bounds check into helper adds b642e493a9a0 bpf: Tighten speculative pointer arithmetic mask adds 82fa9ced35d8 locking/qrwlock: Fix ordering in queued_write_lock_slowpath() adds 6f8315e5d951 perf/x86/intel/uncore: Remove uncore extra PCI dev HSWEP_P [...] adds ab112cc573cc perf/x86/kvm: Fix Broadwell Xeon stepping in isolation_ucodes[] adds 4d0cfb3713bc perf auxtrace: Fix potential NULL pointer dereference adds ffe249b4fc2c perf map: Fix error return code in maps__clone() adds 079e32723f78 HID: google: add don USB id adds f691dc86411d HID: alps: fix error return code in alps_input_configured() adds e913cbc952c3 HID cp2112: fix support for multiple gpiochips adds 8c4bfe30eb55 HID: wacom: Assign boolean values to a bool variable adds eb2c81ee764d soc: qcom: geni: shield geni_icc_get() for ACPI boot adds e8d9a93ec46e dmaengine: xilinx: dpdma: Fix descriptor issuing on video group adds db010ba54a96 dmaengine: xilinx: dpdma: Fix race condition in done IRQ adds 6ce64437224d ARM: dts: Fix swapped mmc order for omap3 adds 66d0cf7dcaa1 net: geneve: check skb is large enough for IPv4/IPv6 header adds d33031a894d2 dmaengine: tegra20: Fix runtime PM imbalance on error adds da99331fc6ce s390/entry: save the caller of psw_idle adds 509ae27a1874 arm64: kprobes: Restore local irqflag if kprobes is cancelled adds 1bfefd866195 xen-netback: Check for hotplug-status existence before watching adds f2b46286e326 cavium/liquidio: Fix duplicate argument adds 393200a1b095 kasan: fix hwasan build for gcc adds f4a777bcc8d1 csky: change a Kconfig symbol name to fix e1000 build error adds ba0910ad1c57 ia64: fix discontig.c section mismatches adds bed21bed2e79 ia64: tools: remove duplicate definition of ia64_mf() on ia64 adds 31720f9e87c0 x86/crash: Fix crash_setup_memmap_entries() out-of-bounds access adds 90642ee9eb58 net: hso: fix NULL-deref on disconnect regression adds 8a661bad6cee USB: CDC-ACM: fix poison/unpoison imbalance adds 8bd8301ccc11 Linux 5.10.33 adds bae4e9fbc8c4 Merge v5.10.33 adds 2a442f11407e iwlwifi: Fix softirq/hardirq disabling in iwl_pcie_gen2_en [...] adds 47d54b990103 mei: me: add Alder Lake P device id. adds 0aa66717f684 Linux 5.10.34 adds 8621244e22e7 Merge v5.10.34 No new revisions were added by this update. Summary of changes: Makefile | 2 +- arch/arm/boot/dts/omap3.dtsi | 3 + .../boot/dts/allwinner/sun50i-a64-pine64-lts.dts | 2 +- arch/arm64/kernel/probes/kprobes.c | 6 +- arch/csky/Kconfig | 2 +- arch/csky/include/asm/page.h | 2 +- arch/ia64/mm/discontig.c | 6 +- arch/s390/kernel/entry.S | 1 + arch/x86/events/intel/core.c | 2 +- arch/x86/events/intel/uncore_snbep.c | 61 +- arch/x86/kernel/crash.c | 2 +- block/ioctl.c | 2 + drivers/dma/tegra20-apb-dma.c | 4 +- drivers/dma/xilinx/xilinx_dpdma.c | 31 +- drivers/gpio/gpio-omap.c | 9 + drivers/hid/hid-alps.c | 1 + drivers/hid/hid-cp2112.c | 22 +- drivers/hid/hid-google-hammer.c | 2 + drivers/hid/hid-ids.h | 1 + drivers/hid/wacom_wac.c | 2 +- drivers/misc/mei/hw-me-regs.h | 1 + drivers/misc/mei/pci-me.c | 1 + drivers/net/ethernet/cavium/liquidio/cn66xx_regs.h | 2 +- drivers/net/geneve.c | 6 + drivers/net/usb/hso.c | 2 +- drivers/net/wireless/intel/iwlwifi/pcie/tx-gen2.c | 7 +- drivers/net/xen-netback/xenbus.c | 12 +- drivers/pinctrl/core.c | 14 +- drivers/pinctrl/intel/pinctrl-lewisburg.c | 6 +- drivers/soc/qcom/qcom-geni-se.c | 3 + drivers/usb/class/cdc-acm.c | 3 +- drivers/vdpa/mlx5/core/mr.c | 4 +- drivers/vhost/vdpa.c | 6 +- include/linux/bpf.h | 5 + include/linux/bpf_verifier.h | 3 +- include/linux/platform_data/gpio-omap.h | 3 + kernel/bpf/verifier.c | 774 ++++++++++++++++----- kernel/locking/qrwlock.c | 7 +- scripts/Makefile.kasan | 12 +- security/keys/trusted-keys/trusted_tpm2.c | 2 +- tools/arch/ia64/include/asm/barrier.h | 3 - tools/perf/util/auxtrace.c | 2 +- tools/perf/util/map.c | 7 +- 43 files changed, 750 insertions(+), 298 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-release-aarch64-lts-defconfig updated (072c90a863aa -> e294ece42d85)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-release-aarch64-lts-defconfig in repository toolchain/ci/llvm-project. from 072c90a863aa [LLD] Fix probing a MSYS based 'tar' in a Windows Container adds 25dd67ef882c [X86][AVX] foldShuffleOfHorizOp - don't attempt to handle [...] adds 0cbbf06b6256 [clangd] Log a message when gRPC support is off, but remot [...] adds 907a751a38ff [NFC][InstCombine] Add test for PR49778 adds 4a4b1c75a1ea [NFC][InstCombine] Extract canTryToConstantAddTwoShiftAmou [...] adds c27ad80507bf [InstCombine] dropRedundantMaskingOfLeftShiftInput(): chec [...] adds 3568d61f11e2 BPF: Implement TTI.IntImmCost() properly adds f9efff398c11 BPF: Add LLVMAnalysis in CMakefile LINK_COMPONENTS adds 2460947eefc2 BPF: Implement TTI.getCmpSelInstrCost() properly adds 6fe7c3728d1e BPF: Add LLVMTransformUtils in CMakefile LINK_COMPONENTS adds b8e4d4eafede [PollyACC] Fix implicit function definitions. NFC. adds 8b2c019ace3c [PollyACC] Fix declaration/stub definition mismatch. NFC. adds 3263c81589ec Partially Revert "scan-view: Remove Reporter.py and associ [...] adds c1831fc65597 [RISCV] Fix isel pattern of masked vmslt[u] adds e0fe1c58acfa [OpenCL] Respect calling convention for builtin adds a5a6cfe2f030 BPF: permit type modifiers for __builtin_btf_type_id() relocation adds 6564e0cf7e61 BPF: Fix a bug in peephole TRUNC elimination optimization adds e294ece42d85 BPF: fix enum value 0 issue for __builtin_preserve_enum_value() No new revisions were added by this update. Summary of changes: clang-tools-extra/clangd/ConfigCompile.cpp | 5 +- .../clangd/unittests/ConfigCompileTests.cpp | 12 +- clang/lib/CodeGen/CodeGenModule.cpp | 12 +- clang/lib/Sema/SemaChecking.cpp | 5 +- .../CodeGen/builtins-bpf-preserve-field-info-4.c | 12 +- clang/test/CodeGenOpenCL/sampler.cl | 12 +- clang/tools/scan-view/CMakeLists.txt | 1 + clang/tools/scan-view/share/Reporter.py | 183 +++++++++++++++++++++ llvm/lib/Target/BPF/BPFMIPeephole.cpp | 3 + llvm/lib/Target/BPF/BPFPreserveDIType.cpp | 9 + llvm/lib/Target/BPF/BPFTargetMachine.cpp | 6 + llvm/lib/Target/BPF/BPFTargetMachine.h | 2 + llvm/lib/Target/BPF/BPFTargetTransformInfo.h | 61 +++++++ llvm/lib/Target/BPF/CMakeLists.txt | 2 + llvm/lib/Target/RISCV/RISCVInstrInfoVPseudos.td | 20 +-- llvm/lib/Target/X86/X86ISelLowering.cpp | 2 + .../Transforms/InstCombine/InstCombineShifts.cpp | 58 ++++--- llvm/test/CodeGen/BPF/BTF/builtin-btf-type-id-2.ll | 73 ++++++++ llvm/test/CodeGen/BPF/remove_truncate_8.ll | 41 +++++ llvm/test/CodeGen/RISCV/rvv/vmslt-rv32.ll | 60 +++++-- llvm/test/CodeGen/RISCV/rvv/vmslt-rv64.ll | 72 ++++++-- llvm/test/CodeGen/RISCV/rvv/vmsltu-rv32.ll | 60 +++++-- llvm/test/CodeGen/RISCV/rvv/vmsltu-rv64.ll | 72 ++++++-- llvm/test/CodeGen/X86/horizontal-shuffle-3.ll | 11 ++ .../redundant-left-shift-input-masking-pr49778.ll | 20 +++ polly/lib/External/ppcg/external.c | 167 ++++++++++--------- polly/lib/External/ppcg/print.c | 1 + 27 files changed, 781 insertions(+), 201 deletions(-) create mode 100644 clang/tools/scan-view/share/Reporter.py create mode 100644 llvm/lib/Target/BPF/BPFTargetTransformInfo.h create mode 100644 llvm/test/CodeGen/BPF/BTF/builtin-btf-type-id-2.ll create mode 100644 llvm/test/CodeGen/BPF/remove_truncate_8.ll create mode 100644 llvm/test/Transforms/InstCombine/redundant-left-shift-input-mas [...] -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_kernel/llvm-release-aarch64-lts-defconfig updated (5c1f3db6a3 -> 990df44330)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-release-aarch64-lts-defconfig in repository toolchain/ci/binutils-gdb. from 5c1f3db6a3 Automatic date update in version.in adds d480785348 Automatic date update in version.in adds 8ed1a94d7a Automatic date update in version.in adds 8a473766ae Automatic date update in version.in adds 96f32373c6 Automatic date update in version.in adds ad563d824d Automatic date update in version.in adds 8c9ca0fc8b Automatic date update in version.in adds 92cce76749 Automatic date update in version.in adds ec2451f91e PR27755, powerpc-ld infinite loop adds 685036654f Automatic date update in version.in adds 990df44330 Automatic date update in version.in No new revisions were added by this update. Summary of changes: bfd/ChangeLog | 5 +++++ bfd/elf32-ppc.c | 2 +- bfd/version.h | 2 +- 3 files changed, 7 insertions(+), 2 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

Jump to page:

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

Tcwg-commits May 2021