Tcwg-commits February 2021

tcwg-commits@lists.linaro.org

5 participants
4395 discussions

[gcc] branch master updated (92941cea2f0 -> bfdb7b8c6f5)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository gcc. from 92941cea2f0 c++: Fix indirect partitions [PR 98944] new bfdb7b8c6f5 libstdc++: Clear up directories created by tests The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: libstdc++-v3/testsuite/27_io/filesystem/operations/remove_all.cc | 2 ++ libstdc++-v3/testsuite/experimental/filesystem/operations/remove_all.cc | 2 ++ 2 files changed, 4 insertions(+) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 9 months

[toolchain/ci/qemu] branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-stable-defconfig updated (6b63d12612 -> 1214d55d1c)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-stable-defconfig in repository toolchain/ci/qemu. from 6b63d12612 Merge remote-tracking branch 'remotes/bonzini-gitlab/tags/fo [...] adds 50186051f4 Introduce yank feature adds fee091cdff block/nbd.c: Add yank feature adds 8ee4480692 chardev/char-socket.c: Add yank feature adds b5eea99ec2 migration: Add yank feature adds e4d2bfb170 io/channel-tls.c: make qio_channel_tls_shutdown thread-safe adds 8659f317d3 io: Document qmp oob suitability of qio_channel_shutdown and [...] adds 91d48e520a tests/test-char.c: Wait for the chardev to connect in char_s [...] adds 45240eed4f Merge remote-tracking branch 'remotes/armbru/tags/pull-yank- [...] adds 5d9d376979 mac_oldworld: remove duplicate bus check for PPC_INPUT(env) adds 49ac51ae80 mac_oldworld: move initialisation of grackle before heathrow adds 370022ce31 macio: move heathrow PIC inside macio-oldworld device adds 6ce97b225e mac_newworld: delay wiring of PCI IRQs in New World machine adds 7e4d62dfee macio: move OpenPIC inside macio-newworld device adds b73eb72792 macio: wire macio GPIOs to OpenPIC using sysbus IRQs adds 7b3180f911 macio: don't set user_creatable to false adds c0dd6654f2 Merge remote-tracking branch 'remotes/mcayland/tags/qemu-mac [...] adds 0a6a8bc8eb tcg: Use tcg_out_dupi_vec from temp_load adds 4e18617555 tcg: Increase tcg_out_dupi_vec immediate to int64_t adds ee17db83d2 tcg: Consolidate 3 bits into enum TCGTempKind adds e01fa97dea tcg: Add temp_readonly adds bdb38b95f7 tcg: Expand TCGTemp.val to 64-bits adds 6fcb98eda1 tcg: Rename struct tcg_temp_info to TempOptInfo adds 54795544e4 tcg: Expand TempOptInfo to 64-bits adds c0522136ad tcg: Introduce TYPE_CONST temporaries adds 4c868ce645 tcg/optimize: Improve find_better_copy adds 8f17a975e6 tcg/optimize: Adjust TempOptInfo allocation adds 8fe35e0444 tcg/optimize: Use tcg_constant_internal with constant folding adds 0b4286dd15 tcg: Convert tcg_gen_dupi_vec to TCG_CONST adds 0e1ea43a9d tcg: Use tcg_constant_i32 with icount expander adds 11d11d61bd tcg: Use tcg_constant_{i32,i64} with tcg int expanders adds 80c44bba42 tcg: Use tcg_constant_{i32,i64} with tcg plugins adds 88d4005b09 tcg: Use tcg_constant_{i32,i64,vec} with gvec expanders adds 1bd1af98d7 tcg/tci: Add special tci_movi_{i32,i64} opcodes adds c58f4c97b2 tcg: Remove movi and dupi opcodes adds efe86b21ea tcg: Add tcg_reg_alloc_dup2 adds 9739a052ad tcg/i386: Use tcg_constant_vec with tcg vec expanders adds be986adb35 tcg: Remove tcg_gen_dup{8,16,32,64}i_vec adds 44aa59a099 tcg/ppc: Use tcg_constant_vec with tcg vec expanders adds 10061ffe56 tcg/aarch64: Use tcg_constant_vec with tcg vec expanders adds 4cacecaaa2 decodetree: Open files with encoding='utf-8' adds 7c79721606 Merge remote-tracking branch 'remotes/rth-gitlab/tags/pull-t [...] adds 8cd0b410a2 target/mips: Add CP0 Config0 register definitions for MIPS3 ISA adds b4cbbb47b0 target/mips: Replace CP0_Config0 magic values by proper definitions adds 07ae8ccd0f target/mips/addr: Add translation helpers for KSEG1 adds 737cca57d3 target/mips/mips-defs: Remove USE_HOST_FLOAT_REGS comment adds bf5523773e target/mips/mips-defs: Reorder CPU_MIPS5 definition adds 8b0ea9b638 target/mips/mips-defs: Rename CPU_MIPSxx Release 1 as CPU_MIPSxxR1 adds b0586b38cb target/mips/mips-defs: Introduce CPU_MIPS64 and cpu_type_is_64bit() adds ce49581feb hw/mips/boston: Check 64-bit support with cpu_type_is_64bit() adds 08e2262fad target/mips/mips-defs: Use ISA_MIPS32 definition to check Release 1 adds f395cef765 target/mips/mips-defs: Use ISA_MIPS32R2 definition to check [...] adds 4d1524d2ce target/mips/mips-defs: Use ISA_MIPS32R3 definition to check [...] adds d913c3992d target/mips/mips-defs: Use ISA_MIPS32R5 definition to check [...] adds 13514fc93e target/mips/mips-defs: Use ISA_MIPS32R6 definition to check [...] adds bbd5e4a27f target/mips/mips-defs: Rename ISA_MIPS32 as ISA_MIPS_R1 adds 7a47bae586 target/mips/mips-defs: Rename ISA_MIPS32R2 as ISA_MIPS_R2 adds bae4b15aa4 target/mips/mips-defs: Rename ISA_MIPS32R3 as ISA_MIPS_R3 adds 5f89ce4fc2 target/mips/mips-defs: Rename ISA_MIPS32R5 as ISA_MIPS_R5 adds 2e211e0a12 target/mips/mips-defs: Rename ISA_MIPS32R6 as ISA_MIPS_R6 adds 9bcd41d41f target/mips: Inline cpu_state_reset() in mips_cpu_reset() adds 81ddae7c30 target/mips: Extract FPU helpers to 'fpu_helper.h' adds f9bd3d79f4 target/mips: Add !CONFIG_USER_ONLY comment after #endif adds 2be565f9c2 target/mips: Remove consecutive CONFIG_USER_ONLY ifdefs adds e9927723ba target/mips: Move common helpers from helper.c to cpu.c adds 4cb213dc90 target/mips: Rename helper.c as tlb_helper.c adds ca2690e36a target/mips: Fix code style for checkpatch.pl adds f2c5b39ecd target/mips: Move mmu_init() functions to tlb_helper.c adds 0dc351ca6b target/mips: Rename translate_init.c as cpu-defs.c adds e31309365e target/mips/translate: Extract DisasContext structure adds 46c9e2b3dd target/mips/translate: Add declarations for generic code adds 11a7511856 target/mips: Replace gen_exception_err(err=0) by gen_excepti [...] adds 3a4ef3b7ee target/mips: Replace gen_exception_end(EXCP_RI) by gen_rsvd_ [...] adds 8758d1b8aa target/mips: Declare generic FPU / Coprocessor functions in [...] adds 57eedcf7e3 target/mips: Extract FPU specific definitions to translate.h adds 8b7322add3 target/mips: Only build TCG code when CONFIG_TCG is set adds 311edee771 target/mips/translate: Extract decode_opc_legacy() from deco [...] adds d7efb69382 target/mips/translate: Expose check_mips_64() to 32-bit mode adds 25a1362875 target/mips: Introduce ase_msa_available() helper adds 72f31f60f8 target/mips: Simplify msa_reset() adds aa314198ca target/mips: Use CP0_Config3 to set MIPS_HFLAG_MSA adds 33942f9460 target/mips: Simplify MSA TCG logic adds 7e2a619a04 target/mips: Remove now unused ASE_MSA definition adds e2665f314d target/mips: Alias MSA vector registers on FPU scalar registers adds 959c5da28e target/mips: Extract msa_translate_init() from mips_tcg_init() adds 63af5b9018 target/mips: Remove CPUMIPSState* argument from gen_msa*() methods adds 810fda17c8 target/mips: Explode gen_msa_branch() as gen_msa_BxZ_V/BxZ() adds 03e4d95c91 target/mips: Move msa_reset() to msa_helper.c adds 3ef60574b6 target/mips: Extract MSA helpers from op_helper.c adds edb2384728 target/mips: Extract MSA helper definitions adds 54ccff5102 target/mips: Declare gen_msa/_branch() in 'translate.h' adds 80e64a380f target/mips: Extract MSA translation routines adds 878b87b541 target/mips: Pass TCGCond argument to MSA gen_check_zero_element() adds c7a9ef7517 target/mips: Introduce decode tree bindings for MSA ASE adds 96e5b4c758 target/mips: Use decode_ase_msa() generated from decodetree adds a685f7d075 target/mips: Extract LSA/DLSA translation generators adds 5f21f30d85 target/mips: Introduce decodetree helpers for MSA LSA/DLSA opcodes adds 3f7a927847 target/mips: Introduce decodetree helpers for Release6 LSA/D [...] adds 0e9524af2d target/mips: Remove now unreachable LSA/DLSA opcodes code adds aac357ec89 target/mips: Convert Rel6 Special2 opcode to decodetree adds ddc7ef8dfe target/mips: Convert Rel6 COP1X opcode to decodetree adds 6513ca15d8 target/mips: Convert Rel6 CACHE/PREF opcodes to decodetree adds 9a7372e354 target/mips: Convert Rel6 LWL/LWR/SWL/SWR opcodes to decodetree adds dd5697b2f9 target/mips: Convert Rel6 LWLE/LWRE/SWLE/SWRE opcodes to decodetree adds 13a839cf48 target/mips: Convert Rel6 LDL/LDR/SDL/SDR opcodes to decodetree adds 1ff668dde2 target/mips: Convert Rel6 LLD/SCD opcodes to decodetree adds 27ea1bc077 target/mips: Convert Rel6 LL/SC opcodes to decodetree adds 6648042afb target/mips: Remove CPU_R5900 definition adds fc63010e9b target/mips: Remove CPU_NANOMIPS32 definition adds eaca85763b target/mips: Remove vendor specific CPU definitions adds cd669e2051 docs/system: Remove deprecated 'fulong2e' machine alias adds 256af05f52 Merge remote-tracking branch 'remotes/philmd-gitlab/tags/mip [...] adds 89fbea8737 9pfs: Fully restart unreclaim loop (CVE-2021-20181) adds a968a38005 Merge remote-tracking branch 'remotes/gkurz-gitlab/tags/9p-n [...] adds e80be993b5 ui/gtk: don't try to redefine SI prefixes adds 0431e369b0 ui/gtk: rename variable window to widget adds 3c4b8f8310 ui/gtk: limit virtual console max update interval adds 0fdc99775c ui/gtk: expose gd_monitor_update_interval adds cab82424f6 ui/gtk: update monitor interval on egl displays adds 521534df57 vnc: fix unfinalized tlscreds for VncDisplay adds 7b5fa0b583 ui: add support for remote power control to VNC server adds 5f8679fe46 vnc: Fix a memleak in vnc_display_connect() adds b3c2de9cd5 vnc: move check into vnc_cursor_define adds 9e1632ad07 vnc: move initialization to framebuffer_update_request adds 763deea7e9 vnc: add support for extended desktop resize adds 7cb6b97300 Merge remote-tracking branch 'remotes/kraxel/tags/ui-2021011 [...] adds ef26632e3a sdlaudio: remove leftover SDL1.2 code adds ff69c481a2 audio: fix bit-rotted code adds 5a0926c23f sdlaudio: add -audiodev sdl,out.buffer-count option adds 14cefe14bb sdlaudio: don't start playback in init routine adds bcce2ea5f6 sdlaudio: always clear the sample buffer adds e02d178f78 sdlaudio: fill remaining sample buffer with silence adds ce31f099fb sdlaudio: replace legacy functions with modern ones adds a2893c8303 audio: split pcm_ops function get_buffer_in adds c2031dea89 sdlaudio: add recording functions adds 1d8549ad5e audio: break generic buffer dependency on mixing-engine adds bd37ede4eb sdlaudio: enable (in|out).mixing-engine=off adds 6fb0cd5054 audio: remove remaining unused plive code adds bea29e9f2e paaudio: avoid to clip samples multiple times adds e270c54826 paaudio: wait for PA_STREAM_READY in qpa_write() adds 7007cd3fc8 paaudio: wait until the playback stream is ready adds 521ce71425 paaudio: remove unneeded code adds cffd2fdf2c paaudio: comment bugs in functions qpa_init_* adds 00413ed9c2 paaudio: limit minreq to 75% of audio timer_rate adds d9a8b27a7e paaudio: send recorded data in smaller chunks adds 401dcf0540 dsoundaudio: replace GetForegroundWindow() adds 3c18e43179 dsoundaudio: rename dsound_open() adds 1157506161 dsoundaudio: enable f32 audio sample format adds 2d96a00587 dsoundaudio: fix log message adds 6c6886bd01 audio: Add braces for statements/fix braces' position adds 3c8de96c07 audio: Add spaces around operator/delete redundant spaces adds dcf10e4095 audio: foo* bar" should be "foo *bar". adds c60840c758 audio: Fix lines over 90 characters adds dea7d84fcf audio: Don't use '%#' in format strings adds 289db3c5a2 audio: Suspect code indent for conditional statements adds 8abf3feb4d audio: space prohibited between function name and parenthesis'(' adds 825a215c00 Merge remote-tracking branch 'remotes/kraxel/tags/audio-2021 [...] adds 5d593bdf10 pci/shpc: don't push attention button when ejecting powered- [...] adds 6da32fe5ef vhost-user-fs: add the "bootindex" property adds 6f9ec653f3 acpi: Allow DSDT acpi table changes adds 4c4465ff1c acpi: Fix unmatched expected DSDT.pxb file adds e41ee85528 acpi: Add addr offset in build_crs adds 0cf8882fd0 acpi/gpex: Inform os to keep firmware resource map adds aee519c210 acpi/gpex: Exclude pxb's resources from PCI0 adds cc9346e4a9 Kconfig: Compile PXB for ARM_VIRT adds f698a88a77 acpi: Enable pxb unit-test for ARM virt machine adds ccee1a8140 acpi: Update _DSM method in expected files adds e0cbcf1eea Merge remote-tracking branch 'remotes/mst/tags/for_upstream' [...] adds 1695854b37 hw/block: m25p80: Don't write to flash if write is disabled adds 465ef47abe hw/block: m25p80: Implement AAI-WP command support for SST flashes adds edf647864b gdb: riscv: Add target description adds 1a475d39ef RISC-V: Place DTB at 3GB boundary instead of 4GB adds d102f19a20 target/riscv/pmp: Raise exception if no PMP entry is configured adds 1eaada8ae1 hw/riscv: sifive_u: Use SIFIVE_U_CPU for mc->default_cpu_type adds 29b5fe0dcd hw/misc/sifive_u_otp: handling the fails of blk_pread and bl [...] adds 56118ee88d target/riscv: Make csr_ops[CSR_TABLE_SIZE] external adds 8ceac5dc3d target/riscv: Add CSR name in the CSR function table adds b93777e1b4 target/riscv: Generate the GDB XML file for CSR registers dy [...] adds 138ca49a82 target/riscv: Remove built-in GDB XML files for CSRs adds a8259b5323 riscv: Pass RISCVHartArrayState by pointer adds 20b8016ed8 Merge remote-tracking branch 'remotes/alistair/tags/pull-ris [...] adds 8714e811a5 tests/docker: Remove Debian 9 remnant lines adds b8a322549b Makefile: add GNU global tags support adds 977cb99a15 shippable.yml: Remove jobs duplicated on Gitlab-CI adds e405a3ebf5 Add newline when generating Dockerfile adds f2c78150c3 Makefile: wrap ctags in quiet-command calls adds af5d5762f3 Makefile: wrap etags in quiet-command calls adds 3e6c147535 Makefile: wrap cscope in quiet-command calls adds ec9d7c38ec docker: expand debian-amd64 image to include tag tools adds a8a3abe0b3 gitlab: move docs and tools build across from Travis adds 228e3ec4e2 Fix build with new yank feature by adding stubs adds 22250a6ecd gitlab: migrate the minimal tools and unit tests from Travis adds 9e5acb373d scripts/checkpatch.pl: fix git-show invocation to include diffstat adds 5662ab11f6 test/guest-debug: echo QEMU command as well adds b1863ccc95 configure: gate our use of GDB to 8.3.1 or above adds 9559150e86 Revert "tests/tcg/multiarch/Makefile.target: Disable run-gdb [...] adds c00506aa26 gdbstub: implement a softmmu based test adds 51c623b0de gdbstub: add support to Xfer:auxv:read: packet adds ad9dcb207b gdbstub: drop CPUEnv from gdb_exit() adds 5ef0317f58 gdbstub: drop gdbserver_cleanup in favour of gdb_exit adds b9e10c6c75 gdbstub: ensure we clean-up when terminated adds 797920b952 target/arm: use official org.gnu.gdb.aarch64.sve layout for [...] adds 56b5170c87 semihosting: Move ARM semihosting code to shared directories adds 0bb446d8b0 semihosting: Change common-semi API to be architecture-independent adds 3c37cfe0b1 semihosting: Change internal common-semi interfaces to use C [...] adds 095f8c0293 semihosting: Support SYS_HEAPINFO when env->boot_info is not set adds a10b9d93ec riscv: Add semihosting support adds 6b80cb25b4 riscv: Add semihosting support for user mode adds 4d834039c2 semihosting: Implement SYS_ELAPSED and SYS_TICKFREQ adds 27e3b109d1 semihosting: Implement SYS_TMPNAM adds 767ba049b8 semihosting: Implement SYS_ISERROR adds 8814b1327c Merge remote-tracking branch 'remotes/stsquad/tags/pull-test [...] adds a82185880e hw/virtio-pci: Replace error_report() by qemu_log_mask(GUEST_ERROR) adds b026d4a6e6 pl031: Use timer_free() in the finalize function to avoid memleaks adds 3d64fdde67 misc/mos6522: Use timer_free() in the finalize function to a [...] adds 580e733321 hw/ide/ahci: Replace fprintf() by qemu_log_mask(GUEST_ERROR) adds e43d564fa3 Merge remote-tracking branch 'remotes/vivier2/tags/trivial-b [...] adds 706e944206 hw/ppc/sam460ex: Drop use of ppcuic_init() adds 7980822342 hw/ppc: Delete unused ppc405cr_init() code adds 37dc4b5f7c hw/intc/ppc-uic: Make default dcr-base 0xc0, not 0x30 adds 71c3c44bc3 hw/ppc/ppc405_uc: Drop use of ppcuic_init() adds f7c4acf572 hw/ppc: Remove unused ppcuic_init() adds fb6d04c075 Revert "sam460ex: Remove FDT_PPC dependency from KConfig" adds dbc2758921 Revert "ppc4xx: Move common dependency on serial to common option" adds f17969db71 sam460ex: Use type cast macro instead of simple cast adds 73598c75df spapr: Improve handling of memory unplug with old guests adds bb51f2fae7 spapr.h: fix trailing whitespace in phb_placement adds eb72b63988 spapr_hcall.c: make do_client_architecture_support static adds 7058904738 spapr_rtas.c: fix identation of rtas_ibm_suspend_me() args adds 2a05350e90 spapr_cpu_core.c: use g_auto* in spapr_create_vcpu() adds c114af1639 Merge remote-tracking branch 'remotes/dg-gitlab/tags/ppc-for [...] adds c8abcc87b1 hw/m68k/next-cube: Make next_irq() function static adds 660bef3390 hw/m68k/next-cube: Move register/interrupt functionality int [...] adds 4083163645 hw/m68k/next-cube: Move mmio_ops into NeXTPC device adds 1dc7aeae61 hw/m68k/next-cube: Move scr_ops into NeXTPC device adds b497f4a1f8 hw/m68k/next-cube: Make next_irq take NeXTPC* as its opaque adds ac99317b5f hw/m68k/next-cube: Move int_status and int_mask to NeXTPC struct adds d9cd403972 hw/m68k/next-cube: Make next_irq GPIO inputs to NEXT_PC device adds 6f0face749 hw/m68k/next-cube: Move rtc into NeXTPC struct adds 00a43a6be2 hw/m68k/next-cube: Remove unused fields from NeXTState adds 75ca77ec7b hw/m68k/next-cube: Add vmstate for NeXTPC device adds 41da324711 hw/m68k/next-cube: Add missing header comment to next-cube.h adds f1fcb6851a Merge remote-tracking branch 'remotes/huth-gitlab/tags/pull- [...] adds 283fc52ade target/arm: Implement an IMPDEF pauth algorithm adds eb94284d08 target/arm: Add cpu properties to control pauth adds 8073b87187 target/arm: Use object_property_add_bool for "sve" property adds cc974d5cd8 target/arm: remove redundant tests adds f3ee5160ce target/arm: add arm_is_el2_enabled() helper adds e6ef016926 target/arm: use arm_is_el2_enabled() where applicable adds e04a5752cb target/arm: use arm_hcr_el2_eff() where applicable adds 59dd089cf9 target/arm: factor MDCR_EL2 common handling adds 5ca192dfc5 target/arm: Define isar_feature function to test for presenc [...] adds 6c85f90626 target/arm: add 64-bit S-EL2 to EL exception table adds b6ad6062f1 target/arm: add MMU stage 1 for Secure EL2 adds e9152ee91c target/arm: add ARMv8.4-SEL2 system registers adds c4f060e89e target/arm: handle VMID change in secure state adds 3d4bd39743 target/arm: do S1_ptw_translate() before address space lookup adds 588c6dd113 target/arm: translate NS bit in page-walks adds 7879460a61 target/arm: generalize 2-stage page-walk condition adds b1a10c868f target/arm: secure stage 2 translation regime adds 9861248f63 target/arm: set HPFAR_EL2.NS on secure stage 2 faults adds 6b340aeb48 target/arm: revector to run-time pick target EL adds 926c1b9789 target/arm: Implement SCR_EL2.EEL2 adds 24179fea7e target/arm: enable Secure EL2 in max CPU adds bc944d3a8b target/arm: refactor vae1_tlbmask() adds b64ee454a4 target/arm: Introduce PREDDESC field definitions adds 86300b5d04 target/arm: Update PFIRST, PNEXT for pred_desc adds f9b0fccecc target/arm: Update ZIP, UZP, TRN for pred_desc adds 70acaafef2 target/arm: Update REV, PUNPK for pred_desc adds 73624e04a5 npcm7xx_adc-test: Fix memleak in adc_qom_set adds 0ae4f11ee5 target/arm/m_helper: Silence GCC 10 maybe-uninitialized error adds b93f4fbdc4 docs: Build and install all the docs in a single manual adds 48202c7124 Merge remote-tracking branch 'remotes/pmaydell/tags/pull-tar [...] adds c0cb758eec osdep.h: Remove <sys/signal.h> include adds cd5d20efa9 configure: Add sys/timex.h to probe clock_adjtime adds 29ce0d35e1 libvhost-user: Include poll.h instead of sys/poll.h adds 9c57272507 hw/block/nand: Rename PAGE_SIZE to NAND_PAGE_SIZE adds 2d0fc797fa elf2dmp: Rename PAGE_SIZE to ELF2DMP_PAGE_SIZE adds d2c4f3841d tests: Rename PAGE_SIZE definitions adds eb8b1a797a accel/kvm: avoid using predefined PAGE_SIZE adds 8df04b04ed tests/docker: Add dockerfile for Alpine Linux adds 872cda9c5e tests/check-block.sh: Refuse to run the iotests with BusyBox' sed adds b22786eab0 gitlab-ci: Add alpine to pipeline adds 3e829c0468 qtest/npcm7xx_pwm-test: Fix memleak in pwm_qom_get adds f8e3df09d2 tests: Fix memory leak in tpm-util.c adds 2b42989c04 MAINTAINERS: Remove Ben Warren adds 4251dfb082 MAINTAINERS: Make status spellings consistent adds 954b83f132 Merge remote-tracking branch 'remotes/huth-gitlab/tags/pull- [...] adds 992809bf8b qemu-nbd: Fix a memleak in qemu_nbd_client_list() adds af74b550bd qemu-nbd: Fix a memleak in nbd_client_thread() adds c7040ff64e block: Honor blk_set_aio_context() context requirements adds f148ae7d36 nbd/server: Quiesce coroutines on context switch adds ec77662e60 iotests/277: use dot slash for nbd-fault-injector.py running adds fb07b5c7f2 iotests/303: use dot slash for qcow2.py running adds f93e19fb03 iotests: fix some whitespaces in test output files adds fd6ce1d085 iotests: make tests executable adds 92a476e959 iotests/294: add shebang line adds 9dd003a998 iotests: define group in each iotest adds 51223cbfcc iotests/264: fix style adds 5bd04f613a iotests.py: fix qemu_tool_pipe_and_status() adds f874e7fa3b iotests.py: qemu_io(): reuse qemu_tool_pipe_and_status() adds fef80ea073 Merge remote-tracking branch 'remotes/ericb/tags/pull-nbd-20 [...] adds ad11129b30 s390x/tcg: Fix ALGSI adds c23908305b s390x/tcg: Fix RISBHG adds 401bf46779 s390x/tcg: Don't ignore content in r0 when not specified via [...] adds d944293d9a tests/tcg/s390x: Fix EXRL tests adds e312fa1d78 s390x/tcg: Ignore register content if b1/b2 is zero when han [...] adds ab5ec23f9c update-linux-headers: Include const.h adds b3c818a47f Update linux headers to 5.11-rc2 adds b2f96f9e4f vfio-ccw: Connect the device request notifier adds e6a80232f4 s390x: Use strpadcpy for copying vm name adds a957d25dde Merge remote-tracking branch 'remotes/cohuck-gitlab/tags/s39 [...] adds 2bb963ff6b linux-user: Support F_ADD_SEALS and F_GET_SEALS fcntls adds fe51b0a597 linux-user: add missing UDP get/setsockopt option adds 22db121389 linux-user: add missing IPv6 get/setsockopt option adds 38987eabb1 linux-user: Add IPv6 options to do_print_sockopt() adds b1d2e476e9 linux-user: Remove obsolete F_SHLCK and F_EXLCK translation adds 0e32462630 Merge remote-tracking branch 'remotes/vivier2/tags/linux-use [...] adds a3c27ea034 hw/usb/host-libusb.c: fix build with kernel < 5.0 adds 268c02424b hw/usb: Fix bad printf format specifiers adds c3585b600b hw/usb: Convert to qdev_realize() adds 96b66e5575 hw/usb/hcd-xhci: Fix extraneous format-truncation error on 3 [...] adds 2e8f72acb0 scsi/utils: Add INVALID_PARAM_VALUE sense code definition adds d755cb9696 hw/usb/dev-uas: Report command additional adb length as unsupported adds 0f6dba145a usb: add pcap support. adds 2980a31673 usb-host: map LIBUSB_SPEED_SUPER_PLUS to USB_SPEED_SUPER adds e93c65a6c6 Merge remote-tracking branch 'remotes/kraxel/tags/usb-202101 [...] adds c27025e044 runstate: cleanup reboot and panic actions adds 15588a6245 configure: MinGW respect --bindir argument adds 5a140b255d x86/cpu: Use max host physical address if -cpu max option is [...] adds 23a77b2d18 build-system: clean up TCG/TCI configury adds acd15fc2e8 util/cacheflush: Fix error generated by clang adds bbf9019141 softmmu/physmem: Silence GCC 10 maybe-uninitialized error adds b8d7f1bc59 ide: atapi: check logical block address and read size (CVE-2 [...] adds 1df783eab5 build-sys: remove unused LIBS adds 5fc0617f13 build-sys: set global arguments for cflags/ldflags adds 0ba781957e build-sys: add libvhost-user missing dependencies adds 3a489d38fd meson: Declare have_virtfs_proxy_helper in main meson.build adds 70903cc2fb nsis: adjust for new MinGW paths adds b846ab7c95 meson: convert wixl detection to Meson adds 983d0a75c0 meson: Summarize information related to directories first adds e11a0e17c4 meson: Display host binaries information altogether adds 1d718865f4 meson: Summarize overall features altogether adds 2e864b8b8d meson: Summarize compilation-related information altogether adds aa3ca63427 meson: Display accelerators and selected targets altogether adds 813803aadf meson: Display block layer information altogether adds aa58028afb meson: Display crypto-related information altogether adds 69a78ccea9 meson: Add a section header for library dependencies adds eae9a1d18b meson.build: Declare global edk2_targets / install_edk2_blob [...] adds 45b545dd19 meson.build: Detect bzip2 program adds 3e3267a9d7 acceptance: switch to QMP change-vnc-password command adds cfb5387a1d hmp: remove "change vnc TARGET" command adds 0afec75734 qmp: remove deprecated "change" command adds 653c974735 vnc: support "-vnc help" adds 63758d1073 qemu-option: clean up id vs. list->merge_lists adds afd736252f qemu-option: move help handling to get_opt_name_value adds ccd3b3b811 qemu-option: warn for short-form boolean options adds e81eb5e6d1 Merge remote-tracking branch 'remotes/bonzini-gitlab/tags/fo [...] adds bfff072c50 tcg: update the cpu running flag in cpu_exec_step_atomic adds c52ea111e0 qemu/compiler: Split out qemu_build_not_reached_always adds 666cc794ab tcg: Optimize inline dup_const for MO_64 adds d9d699dd7c accel/tcg: Make cpu_gen_init() static adds 0f4abea8ef accel/tcg: Move tb_flush_jmp_cache() to cputlb.c adds c03f041f12 accel/tcg: Restrict tb_gen_code() from other accelerators adds ee64036a4b accel/tcg: Declare missing cpu_loop_exit*() stubs adds 6526919224 accel/tcg: Restrict cpu_io_recompile() from other accelerators adds 653b87eb36 tcg: Toggle page execution for Apple Silicon adds ae30e86661 tcg: Restart code generation when we run out of temps adds e672f1d397 Merge remote-tracking branch 'remotes/rth-gitlab/tags/pull-t [...] adds 281c5c95b2 hw/sd: ssi-sd: Fix incorrect card response sequence adds dec6d33849 hw/sd: sd: Support CMD59 for SPI mode adds e9d28020d2 hw/sd: sd: Drop sd_crc16() adds 0b73ce3060 util: Add CRC16 (CCITT) calculation routines adds 2d174cc38b hw/sd: ssi-sd: Suffix a data block with CRC16 adds 3a67cbe619 hw/sd: ssi-sd: Add a state representing Nac adds 1fb85c42ca hw/sd: ssi-sd: Fix the wrong command index for STOP_TRANSMISSION adds bc1edaf204 hw/sd: ssi-sd: Use macros for the dummy value and tokens in [...] adds 3f20ccd359 hw/sd: sd.h: Cosmetic change of using spaces adds 55d98950a6 Merge remote-tracking branch 'remotes/philmd-gitlab/tags/sdm [...] adds acef3f8b47 9pfs/proxy: Check return value of proxy_marshal() adds 2e53160fc6 9pfs: Convert V9fsFidState::clunked to bool adds feabd6cf78 9pfs: Convert V9fsFidState::fid_list to QSIMPLEQ adds 20b7f45b22 9pfs: Improve unreclaim loop adds 81f9766b7a 9pfs: Convert reclaim list to QSLIST adds 3dcfd4e3f2 Merge remote-tracking branch 'remotes/gkurz-gitlab/tags/9p-n [...] adds 831734cce6 net: Fix handling of id in netdev_add and netdev_del adds 0dcf0c0aee net: checksum: Skip fragmented IP packets adds d97f11590a net: checksum: Add IP header checksum calculation adds f574633529 net: checksum: Introduce fine control over checksum type adds 31ee895047 Merge remote-tracking branch 'remotes/jasowang/tags/net-pull [...] adds 68a5b02a46 tpm: tpm_spapr: Remove unused tracepoint adds 9cd69f1a27 Merge remote-tracking branch 'remotes/stefanberger/tags/pull [...] adds 0c8de0a133 iotests: fix _check_o_direct adds 1252e03b8e copy-on-read: support preadv/pwritev_part functions adds 8872ef78ab block: add API function to insert a node adds 16e09a21af copy-on-read: add filter drop function adds 880747a887 qapi: add filter-node-name to block-stream adds e4c8fddde7 qapi: copy-on-read filter: add 'bottom' option adds b6e0985a4c iotests: add #310 to test bottom node in COR driver adds 897dd0ec4f block: include supported_read_flags into BDS structure adds e275458b29 copy-on-read: skip non-guest reads if no copy needed adds 000e5a1cda stream: rework backing-file changing adds 7f4a396d76 qapi: block-stream: add "bottom" argument adds 9126a2dc4b iotests: 30: prepare to COR filter insertion by stream job adds 0f6c94988a block/stream: add s->target_bs adds 205736f488 block: apply COR-filter to block-stream jobs adds 3e0105e059 iotests.py: Assume a couple of variables as given adds 59aec86982 iotests/297: Rewrite in Python and extend reach adds c5ff5a3caa iotests: Move try_remove to iotests.py adds 20e2580eec iotests/129: Remove test images in tearDown() adds f9a6256b48 iotests/129: Do not check @busy adds a1933dac8f iotests/129: Use throttle node adds 55557b0245 iotests/129: Actually test a commit job adds 20c15f7c52 iotests/129: Limit mirror job's buffer size adds 636aa64d48 iotests/129: Clean up pylint and mypy complaints adds 59c9466d58 iotests/300: Clean up pylint and mypy complaints adds f4be822519 coroutine-sigaltstack: Add SIGUSR2 mutex adds 86c6a3b690 qapi: backup: add perf.use-copy-range parameter adds 3b8c2329b5 block/block-copy: More explicit call_state adds de4641b46b block/block-copy: implement block_copy_async adds 26be9d62dd block/block-copy: add max_chunk and max_workers parameters adds 2e099a9d29 block/block-copy: add list of all call-states adds 7e032df0ea block/block-copy: add ratelimit to block-copy adds a6d23d56df block/block-copy: add block_copy_cancel adds e0323a045f blockjob: add set_speed to BlockJobDriver adds 3ee1483b95 job: call job_enter from job_pause adds 2c59fd833a qapi: backup: add max-chunk and max-workers to x-perf struct adds 55f3e5cb3b iotests: 56: prepare for backup over block-copy adds 67a066fbe4 iotests/129: Limit backup's max-chunk/max-workers adds 61623f8215 iotests: 185: prepare for backup over block-copy adds 34a5de525a iotests: 219: prepare for backup over block-copy adds 2d0f32e3fc iotests: 257: prepare for backup over block-copy adds d51590fc3e block/block-copy: make progress_bytes_callback optional adds 511e7d31bf block/backup: drop extra gotos from backup_run() adds 71eed4cebe backup: move to block-copy adds 6a30f663d4 qapi: backup: disable copy_range by default adds 5b49c2bdc1 block/block-copy: drop unused block_copy_set_progress_callback() adds 143a6384f5 block/block-copy: drop unused argument of block_copy() adds 2096de521e simplebench/bench_block_job: use correct shebang line with python3 adds b2fcb0c575 simplebench: bench_block_job: add cmd_options argument adds c701f59253 simplebench: add bench-backup.py adds 797e3e3805 block: report errno when flock fcntl fails adds 0f46147e10 iotests: Add test for the regression fixed in c8bf9a9169 adds 014bb4b0e5 iotests/118: Drop 'change' test adds bb24cdc5ef iotests/178: Pass value to invalid option adds 565c86af51 Merge remote-tracking branch 'remotes/maxreitz/tags/pull-blo [...] adds ea2ccb6561 target/microblaze: Add use-non-secure property adds 671a0a1265 target/microblaze: use MMUAccessType instead of int in mmu_t [...] adds 43a9ede1ef target/microblaze: Add security attributes on memory transactions adds bf159f0bdc Merge remote-tracking branch 'remotes/edgar/tags/edgar/xilin [...] adds 4762c82cbd tests/docker: Install static libc package in CentOS 7 adds 4e41d4a34e gitlab-ci: Test building linux-user targets on CentOS 7 adds db0108d5d8 gitlab-ci.yml: Avoid some submodules to speed up the CI a li [...] adds 90520ee4ca configure: Only check for audio drivers if system-mode is selected adds 610e7e0e69 meson: Do not build optional libraries by default adds 8cd95aec4c gitlab-ci.yml: Exclude some redundant targets in build-witho [...] adds 12a917a14f gitlab-ci.yml: Avoid recompiling the sources in the test jobs adds cf5891ec53 docs/devel: Explain how acceptance tests can be skipped adds f8a9b4c665 libqtest: Rework qtest_rsp() adds af47e82269 Merge remote-tracking branch 'remotes/huth-gitlab/tags/pull- [...] adds d239726c53 Revert "vnc: move initialization to framebuffer_update_request" adds 104b8d1932 vnc: send extended desktop resize on update requests adds 15b08119ad hw/display/vmware_vga: Remove dependency on VNC header adds 091f255b89 Merge remote-tracking branch 'remotes/kraxel/tags/ui-2021012 [...] adds 86b1cf3227 block: Separate blk_is_writable() and blk_supports_write_perm() adds 720d10d67b virtio-scsi-test: Test writing to scsi-cd device adds 362ef77f9b iotests: 146: drop extra whitespaces from .out file adds b25a948875 iotests: add findtests.py adds 2e5a2f57db iotests: add testenv.py adds d74c754c92 iotests: add testrunner.py adds f203080bbd iotests: rewrite check into python adds a44be0334b iotests: rename and move 169 and 199 tests adds 0bcd12fb15 Merge remote-tracking branch 'remotes/kevin/tags/for-upstrea [...] adds e9d635ea18 net: Clarify early exit condition adds 240ee8bd31 qapi: A couple more QAPI_LIST_PREPEND() stragglers adds dc13f40c6b qapi: Introduce QAPI_LIST_APPEND adds c3033fd372 qapi: Use QAPI_LIST_APPEND in trivial cases adds 95b3a8c8a8 qapi: More complex uses of QAPI_LIST_APPEND adds 7e7eb9f852 Merge remote-tracking branch 'remotes/armbru/tags/pull-qapi- [...] adds 1a00195335 MAINTAINERS: Update 9pfs tree URL adds 5fa6ab7ecc tcg/tci: Restrict tci_write_reg16() to 64-bit hosts adds 0c373c0178 net/slirp.c: Fix spelling error in error message adds 77182df19f target/rx: Fix compiler errors for build with sanitizers adds 5101d00d2f Merge remote-tracking branch 'remotes/vivier2/tags/trivial-b [...] adds 9da4a314a0 iotests/testrunner: fix recognition of python tests adds 4cea90be62 tests/Makefile.include: export PYTHON for check-block.sh adds 3701c07e63 Merge remote-tracking branch 'remotes/kevin/tags/for-upstrea [...] adds 1d51bc96cc target/arm: Implement ID_PFR2 adds 54a78718be target/arm: Conditionalize DBGDIDR adds 7848023ae4 arm: rename xlnx-zcu102.canbusN properties adds c97377652d hw: gpio: implement gpio-pwr driver for qemu reset/poweroff adds e61bde40dd arm-virt: refactor gpios creation adds daa726d926 arm-virt: add secure pl061 for reset/power down adds 1e5ce6e10a hw/misc: Fix arith overflow in NPCM7XX PWM module adds a9dd161ff2 target/arm: Replace magic value by MMU_DATA_LOAD definition adds 2b9f74efcc configure: Move preadv check to meson.build adds 3812c0c4cb configure: cross-compiling with empty cross_prefix adds 1ad27f7d93 osdep: build with non-working system() function adds 452cfb1684 darwin: remove redundant dependency declaration adds 0ca321eaf6 darwin: fix cross-compiling for Darwin adds f6bca9dff5 configure: cross compile should use x86_64 cpu_family adds 422a5fd087 darwin: detect CoreAudio for build adds 32063086a7 darwin: remove 64-bit build detection on 32-bit OS adds 8a74ce618b hvf: Add hypervisor entitlement to output binaries adds 677726ef1e hw/misc/pvpanic: split-out generic and bus dependent code adds d097b3dcb6 hw/misc/pvpanic: add PCI interface support adds cb2cc20692 pvpanic : update pvpanic spec document adds c0f82826a1 tests/qtest: add a test case for pvpanic-pci adds ad140dadd5 ptimer: Add new ptimer_set_period_from_clock() function adds 132b10251c clock: Add new clock_has_source() function adds 30858dafd1 tests: Add a simple test of the CMSDK APB timer adds 9cf5eb29b2 tests: Add a simple test of the CMSDK APB watchdog adds 9bc064b539 tests: Add a simple test of the CMSDK APB dual timer adds b56d351e25 hw/timer/cmsdk-apb-timer: Rename CMSDKAPBTIMER struct to CMS [...] adds 7cc378edee hw/timer/cmsdk-apb-timer: Add Clock input adds 55fd0f84a2 hw/timer/cmsdk-apb-dualtimer: Add Clock input adds eeae0b2bf4 hw/watchdog/cmsdk-apb-watchdog: Add Clock input adds 13059a3a10 hw/arm/armsse: Rename "MAINCLK" property to "MAINCLK_FRQ" adds 8fd34dc0c4 hw/arm/armsse: Wire up clocks adds efc34aaa82 hw/arm/mps2: Inline CMSDK_APB_TIMER creation adds 640ec25807 hw/arm/mps2: Create and connect SYSCLK Clock adds dee1515bc3 hw/arm/mps2-tz: Create and connect ARMSSE Clocks adds fd630cdad7 hw/arm/musca: Create and connect ARMSSE Clocks adds 4bebb9ad4e hw/arm/stellaris: Convert SSYS to QOM device adds 1e31d8ee45 hw/arm/stellaris: Create Clock input for watchdog adds 5e066562f5 hw/timer/cmsdk-apb-timer: Convert to use Clock input adds 7208aafb6c hw/timer/cmsdk-apb-dualtimer: Convert to use Clock input adds 4c4599fec9 hw/watchdog/cmsdk-apb-watchdog: Convert to use Clock input adds 7bbb12f305 tests/qtest/cmsdk-apb-watchdog-test: Test clock changes adds 8ee3e26ece hw/arm/armsse: Use Clock to set system_clock_scale adds 911612989d arm: Don't set freq properties on CMSDK timer, dualtimer, wa [...] adds 38867d0b7e arm: Remove frq properties on CMSDK timer, dualtimer, watchd [...] adds 14711b6f54 hw/arm/stellaris: Remove board-creation reset of STELLARIS_SYS adds 9df52f58e7 Merge remote-tracking branch 'remotes/pmaydell/tags/pull-tar [...] adds 8573431b9c crypto: Fix some code style problems, add spaces around operator adds 31b6aefdbd crypto: Move USER_CREATABLE to secret_common base class adds 668cb74b2a crypto: Forbid broken unloading of secrets adds ab366aae78 crypto: Fix memory leaks in set_loaded for tls-* adds 166310299a os: deprecate the -enable-fips option and QEMU's FIPS enforcement adds 4d7beeab38 Prefer 'on' | 'off' over 'yes' | 'no' for bool options adds e6e80fcfd6 docs: simplify and clarify the platform support rules adds f029f91122 docs: fix missing backslash in certtool shell example adds 7d7dbf9dc1 configure: replace --enable/disable-git-update with --with-g [...] adds c93c7dc036 crypto: Add spaces around operator adds f4d87ce47c ui: update keycodemapdb submodule commit adds a07e9fdd33 tests: Fix runtime error in test-authz-pam adds ecb98f5c75 tests: Replace deprecated ASN1 code adds 74208cd252 Merge remote-tracking branch 'remotes/berrange-gitlab/tags/m [...] adds c72e3e4842 trace: fix simpletrace doc mismerge adds e50caf4a5c tracing: convert documentation to rST adds 7e46d5f317 trace: recommend "log" backend for getting started with tracing adds 9f4e519fd7 tracetool: fix "PRI" macro decoding adds 09612de7e9 tracetool: also strip %l and %ll from systemtap format strings adds 0572d6cd29 trace: add meson custom_target() depend_files for tracetool adds 651d588f03 error: rename error_with_timestamp to message_with_timestamp adds 418ed14268 trace: make the 'log' backend timestamp configurable adds c6e93c9d62 simpletrace: build() missing 2 required positional arguments adds 3faf22ef44 trace: document how to specify multiple --trace patterns adds 0dfb3ca73c trace: update docs with meson build information adds cf7ca7d5b9 Merge remote-tracking branch 'remotes/stefanha-gitlab/tags/t [...] adds d7beddcc02 MAINTAINERS: Add Vladimir as co-maintainer for Block Jobs adds 722d8e73d6 block: Avoid processing BDS twice in bdrv_set_aio_context_ignore() adds 1895b977f9 block: move blk_exp_close_all() to qemu_cleanup() adds d0bc412302 iotests/297: pylint: ignore too many statements adds ca502ca60d iotests: Revert emulator selection to old behaviour adds 3ae50942f1 iotests: check: return 1 on failure adds 0212fa2afd iotests: Fix -makecheck output adds 97b709f32e block/nvme: Properly display doorbell stride length in trace event adds fcc8672aca block/nvme: Trace NVMe spec version supported by the controller adds 26513a0174 block: Fix VM size column width in bdrv_snapshot_dump() adds 77f3804ab7 Merge remote-tracking branch 'remotes/kevin/tags/for-upstrea [...] adds 369d6dc4de memory: add readonly support to memory_region_init_ram_from_file() adds 86635aa4e9 hostmem-file: add readonly=on|off option adds dbd730e859 nvdimm: check -object memory-backend-file, readonly=on option adds 8360ebeb4f Merge remote-tracking branch 'remotes/ehabkost-gl/tags/machi [...] adds 09bbdb89bc hw/intc/arm_gic: Allow to use QTest without crashing adds 40b4c2ae90 hw/char/exynos4210_uart: Fix buffer size reporting with FIFO [...] adds f2c0fb93a4 hw/char/exynos4210_uart: Fix missing call to report ready for input adds dcda883cd2 hw/arm/smmuv3: Fix addr_mask for range-based invalidation adds 1da79ecc7a hw/ssi: imx_spi: Use a macro for number of chip selects supported adds 3c9829e574 hw/ssi: imx_spi: Remove imx_spi_update_irq() in imx_spi_reset() adds 9c431a43a6 hw/ssi: imx_spi: Remove pointless variable initialization adds 93722b6f6a hw/ssi: imx_spi: Rework imx_spi_reset() to keep CONREG regis [...] adds 7c87bb5333 hw/ssi: imx_spi: Rework imx_spi_read() to handle block disabled adds fb116b5456 hw/ssi: imx_spi: Rework imx_spi_write() to handle block disabled adds 50dc25932e hw/ssi: imx_spi: Disable chip selects when controller is disabled adds 24bf8ef3f5 hw/ssi: imx_spi: Round up the burst length to be multiple of 8 adds 6ed924823c hw/ssi: imx_spi: Correct the burst length > 32 bit transfer logic adds 8c495d1379 hw/ssi: imx_spi: Correct tx and rx fifo endianness adds edfe2eb436 hw/intc/arm_gic: Fix interrupt ID in GICD_SGIR register adds 9e39983e5d hw/arm/stm32f405_soc: Add missing dependency on OR_IRQ adds 5900c7a6d4 hw/arm/exynos4210: Add missing dependency on OR_IRQ adds 6bfaec73a1 hw/arm/xlnx-versal: Versal SoC requires ZDMA adds 1de3b49017 hw/arm/xlnx-versal: Versal SoC requires ZynqMP peripherals adds e022f2a205 hw/net/can: ZynqMP CAN device requires PTIMER adds fd8f71b95d hw/arm: Display CPU type in machine description adds 99ae0cd90d Merge remote-tracking branch 'remotes/pmaydell/tags/pull-tar [...] adds c930831446 iotests: Fix expected whitespace for 185 adds 69b55e03f7 block: refactor bdrv_check_request: add errp adds 4c002cef0e util/iov: make qemu_iovec_init_extended() honest adds a56ed80c42 block: fix theoretical overflow in bdrv_init_padding() adds f0deecff82 block/io: refactor bdrv_pad_request(): move bdrv_pad_request() up adds 98ca45494f block/io: bdrv_pad_request(): support qemu_iovec_init_extend [...] adds 801625e69d block/throttle-groups: throttle_group_co_io_limits_intercept [...] adds 63f4ad1186 block/io: improve bdrv_check_request: check qiov too adds 8024726459 block: use int64_t as bytes type in tracked requests adds 17abcbeee2 block/io: use int64_t bytes in driver wrappers adds 5ae07b1410 block/io: support int64_t bytes in bdrv_co_do_pwrite_zeroes() adds fcfd9ade68 block/io: support int64_t bytes in bdrv_aligned_pwritev() adds 9df5afbdd1 block/io: support int64_t bytes in bdrv_co_do_copy_on_readv() adds 8b0c5d7659 block/io: support int64_t bytes in bdrv_aligned_preadv() adds 37e9403ea8 block/io: support int64_t bytes in bdrv_co_p{read,write}v_part() adds e9e52efdc5 block/io: support int64_t bytes in read/write wrappers adds a5215b8fdf block/io: use int64_t bytes in copy_range adds 3b5e4db673 block/nbd: only detach existing iochannel from aio_context adds ddde5ee769 block/nbd: only enter connection coroutine if it's present adds 5082fc82a6 nbd: make nbd_read* return -EIO on error adds 1ed9228f63 Merge remote-tracking branch 'remotes/ericb/tags/pull-nbd-20 [...] adds 0a19f167de tcg/tci: Drop L and S constraints adds 2366c858f9 tcg/tci: Remove TCG_TARGET_HAS_* ifdefs adds c7c778b5b9 tcg/i386: Move constraint type check to tcg_target_const_match adds df903b94b3 tcg/i386: Tidy register constraint definitions adds 358b492392 tcg/i386: Split out target constraints to tcg-target-con-str.h adds 3440d583d6 tcg/arm: Split out target constraints to tcg-target-con-str.h adds abc730e18e tcg/aarch64: Split out target constraints to tcg-target-con-str.h adds 85d251d7ec tcg/ppc: Split out target constraints to tcg-target-con-str.h adds 7d1820a755 tcg/tci: Split out target constraints to tcg-target-con-str.h adds 51800e4346 tcg/mips: Split out target constraints to tcg-target-con-str.h adds fc63a4c5c8 tcg/riscv: Split out target constraints to tcg-target-con-str.h adds c947deb13e tcg/s390: Split out target constraints to tcg-target-con-str.h adds 77f268e80b tcg/sparc: Split out target constraints to tcg-target-con-str.h adds 8c07f3262e tcg: Remove TCG_TARGET_CON_STR_H adds 4c22e84088 tcg/i386: Split out constraint sets to tcg-target-con-set.h adds 39e7522b4a tcg/aarch64: Split out constraint sets to tcg-target-con-set.h adds 7166eebb9b tcg/arm: Split out constraint sets to tcg-target-con-set.h adds 0263330bce tcg/mips: Split out constraint sets to tcg-target-con-set.h adds 6893016b90 tcg/ppc: Split out constraint sets to tcg-target-con-set.h adds 665be288ac tcg/riscv: Split out constraint sets to tcg-target-con-set.h adds d1c36a9032 tcg/s390: Split out constraint sets to tcg-target-con-set.h adds 0d11dc7c97 tcg/sparc: Split out constraint sets to tcg-target-con-set.h adds 63b29fda4e tcg/tci: Split out constraint sets to tcg-target-con-set.h adds 0c823e5968 tcg: Remove TCG_TARGET_CON_SET_H adds db754f8cca Merge remote-tracking branch 'remotes/rth-gitlab/tags/pull-t [...] adds fb246f0590 monitor/qmp-cmds.c: Don't include ui/vnc.h adds 5086c9973a qobject: open brace '{' following struct go on the same line adds be08fb1897 qobject: code indent should never use tabs adds f3d71c6e8d qobject: spaces required around that operators adds 1841f0112c qobject: braces {} are necessary for all arms of this statement adds 781386afd2 docs/interop/qmp-spec: Document the request queue limit adds 395a95080a qmp: Fix up comments after commit 9ce44e2ce2 adds f680405f45 qmp: Add more tracepoints adds 88daf0996c qmp: Resume OOB-enabled monitor before processing the request adds 1ba089f225 Merge remote-tracking branch 'remotes/armbru/tags/pull-qmp-2 [...] adds 8afaaee976 virtiofsd: extract lo_do_open() from lo_open() adds 22d2ece71e virtiofsd: optionally return inode pointer from lo_do_lookup() adds a3fdbbc7f2 virtiofsd: prevent opening of special files (CVE-2020-35517) adds 62124e5080 virtiofsd: Add _llseek to the seccomp whitelist adds cf269ff803 virtiofsd: Add restart_syscall to the seccomp whitelist adds 2c6df98796 Merge remote-tracking branch 'remotes/dgilbert-gitlab/tags/p [...] adds ada6f6f4a3 hw/display/qxl: Fix bad printf format specifiers adds c502758670 qxl: set qxl.ssd.dcl.con on secondary devices adds b577ab2dda qxl: also notify the rendering is done when skipping it adds a652b12013 spice: delay starting until display are initialized adds 326a51f32d vhost-user-gpu: check backend for EDID support adds 1f83ea8dbd vhost-user-gpu: handle vhost-user-gpu features in a callback adds 72e631c6ac vhost-user-gpu: use an extandable state enum for commands adds bd690feb15 vhost-user-gpu: handle display-info in a callback adds f988e3c0c6 ui: remove extra #ifdef CONFIG_OPENGL adds c110d949b8 ui: remove gl_ctx_get_current adds 568b12fccf ui: add gd_gl_area_scanout_disable adds 227d8444bb ui: annotate DCLOps callback requirements adds 2cc002483e ui: remove console_has_gl_dmabuf() adds ff64d44fb8 vhost-user-gpu: add a configuration flag for dmabuf usage adds a7dfbe289e ui: add an optional get_flags callback to GraphicHwOps adds d0e137bc9a ui: add a DCLOps callback to check dmabuf support adds 5983fdf1dc ui: check hw requirements during DCL registration adds 0df5c72b3b ui: add qemu_egl_has_dmabuf helper adds 52a37e20db ui: check gtk-egl dmabuf support adds 2606519b74 ui: add egl dmabuf import to gtkglarea adds f8f3c2719e virtio-gpu: avoid re-entering cmdq processing adds 3cddb8b9e0 display/ui: add a callback to indicate GL state is flushed adds ebae6477dc chardev: check if the chardev is registered for yanking adds 73240f104d tests: add some virtio-gpu & vhost-user-gpu acceptance test adds 923abdb4bd Merge remote-tracking branch 'remotes/kraxel/tags/vga-ui-202 [...] adds e2c5093c99 iotests: 30: drop from auto group (and effectively from make check) adds 7c16b5bbb6 pci: reject too large ROMs adds 08b1df8ff4 pci: add romsize property adds c126b4c57e virtio: move 'use-disabled-flag' property to hw_compat_4_2 adds 2d9e7d4cdd virtio-mmio: fix guest kernel crash with SHM regions adds f6ab64c05f virtio: Add corresponding memory_listener_unregister to unrealize adds 73b123073d virtio-pmem: add trace events adds 958ec334bc vhost: Unbreak SMMU and virtio-iommu on dev-iotlb support adds f862ddbb1a hw/i386: Remove the deprecated pc-1.x machine types adds d8be0c6b68 hw/virtio/virtio-balloon: Remove the "class" property adds 4d1ccc17f4 vhost: Check for valid vdev in vhost_backend_handle_iotlb_msg adds 99f84ac051 tests/acpi: allow updates for expected data files adds 602b458201 acpi: Permit OEM ID and OEM table ID fields to be changed adds 43e229a52b acpi: use constants as strncpy limit adds 4b1f88820f tests/acpi: add OEM ID and OEM TABLE ID test adds 64c9a9217a tests/acpi: update expected data files adds 277a582bf8 tests/acpi: disallow updates for expected data files adds d0dddab40e Merge remote-tracking branch 'remotes/mst/tags/for_upstream' [...] adds 8e43c5a1f2 tcg/s390: Fix compare instruction from extended-immediate facility adds 37c8c531d6 exec/cpu-defs: Remove TCG backends dependency adds 2dfa2f1871 tcg/aarch64: Do not convert TCGArg to temps that are not temps adds c6fbea4766 configure: Fix --enable-tcg-interpreter adds 13e71f08bf tcg/tci: Make tci_tb_ptr thread-local adds 49a5a75f3e tcg/tci: Implement INDEX_op_ld16s_i32 adds cbec0754be tcg/tci: Implement INDEX_op_ld8s_i64 adds 9592e8974f tcg/tci: Inline tci_write_reg32s into the only caller adds 475a15611f tcg/tci: Inline tci_write_reg8 into its callers adds 43c8a40279 tcg/tci: Inline tci_write_reg16 into the only caller adds 85bbbf7088 tcg/tci: Inline tci_write_reg32 into all callers adds 5410e4347b tcg/tci: Inline tci_write_reg64 into 64-bit callers adds 7f33f5cd0a tcg/tci: Merge INDEX_op_ld8u_{i32,i64} adds 850163eb4d tcg/tci: Merge INDEX_op_ld8s_{i32,i64} adds 77c38c7c3f tcg/tci: Merge INDEX_op_ld16u_{i32,i64} adds b09d78bf22 tcg/tci: Merge INDEX_op_ld16s_{i32,i64} adds c1d77e9475 tcg/tci: Merge INDEX_op_{ld_i32,ld32u_i64} adds ba9a80c1e8 tcg/tci: Merge INDEX_op_st8_{i32,i64} adds 90be4dde24 tcg/tci: Merge INDEX_op_st16_{i32,i64} adds 53f405569c tcg/tci: Move stack bounds check to compile-time adds b4d5bf0f9b tcg/tci: Merge INDEX_op_{st_i32,st32_i64} adds f6996f99f3 tcg/tci: Use g_assert_not_reached adds 7abd007cbc tcg/tci: Remove dead code for TCG_TARGET_HAS_div2_* adds ae40c098ac tcg/tci: Implement 64-bit division adds f6ff97ab56 tcg/tci: Remove TODO as unused adds 187f44d9da tcg/tci: Restrict TCG_TARGET_NB_REGS to 16 adds 552672bae6 tcg/tci: Fix TCG_REG_R4 misusage adds 2f74f45e32 tcg/tci: Remove TCG_CONST adds e9e51b7154 cpu: Introduce TCGCpuOperations struct adds 6a3d2e7c06 target/riscv: remove CONFIG_TCG, as it is always TCG adds 7df5e3d6ad accel/tcg: split TCG-only code from cpu_exec_realizefn adds ec62595bab cpu: Move synchronize_from_tb() to tcg_ops adds 48c1a3e303 cpu: Move cpu_exec_* to tcg_ops adds e124536f37 cpu: Move tlb_fill to tcg_ops adds e9ce43e97a cpu: Move debug_excp_handler to tcg_ops adds 853bfef4e6 target/arm: do not use cc->do_interrupt for KVM directly adds 0545608056 cpu: move cc->do_interrupt to tcg_ops adds cbc183d2d9 cpu: move cc->transaction_failed to tcg_ops adds 8535dd702d cpu: move do_unaligned_access to tcg_ops adds 79fc8d4511 physmem: make watchpoint checking code TCG-only adds 9ea9087bb4 cpu: move adjust_watchpoint_address to tcg_ops adds c73bdb35a9 cpu: move debug_check_watchpoint to tcg_ops adds 7827168471 cpu: tcg_ops: move to tcg-cpu-ops.h, keep a pointer in CPUClass adds 940e43aa30 accel: extend AccelState and AccelClass to user-mode adds b86f59c715 accel: replace struct CpusAccel with AccelOpsClass adds fb6916dd6c accel: introduce AccelCPUClass extending CPUClass adds 5b19cb63d9 Merge remote-tracking branch 'remotes/rth-gitlab/tags/pull-t [...] adds f71407ed2f utils/fifo8: change fatal errors from abort() to assert() adds cdf01ca481 utils/fifo8: add VMSTATE_FIFO8_TEST macro adds 2766043345 Merge remote-tracking branch 'remotes/mcayland/tags/qemu-spa [...] adds a8dc82ce82 qom: Allow optional sugar props adds f91f9f254b confidential guest support: Introduce new confidential guest [...] adds aacdb84413 sev: Remove false abstraction of flash encryption adds 6e6a6ca7d9 confidential guest support: Move side effect out of machine_ [...] adds e0292d7c62 confidential guest support: Rework the "memory-encryption" property adds c9f5aaa6bc sev: Add Error ** to sev_kvm_init() adds abc27d4241 confidential guest support: Introduce cgs "ready" flag adds ec78e2cda3 confidential guest support: Move SEV initialization into arc [...] adds 64d19f3334 confidential guest support: Update documentation adds 6c8ebe30ea spapr: Add PEF based confidential guest support adds 6742eefc93 spapr: PEF: prevent migration adds 9f88a7a3df confidential guest support: Alter virtio default properties [...] adds 651615d92d s390: Recognize confidential-guest-support option adds 6f0e9c26db Merge remote-tracking branch 'remotes/dg-gitlab/tags/cgs-pul [...] adds 36a7ab5f04 tests/acceptance: Increase the timeout in the replay tests adds 4d8f630915 tests/docker: Fix _get_so_libs() for docker-binfmt-image adds dc23bbc3df tests/docker: Fix typo in help message adds dffccf3d34 tests/docker: make _copy_with_mkdir accept missing files adds 3971c70f15 tests/docker: preserve original name when copying libs adds 6147c2495d tests/docker: alias docker-help target for consistency adds ddd5ed8331 tests/docker: add a docker-exec-copy-test adds 2df52b9bfd configure: make version_ge more tolerant of shady version input adds d6a66c811e configure: bump the minimum gdb version for check-tcg to 9.1 adds 46bae04a86 tests/tcg: don't silently skip the gdb tests adds 6e3dd75717 gdbstub: Fix handle_query_xfer_auxv adds 2a86d66be1 tests/tcg: Replace /bin/true by true (required on macOS) adds 47e3424ac9 scripts/mtest2make.py: export all-%s-targets variable and use it adds c401c058a1 tests/Makefile.include: don't use TARGET_DIRS for check-tcg adds a5dbb17507 docs/system: document an example vexpress-a15 invocation adds d994cc5449 docs/system: document an example booting the versatilepb machine adds 8eef07b4d3 Merge remote-tracking branch 'remotes/stsquad/tags/pull-test [...] adds ec9697ab3f qapi/commands: assert arg_type is not None adds 3cc01c546b qapi/events: fix visit_event typing adds ad1218086e qapi/main: handle theoretical None-return from re.match() adds a253b3eb9a qapi/gen: inline _wrap_ifcond into end_if() adds 98967c248c qapi: centralize is_[user|system|builtin]_module methods adds f3a705928a qapi/gen: Replace ._begin_system_module() adds 12893a8ea7 qapi: use explicitly internal module names adds e2bbc4eaa7 qapi: use './builtin' as the built-in module name adds 4ab0ff6da0 qapi/gen: Combine ._add_[user|system]_module adds 39b2d838f1 qapi: centralize the built-in module name definition adds fd9b160384 qapi/gen: write _genc/_genh access shims adds d921d27c1b qapi/gen: Support switching to another module temporarily adds c6cd7e4151 qapi/commands: Simplify command registry generation adds cc0747f6b7 qapi/gen: Drop support for QAPIGen without a file name adds 4a82e468e7 qapi: type 'info' as Optional[QAPISourceInfo] adds c51172667b qapi: enable strict-optional checks adds 4f799257b3 Merge remote-tracking branch 'remotes/armbru/tags/pull-qapi- [...] adds e6ddad1fd5 spapr_pci: Fix memory leak of vmstate_spapr_pci adds 39f633d429 savevm: Fix memory leak of vmstate_configuration adds 1dfafcbd39 migration/qemu-file: Fix maybe uninitialized on qemu_get_buf [...] adds 6e8c25b4c6 migration: introduce 'background-snapshot' migration capability adds 0e9b5cd6b2 migration: introduce UFFD-WP low-level interface helpers adds 278e2f551a migration: support UFFD write fault processing in ram_save_i [...] adds 8518278a6a migration: implementation of background snapshot thread adds c7243566d0 migration: introduce 'userfaultfd-wrlat.py' script adds ec17de0ac0 migration: Fix migrate-set-parameters argument validation adds 8b9407a09f migration: Clean up signed vs. unsigned XBZRLE cache-size adds 7bfc47936e migration: Fix cache_init()'s "Failed to allocate" error messages adds 54270c450a migration: Fix a few absurdly defective error messages adds 3af8554bd0 migration: Add blocker information adds a64aec725e migration: Display the migration blockers adds e26f98e209 block: push error reporting into bdrv_all_*_snapshot functions adds 7ea14df230 migration: Make save_snapshot() return bool, not 0/-1 adds f61fe11aa6 migration: stop returning errno from load_snapshot() adds cf3a74c94f block: add ability to specify list of blockdevs during snapshot adds c22d644ca7 block: allow specifying name of block device for vmstate storage adds 3d3e9b1f66 block: rename and alter bdrv_all_find_snapshot semantics adds f781f84189 migration: control whether snapshots are ovewritten adds f1a9fcdd01 migration: wire up support for snapshot device selection adds bef7e9e2c7 migration: introduce a delete_snapshot wrapper adds aae12d4baa iotests: add support for capturing and matching QMP events adds 458598e6a5 iotests: fix loading of common.config from tests/ subdir adds 0f0d83a456 migration: introduce snapshot-{save, load, delete} QMP commands adds e846b74650 migration: only check page size match if RAM postcopy is enabled adds 2436651b26 Merge remote-tracking branch 'remotes/dgilbert/tags/pull-mig [...] adds 162127f29f tests/acceptance: Extract tesseract_available() helper in ne [...] adds ca82244928 tests/acceptance: Introduce tesseract_ocr() helper adds 108a76da76 tests/acceptance: Extract do_test_arm_orangepi_armbian_uboot [...] adds 093aac4ab2 tests/acceptance: Test U-Boot/Linux from Armbian 20.08 on Or [...] adds c592f70cae tests/acceptance: Move the pseries test to a separate file adds 46c647e69d tests/acceptance: Test the mpc8544ds machine adds 299ab1b0ce tests/acceptance: Add a test for the virtex-ml507 ppc machine adds ee6c14d016 tests/acceptance: Re-enable the microblaze test adds 834736c9d1 tests/acceptance/boot_linux: fix typo on cloudinit error message adds b5a86c482d tests/acceptance/boot_linux: rename misleading cloudinit method adds fef453ee18 tests/acceptance/virtiofs_submounts: use workdir property adds c70a6d1b9f tests/acceptance/virtiofs_submounts: do not ask for ssh key [...] adds 14a79778e1 tests/acceptance/virtiofs_submounts: use a virtio-net device [...] adds c0d1681e50 tests/acceptance/virtiofs_submounts: standardize port as integer adds d7f57c25e1 tests/acceptance/virtiofs_submounts: required space between [...] adds 4f0d032185 Acceptance tests: clarify ssh connection failure reason adds 86b7cb6660 Acceptance Tests: remove unnecessary tag from documentation example adds 34b7d4193e Merge remote-tracking branch 'remotes/philmd-gitlab/tags/int [...] new fc1c8344e6 fuzz: ignore address_space_map is_write flag new d54d9b1d12 fuzz: refine the ide/ahci fuzzer configs new 92381157dd docs/fuzz: fix pre-meson path new 61f90e0461 fuzz: log the arguments used to initialize QEMU new 8630b43f11 fuzz: enable dynamic args for generic-fuzz configs new 3ca45fb4d2 docs/fuzz: add some information about OSS-Fuzz new fff7111fb9 fuzz: add virtio-9p configurations for fuzzing new 5ea9e9e239 target/i386: do not set LM for 32-bit emulation "-cpu host/max" new 8db0b20415 machine: add missing doc for memory-backend option new d7dedf428f meson: accept either shared or static libraries if --disable-static new c518d6c2bf meson: honor --enable-rbd if cc.links test fails new 5447089c2b x86/cpu: Populate SVM CPUID feature bits new 487a1d13ba fuzz: fix wrong index in clear_bits new e0f7fc588d docs: don't install corresponding man page if guest agent is [...] new dec2bb14b8 virtio-scsi: don't uninitialize queues that we didn't initialize new e34e47eb28 event_notifier: handle initialization failure better new 51909241d2 target/i386: Fix decoding of certain BMI instructions new e7e7bdabab target/i86: implement PKS new e9a16e3846 configure: Improve TCI feature description new 39687aca6a meson: Explicit TCG backend used new fa2f7b0b9b meson: Warn when TCI is selected but TCG backend is available new f77147cd4d tests/meson: Only build softfloat objects if TCG is selected new 6d21d60a2a pc-bios/meson: Only install EDK2 blob firmwares with system [...] new f285bd3fdc meson: Restrict block subsystem processing new 69ff4d0a45 meson: Merge trace_events_subdirs array new 8985db2659 meson: Restrict some trace event directories to user/system [...] new 957b31f6c5 meson: Restrict emulation code new 9b45a025ed qapi/meson: Restrict qdev code to system-mode emulation new 1935e0e4e0 qapi/meson: Remove QMP from user-mode emulation new 7fdb383d04 qapi/meson: Restrict system-mode specific modules new c2651c0eaa qapi/meson: Restrict UI module to system emulation and tools new 38e0b7904e accel/kvm/kvm-all: Fix wrong return code handling in dirty log code new 189012fcd7 replay: fix replay of the interrupts new 4b956a3999 pc-bios/descriptors: fix paths in json files new 54550d886e replay: rng-builtin support new 33c38f8ca1 cpu-throttle: Remove timer_mod() from cpu_throttle_set() new 520f26fc6d hw/pci-host: add pci-intack write method new 4f2a5202a0 pci-host: designware: add pcie-msi read method new 24202d2b56 vfio: add quirk device write method new f867cebaed prep: add ppc-parity write method new b5bf601f36 nvram: add nrf51_soc flash read method new 921604e175 spapr_pci: add spapr msi read method new 2c9fb3b784 tz-ppc: add dummy read/write methods new 735754aaa1 imx7-ccm: add digprog mmio write method new 6aa4228bd6 target/i386: Add support for save/load IA32_PKRS MSR new 52a44ad2b9 target/i386: Expose VMX entry/exit load pkrs control bits new 41d306ec7d Merge remote-tracking branch 'remotes/bonzini-gitlab/tags/fo [...] new c519d9d55e hw/block/nvme: remove superfluous NvmeCtrl parameter new 54eea8d947 hw/block/nvme: pull aio error handling new 54064e51d1 hw/block/nvme: add dulbe support new 6fd704a59a nvme: add namespace I/O optimization fields to shared header new 2605257a26 hw/block/nvme: add the dataset management command new 0a384f923f hw/block/nvme: add compare command new e1f81c1478 hw/block/nvme: fix bad clearing of CAP new ba69f22481 hw/block/nvme: Process controller reset and shutdown differently new b52f26cd1f hw/block/nvme: Generate namespace UUIDs new 13a7b6539d hw/block/nvme: Separate read and write handlers new 3ec1d547a5 hw/block/nvme: Combine nvme_write_zeroes() and nvme_write() new 62e8faa468 hw/block/nvme: Add Commands Supported and Effects log new 141354d55b hw/block/nvme: Add support for Namespace Types new 922e6f4ebd hw/block/nvme: Support allocated CNS command variants new e9ba46eeaf nvme: Make ZNS-related definitions new a479335bfa hw/block/nvme: Support Zoned Namespace Command Set new 8d18ddcd22 hw/block/nvme: Introduce max active and open zone limits new 1a9290ade3 hw/block/nvme: Support Zone Descriptor Extensions new 00dd640dff hw/block/nvme: Document zoned parameters in usage text new 55886345d0 hw/block/nvme: fix for non-msix machines new 1b5804a80d hw/block/nvme: conditionally enable DULBE for zoned namespaces new 165f134f3d hw/block/nvme: fix shutdown/reset logic new 5720669605 hw/block/nvme: merge implicitly/explicitly opened processing masks new b05fde2881 hw/block/nvme: enum style fix new 5f5dc4c6a9 hw/block/nvme: zero out zones on reset new cd42771a33 hw/block/nvme: add missing string representations for commands new 521ea778b2 hw/block/nvme: remove unnecessary check for append new add961300c hw/block/nvme: Correct error status for unaligned ZA new 1490be5a8a hw/block/nvme: remove unused argument in nvme_ns_init_zoned new aa5e55e3b0 hw/block/nvme: open code for volatile write cache new 337ccd7650 hw/block/nvme: remove unused argument in nvme_ns_init_blk new 15d024d4aa hw/block/nvme: split setup and register for namespace new 24ec776a5a hw/block/nvme: remove unused argument in nvme_ns_setup new 635b23ad43 hw/block/nvme: fix zone write finalize new c6d1b5c13b nvme: introduce bit 5 for critical warning new 4714791b66 hw/block/nvme: add smart_critical_warning property new c62720f137 hw/block/nvme: trigger async event during injecting smart warning new ffacaf0908 hw/block/nvme: add size to mmio read/write trace events new 0d3d5da2cc hw/block/nvme: fix 64 bit register hi/lo split writes new c705063129 hw/block/nvme: indicate CMB support through controller capab [...] new 1901b4967c hw/block/nvme: move msix table and pba to BAR 0 new 709cc8fc68 hw/block/nvme: allow cmb and pmr to coexist new 8e9e8b4821 hw/block/nvme: rename PMR/CMB shift/mask fields new b78b9bb0ee hw/block/nvme: remove redundant zeroing of PMR registers new 75c3c9de96 hw/block/nvme: disable PMR at boot up new 7ec9f2eef9 hw/block/nvme: add PMR RDS/WDS support new f4319477b4 hw/block/nvme: move cmb logic to v1.4 new c2a3640de8 hw/block/nvme: bump to v1.4 new 38001f7340 hw/block/nvme: lift cmb restrictions new 044f1876b0 hw/block/nvme: error if drive less than a zone size new 56990c777a hw/block/nvme: fix set feature for error recovery new 0065f42ef1 hw/block/nvme: fix set feature save field check new 74eb89219e hw/block/nvme: align with existing style new 74cbbf3031 hw/block/nvme: fix wrong parameter name 'cross_read' new a679dc3efd hw/block/nvme: fix zone boundary check for append new 3e22762edc hw/block/nvme: refactor the logic for zone write checks new 1214d55d1c Merge remote-tracking branch 'remotes/nvme/tags/nvme-next-pu [...] The 104 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: .gitignore | 3 + .gitlab-ci.d/containers.yml | 5 + .gitlab-ci.yml | 86 +- .shippable.yml | 14 +- .travis.yml | 25 - MAINTAINERS | 47 +- Makefile | 75 +- accel/{accel.c => accel-common.c} | 74 +- accel/{accel.c => accel-softmmu.c} | 61 +- accel/accel-softmmu.h | 15 + accel/accel-user.c | 24 + accel/hvf/entitlements.plist | 8 + accel/kvm/{kvm-cpus.c => kvm-accel-ops.c} | 28 +- accel/kvm/kvm-all.c | 64 +- accel/kvm/kvm-cpus.h | 2 - accel/kvm/meson.build | 2 +- accel/kvm/sev-stub.c | 10 +- accel/meson.build | 4 +- accel/qtest/qtest.c | 25 +- accel/stubs/kvm-stub.c | 10 - accel/stubs/tcg-stub.c | 10 + accel/tcg/cpu-exec.c | 60 +- accel/tcg/cputlb.c | 53 +- accel/tcg/internal.h | 20 + accel/tcg/meson.build | 10 +- accel/tcg/plugin-gen.c | 49 +- .../{tcg-cpus-icount.c => tcg-accel-ops-icount.c} | 29 +- .../{tcg-cpus-icount.h => tcg-accel-ops-icount.h} | 2 + .../{tcg-cpus-mttcg.c => tcg-accel-ops-mttcg.c} | 14 +- accel/tcg/tcg-accel-ops-mttcg.h | 19 + accel/tcg/{tcg-cpus-rr.c => tcg-accel-ops-rr.c} | 13 +- accel/tcg/{tcg-cpus-rr.h => tcg-accel-ops-rr.h} | 0 accel/tcg/{tcg-cpus.c => tcg-accel-ops.c} | 47 +- accel/tcg/{tcg-cpus.h => tcg-accel-ops.h} | 6 +- accel/tcg/tcg-all.c | 19 +- accel/tcg/translate-all.c | 38 +- accel/tcg/user-exec.c | 8 +- accel/xen/xen-all.c | 26 +- audio/alsaaudio.c | 18 +- audio/audio.c | 74 +- audio/audio_int.h | 2 + audio/audio_legacy.c | 3 +- audio/audio_template.h | 26 +- audio/audio_win_int.c | 73 +- audio/coreaudio.c | 17 +- audio/dsound_template.h | 2 +- audio/dsoundaudio.c | 56 +- audio/jackaudio.c | 3 +- audio/noaudio.c | 1 + audio/ossaudio.c | 13 +- audio/paaudio.c | 73 +- audio/sdlaudio.c | 305 +- audio/spiceaudio.c | 1 + backends/confidential-guest-support.c | 33 + backends/hostmem-file.c | 28 +- backends/hostmem.c | 20 +- backends/meson.build | 1 + backends/rng-builtin.c | 3 +- block.c | 60 +- block/backup-top.c | 6 +- block/backup-top.h | 1 + block/backup.c | 233 +- block/blkverify.c | 2 +- block/block-backend.c | 19 +- block/block-copy.c | 227 +- block/copy-on-read.c | 184 +- block/copy-on-read.h | 32 + block/dirty-bitmap.c | 8 +- block/export/export.c | 7 +- block/file-posix.c | 40 +- block/gluster.c | 13 +- block/io.c | 284 +- block/monitor/block-hmp-cmds.c | 14 +- block/nbd.c | 178 +- block/nvme.c | 8 +- block/qapi.c | 41 +- block/qcow2-bitmap.c | 15 +- block/replication.c | 2 + block/snapshot.c | 256 +- block/stream.c | 185 +- block/throttle-groups.c | 5 +- block/trace-events | 13 +- block/vmdk.c | 9 +- blockdev.c | 96 +- blockjob.c | 6 + bsd-user/main.c | 9 +- bsd-user/syscall.c | 6 +- chardev/char-socket.c | 47 + configure | 294 +- contrib/elf2dmp/addrspace.c | 4 +- contrib/elf2dmp/addrspace.h | 6 +- contrib/elf2dmp/main.c | 18 +- contrib/vhost-user-gpu/vhost-user-gpu.c | 78 +- contrib/vhost-user-gpu/virgl.c | 2 +- contrib/vhost-user-gpu/vugpu.h | 10 +- cpu.c | 66 +- crypto/aes.c | 6 +- crypto/block-luks.c | 9 +- crypto/desrfb.c | 4 +- crypto/secret.c | 14 - crypto/secret_common.c | 21 +- crypto/secret_keyring.c | 14 - crypto/tlscredsanon.c | 3 +- crypto/tlscredspsk.c | 3 +- crypto/tlscredsx509.c | 5 +- default-configs/devices/arm-softmmu.mak | 1 + default-configs/devices/riscv32-softmmu.mak | 2 + default-configs/devices/riscv64-softmmu.mak | 2 + default-configs/targets/aarch64-linux-user.mak | 1 + default-configs/targets/aarch64_be-linux-user.mak | 1 + default-configs/targets/arm-linux-user.mak | 1 + default-configs/targets/armeb-linux-user.mak | 1 + default-configs/targets/riscv32-linux-user.mak | 3 +- default-configs/targets/riscv32-softmmu.mak | 2 +- default-configs/targets/riscv64-linux-user.mak | 3 +- default-configs/targets/riscv64-softmmu.mak | 2 +- disas/meson.build | 2 - docs/amd-memory-encryption.txt | 2 +- docs/conf.py | 46 +- docs/confidential-guest-support.txt | 49 + docs/devel/build-system.rst | 2 +- docs/devel/clocks.rst | 16 + docs/devel/conf.py | 15 - docs/devel/fuzzing.rst | 35 +- docs/devel/index.rst | 1 + docs/devel/testing.rst | 115 +- docs/devel/{tracing.txt => tracing.rst} | 244 +- docs/index.html.in | 17 - docs/interop/conf.py | 28 - docs/interop/qmp-spec.txt | 8 +- docs/meson.build | 70 +- docs/nvdimm.txt | 24 +- docs/papr-pef.txt | 30 + docs/specs/conf.py | 16 - docs/specs/pci-ids.txt | 1 + docs/specs/pvpanic.txt | 13 +- docs/system/arm/cpu-features.rst | 21 + docs/system/arm/versatile.rst | 34 + docs/system/arm/vexpress.rst | 28 + docs/system/arm/virt.rst | 2 + docs/system/build-platforms.rst | 63 +- docs/system/conf.py | 28 - docs/system/deprecated.rst | 34 +- docs/system/removed-features.rst | 22 + docs/system/s390x/protvirt.rst | 19 +- docs/system/tls.rst | 2 +- docs/system/vnc-security.rst | 10 +- docs/tools/conf.py | 37 - docs/user/conf.py | 15 - dump/dump.c | 22 +- fsdev/meson.build | 1 - gdb-xml/riscv-32bit-csr.xml | 250 -- gdb-xml/riscv-64bit-csr.xml | 250 -- gdbstub.c | 72 +- hmp-commands.hx | 6 - hw/9pfs/9p-proxy.c | 3 +- hw/9pfs/9p.c | 102 +- hw/9pfs/9p.h | 8 +- hw/Kconfig | 1 + hw/acpi/aml-build.c | 47 +- hw/acpi/cpu.c | 7 +- hw/acpi/ghes.c | 5 +- hw/acpi/hmat.c | 5 +- hw/acpi/hmat.h | 3 +- hw/acpi/memory_hotplug.c | 8 +- hw/acpi/nvdimm.c | 18 +- hw/acpi/pci.c | 5 +- hw/acpi/vmgenid.c | 4 +- hw/arm/Kconfig | 6 + hw/arm/armsse.c | 48 +- hw/arm/digic_boards.c | 2 +- hw/arm/microbit.c | 2 +- hw/arm/mps2-tz.c | 14 +- hw/arm/mps2.c | 28 +- hw/arm/musca.c | 13 +- hw/arm/netduino2.c | 2 +- hw/arm/netduinoplus2.c | 2 +- hw/arm/orangepi.c | 2 +- hw/arm/smmuv3.c | 9 +- hw/arm/stellaris.c | 174 +- hw/arm/virt-acpi-build.c | 40 +- hw/arm/virt.c | 174 +- hw/arm/xlnx-zcu102.c | 4 +- hw/block/dataplane/virtio-blk.c | 4 + hw/block/dataplane/xen-block.c | 9 +- hw/block/fdc.c | 9 +- hw/block/m25p80.c | 80 +- hw/block/nand.c | 42 +- hw/block/nvme-ns.c | 297 +- hw/block/nvme-ns.h | 112 +- hw/block/nvme.c | 2443 ++++++++++-- hw/block/nvme.h | 31 +- hw/block/onenand.c | 2 +- hw/block/pflash_cfi01.c | 2 +- hw/block/pflash_cfi02.c | 2 +- hw/block/swim.c | 6 +- hw/block/trace-events | 50 +- hw/block/virtio-blk.c | 6 +- hw/block/xen-block.c | 2 +- hw/char/exynos4210_uart.c | 7 +- hw/core/cpu.c | 21 +- hw/core/machine-qmp-cmds.c | 127 +- hw/core/machine.c | 65 +- hw/core/ptimer.c | 34 + hw/display/qxl-logger.c | 4 +- hw/display/qxl-render.c | 1 + hw/display/qxl.c | 3 +- hw/display/vhost-user-gpu.c | 17 +- hw/display/virtio-gpu-base.c | 31 +- hw/display/virtio-gpu.c | 9 +- hw/display/virtio-vga.c | 20 + hw/display/vmware_vga.c | 3 +- hw/dma/Kconfig | 3 + hw/dma/meson.build | 2 +- hw/gpio/Kconfig | 3 + hw/gpio/gpio_pwr.c | 70 + hw/gpio/meson.build | 1 + hw/i386/Kconfig | 2 +- hw/i386/acpi-build.c | 89 +- hw/i386/acpi-common.c | 5 +- hw/i386/acpi-common.h | 3 +- hw/i386/acpi-microvm.c | 13 +- hw/i386/microvm.c | 66 + hw/i386/pc.c | 64 + hw/i386/pc_piix.c | 94 - hw/i386/pc_sysfw.c | 17 +- hw/ide/ahci.c | 8 +- hw/ide/atapi.c | 30 +- hw/ide/core.c | 2 +- hw/intc/arm_gic.c | 5 +- hw/intc/ppc-uic.c | 2 +- hw/m68k/next-cube.c | 239 +- hw/mem/memory-device.c | 12 +- hw/mem/nvdimm.c | 9 + hw/mips/boston.c | 6 +- hw/mips/fuloong2e.c | 1 - hw/mips/jazz.c | 12 +- hw/misc/Kconfig | 12 +- hw/misc/imx7_ccm.c | 8 + hw/misc/macio/gpio.c | 24 +- hw/misc/macio/macio.c | 53 +- hw/misc/meson.build | 4 +- hw/misc/mos6522.c | 9 + hw/misc/npcm7xx_pwm.c | 23 +- hw/misc/pvpanic-isa.c | 94 + hw/misc/pvpanic-pci.c | 94 + hw/misc/pvpanic.c | 85 +- hw/misc/sifive_u_otp.c | 33 +- hw/misc/tz-ppc.c | 14 + hw/net/allwinner-sun8i-emac.c | 2 +- hw/net/cadence_gem.c | 2 +- hw/net/fsl_etsec/rings.c | 18 +- hw/net/ftgmac100.c | 13 +- hw/net/imx_fec.c | 20 +- hw/net/virtio-net.c | 2 +- hw/net/xen_nic.c | 2 +- hw/nvram/nrf51_nvm.c | 10 + hw/pci-bridge/Kconfig | 2 +- hw/pci-host/designware.c | 19 + hw/pci-host/gpex-acpi.c | 87 +- hw/pci-host/prep.c | 8 + hw/pci/pci.c | 89 +- hw/pci/shpc.c | 4 +- hw/ppc/Kconfig | 6 +- hw/ppc/mac_newworld.c | 71 +- hw/ppc/mac_oldworld.c | 76 +- hw/ppc/meson.build | 1 + hw/ppc/pef.c | 140 + hw/ppc/pnv_pnor.c | 2 +- hw/ppc/ppc405.h | 8 +- hw/ppc/ppc405_boards.c | 8 +- hw/ppc/ppc405_uc.c | 415 +- hw/ppc/ppc4xx_devs.c | 38 - hw/ppc/prep_systemio.c | 8 + hw/ppc/sam460ex.c | 76 +- hw/ppc/spapr.c | 32 +- hw/ppc/spapr_cpu_core.c | 12 +- hw/ppc/spapr_events.c | 3 +- hw/ppc/spapr_hcall.c | 1 + hw/ppc/spapr_ovec.c | 7 + hw/ppc/spapr_pci.c | 25 +- hw/ppc/spapr_rtas.c | 6 +- hw/riscv/boot.c | 18 +- hw/riscv/sifive_u.c | 16 +- hw/riscv/spike.c | 8 +- hw/riscv/virt.c | 8 +- hw/rtc/pl031.c | 8 + hw/s390x/pv.c | 62 + hw/s390x/s390-virtio-ccw.c | 3 + hw/scsi/scsi-disk.c | 10 +- hw/scsi/scsi-generic.c | 4 +- hw/scsi/virtio-scsi-dataplane.c | 8 +- hw/scsi/virtio-scsi.c | 6 +- hw/sd/sd.c | 32 +- hw/sd/ssi-sd.c | 59 +- hw/semihosting/Kconfig | 4 + .../arm-semi.c => hw/semihosting/arm-compat-semi.c | 525 ++- hw/semihosting/common-semi.h | 39 + hw/semihosting/meson.build | 3 + hw/ssi/imx_spi.c | 153 +- hw/timer/cmsdk-apb-dualtimer.c | 53 +- hw/timer/cmsdk-apb-timer.c | 55 +- hw/tpm/tpm_spapr.c | 8 +- hw/tpm/trace-events | 1 - hw/usb/bus.c | 16 + hw/usb/ccid-card-passthru.c | 2 +- hw/usb/core.c | 21 +- hw/usb/dev-smartcard-reader.c | 8 +- hw/usb/dev-storage.c | 4 +- hw/usb/dev-uas.c | 12 +- hw/usb/hcd-ehci.c | 4 +- hw/usb/hcd-xhci-pci.c | 4 +- hw/usb/hcd-xhci-sysbus.c | 5 +- hw/usb/hcd-xhci.h | 2 +- hw/usb/host-libusb.c | 18 +- hw/usb/meson.build | 1 + hw/usb/pcap.c | 251 ++ hw/vfio/ccw.c | 40 +- hw/vfio/display.c | 6 + hw/vfio/pci-quirks.c | 8 + hw/virtio/trace-events | 5 + hw/virtio/vhost-backend.c | 5 + hw/virtio/vhost-user-fs-pci.c | 2 + hw/virtio/vhost-user-fs.c | 10 + hw/virtio/vhost.c | 13 +- hw/virtio/virtio-balloon-pci.c | 11 +- hw/virtio/virtio-iommu.c | 5 + hw/virtio/virtio-mmio.c | 8 + hw/virtio/virtio-pci.c | 6 +- hw/virtio/virtio-pmem.c | 4 + hw/virtio/virtio.c | 2 +- hw/watchdog/cmsdk-apb-watchdog.c | 29 +- hw/xen/xen_pt_load_rom.c | 14 +- include/authz/listfile.h | 2 +- include/block/block-copy.h | 61 +- include/block/block.h | 27 +- include/block/block_int.h | 41 +- include/block/blockjob_int.h | 2 + include/block/nbd.h | 7 +- include/block/nvme.h | 342 +- include/block/snapshot.h | 23 +- include/block/throttle-groups.h | 2 +- include/exec/confidential-guest-support.h | 62 + include/exec/cpu-all.h | 11 +- include/exec/cpu-defs.h | 3 - include/exec/exec-all.h | 13 +- include/exec/gdbstub.h | 14 +- include/exec/gen-icount.h | 25 +- include/exec/memory.h | 18 +- include/exec/memory_ldst_cached.h.inc | 6 +- include/exec/ram_addr.h | 5 +- include/hw/acpi/acpi-defs.h | 2 +- include/hw/acpi/aml-build.h | 12 +- include/hw/acpi/ghes.h | 3 +- include/hw/acpi/pci.h | 3 +- include/hw/acpi/vmgenid.h | 2 +- include/hw/arm/armsse.h | 14 +- include/hw/arm/virt.h | 4 + include/hw/boards.h | 4 +- include/hw/clock.h | 15 + include/hw/core/accel-cpu.h | 38 + include/hw/core/cpu.h | 86 +- include/hw/core/tcg-cpu-ops.h | 97 + include/hw/i386/microvm.h | 4 + include/hw/i386/pc.h | 5 +- include/hw/intc/ppc-uic.h | 7 + include/hw/m68k/next-cube.h | 15 +- include/hw/mem/nvdimm.h | 3 +- include/hw/misc/macio/gpio.h | 2 - include/hw/misc/macio/macio.h | 4 +- include/hw/misc/pvpanic.h | 24 +- include/hw/pci/pci.h | 2 + include/hw/ppc/pef.h | 17 + include/hw/ppc/ppc4xx.h | 9 - include/hw/ppc/spapr.h | 9 +- include/hw/ppc/spapr_ovec.h | 1 + include/hw/ptimer.h | 22 + include/hw/riscv/boot.h | 6 +- include/hw/s390x/pv.h | 17 + include/hw/sd/sd.h | 42 +- include/hw/ssi/imx_spi.h | 5 +- include/hw/timer/cmsdk-apb-dualtimer.h | 5 +- include/hw/timer/cmsdk-apb-timer.h | 34 +- include/hw/usb.h | 8 + include/hw/virtio/vhost-user-fs.h | 1 + include/hw/virtio/virtio-gpu.h | 6 +- include/hw/watchdog/cmsdk-apb-watchdog.h | 5 +- include/io/channel.h | 5 +- include/migration/snapshot.h | 47 +- include/net/checksum.h | 7 +- include/qapi/util.h | 13 + include/{sysemu => qemu}/accel.h | 16 +- include/qemu/compiler.h | 5 +- include/qemu/crc-ccitt.h | 33 + include/qemu/error-report.h | 2 +- include/qemu/event_notifier.h | 1 + include/qemu/fifo8.h | 16 +- include/qemu/iov.h | 2 +- include/qemu/mmap-alloc.h | 2 + include/qemu/osdep.h | 44 +- include/qemu/timer.h | 2 + include/qemu/typedefs.h | 2 + include/qemu/userfaultfd.h | 35 + include/qemu/xxhash.h | 98 + include/qemu/yank.h | 97 + include/qom/object.h | 3 +- include/scsi/utils.h | 2 + .../infiniband/hw/vmw_pvrdma/pvrdma_verbs.h | 2 +- include/standard-headers/drm/drm_fourcc.h | 175 +- include/standard-headers/linux/const.h | 36 + include/standard-headers/linux/ethtool.h | 2 +- include/standard-headers/linux/fuse.h | 30 +- include/standard-headers/linux/kernel.h | 9 +- include/standard-headers/linux/pci_regs.h | 16 + include/standard-headers/linux/vhost_types.h | 9 + include/standard-headers/linux/virtio_gpu.h | 82 + include/standard-headers/linux/virtio_ids.h | 44 +- include/sysemu/accel-ops.h | 45 + include/sysemu/block-backend.h | 3 +- include/sysemu/cpus.h | 26 +- include/sysemu/hvf.h | 2 +- include/sysemu/kvm.h | 18 +- include/sysemu/kvm_int.h | 2 +- include/sysemu/sev.h | 4 +- include/tcg/tcg-op.h | 17 +- include/tcg/tcg-opc.h | 11 +- include/tcg/tcg.h | 56 +- include/ui/console.h | 37 +- include/ui/egl-context.h | 1 - include/ui/egl-helpers.h | 1 + include/ui/gtk.h | 7 +- include/ui/qemu-spice.h | 1 + include/ui/sdl2.h | 1 - io/channel-tls.c | 6 +- iothread.c | 12 +- job-qmp.c | 13 +- job.c | 3 + linux-headers/asm-arm64/kvm.h | 3 - linux-headers/asm-generic/unistd.h | 6 +- linux-headers/asm-mips/unistd_n32.h | 1 + linux-headers/asm-mips/unistd_n64.h | 1 + linux-headers/asm-mips/unistd_o32.h | 1 + linux-headers/asm-powerpc/unistd_32.h | 1 + linux-headers/asm-powerpc/unistd_64.h | 1 + linux-headers/asm-s390/unistd_32.h | 1 + linux-headers/asm-s390/unistd_64.h | 1 + linux-headers/asm-x86/kvm.h | 1 + linux-headers/asm-x86/unistd_32.h | 1 + linux-headers/asm-x86/unistd_64.h | 1 + linux-headers/asm-x86/unistd_x32.h | 1 + linux-headers/linux/kvm.h | 56 +- linux-headers/linux/userfaultfd.h | 9 + linux-headers/linux/vfio.h | 1 + linux-headers/linux/vhost.h | 4 + linux-user/aarch64/cpu_loop.c | 3 +- linux-user/alpha/target_fcntl.h | 2 - linux-user/arm/cpu_loop.c | 3 +- linux-user/arm/meson.build | 3 - linux-user/exit.c | 2 +- linux-user/generic/fcntl.h | 5 - linux-user/main.c | 7 +- linux-user/meson.build | 1 + linux-user/mips/cpu_loop.c | 7 +- linux-user/qemu.h | 4 +- linux-user/riscv/cpu_loop.c | 5 + linux-user/{arm => }/semihost.c | 8 +- linux-user/strace.c | 154 +- linux-user/syscall.c | 23 +- linux-user/syscall_defs.h | 14 +- memory_ldst.c.inc | 8 +- meson.build | 622 +-- meson_options.txt | 4 + migration/channel.c | 13 + migration/migration.c | 451 ++- migration/migration.h | 6 +- migration/multifd.c | 10 + migration/page_cache.c | 8 +- migration/page_cache.h | 2 +- migration/qemu-file-channel.c | 7 + migration/qemu-file.c | 2 +- migration/ram.c | 307 +- migration/ram.h | 8 +- migration/savevm.c | 346 +- migration/savevm.h | 3 + migration/trace-events | 2 + monitor/hmp-cmds.c | 87 +- monitor/qmp-cmds-control.c | 9 +- monitor/qmp-cmds.c | 53 +- monitor/qmp.c | 44 +- monitor/trace-events | 4 + nbd/server.c | 120 +- net/checksum.c | 24 +- net/filter-rewriter.c | 4 +- net/net.c | 35 +- net/slirp.c | 2 +- os-posix.c | 3 + pc-bios/descriptors/meson.build | 30 +- pc-bios/meson.build | 7 +- qapi/audio.json | 33 +- qapi/block-core.json | 66 +- qapi/job.json | 9 +- qapi/meson.build | 35 +- qapi/migration.json | 218 +- qapi/misc.json | 49 - qapi/qapi-schema.json | 1 + qapi/run-state.json | 10 +- qapi/yank.json | 119 + qemu-img.c | 8 +- qemu-nbd.c | 43 +- qemu-options.hx | 65 +- qemu.nsi | 42 +- qga/commands-posix.c | 50 +- qga/commands-win32.c | 99 +- qga/meson.build | 55 +- qobject/json-parser.c | 3 +- qobject/qdict.c | 12 +- qobject/qjson.c | 3 +- qom/object.c | 4 +- replay/replay-debugging.c | 12 +- replay/replay-snapshot.c | 5 +- scripts/checkpatch.pl | 2 +- scripts/decodetree.py | 9 +- scripts/entitlement.sh | 13 + scripts/git-submodule.sh | 34 +- scripts/mtest2make.py | 1 + scripts/oss-fuzz/minimize_qtest_trace.py | 2 +- scripts/qapi/commands.py | 62 +- scripts/qapi/events.py | 16 +- scripts/qapi/gen.py | 94 +- scripts/qapi/main.py | 2 + scripts/qapi/mypy.ini | 1 - scripts/qapi/schema.py | 42 +- scripts/qapi/types.py | 4 +- scripts/qapi/visit.py | 6 +- scripts/simplebench/bench-backup.py | 167 + scripts/simplebench/bench-example.py | 2 +- scripts/simplebench/bench_block_job.py | 13 +- scripts/simpletrace.py | 4 +- scripts/tracetool/backend/log.py | 19 +- scripts/tracetool/format/log_stap.py | 8 +- scripts/update-linux-headers.sh | 5 +- scripts/userfaultfd-wrlat.py | 122 + scsi/pr-manager.c | 10 +- scsi/utils.c | 5 + softmmu/cpu-throttle.c | 11 +- softmmu/cpus.c | 12 +- softmmu/memory.c | 14 +- softmmu/physmem.c | 173 +- softmmu/qtest.c | 2 +- softmmu/rtc.c | 3 +- softmmu/runstate-action.c | 4 +- softmmu/runstate.c | 18 +- softmmu/tpm.c | 38 +- softmmu/vl.c | 48 +- storage-daemon/qemu-storage-daemon.c | 1 + stubs/meson.build | 3 + stubs/qdev.c | 23 + stubs/yank.c | 29 + subprojects/libvhost-user/libvhost-user.h | 2 +- subprojects/libvhost-user/meson.build | 3 + target/alpha/cpu.c | 21 +- target/arm/cpu-param.h | 2 +- target/arm/cpu.c | 68 +- target/arm/cpu.h | 118 +- target/arm/cpu64.c | 69 +- target/arm/cpu_tcg.c | 32 +- target/arm/gdbstub.c | 75 +- target/arm/helper-a64.c | 8 +- target/arm/helper.c | 452 ++- target/arm/internals.h | 51 + target/arm/kvm64.c | 8 +- target/arm/m_helper.c | 9 +- target/arm/meson.build | 2 - target/arm/monitor.c | 1 + target/arm/op_helper.c | 4 +- target/arm/pauth_helper.c | 27 +- target/arm/sve_helper.c | 33 +- target/arm/tlb_helper.c | 3 + target/arm/translate-a64.c | 4 + target/arm/translate-sve.c | 31 +- target/arm/translate.c | 36 +- target/avr/cpu.c | 19 +- target/avr/helper.c | 5 +- target/cris/cpu.c | 43 +- target/cris/helper.c | 5 +- target/hppa/cpu.c | 24 +- target/i386/cpu.c | 44 +- target/i386/cpu.h | 31 +- target/i386/hax/{hax-cpus.c => hax-accel-ops.c} | 33 +- target/i386/hax/{hax-cpus.h => hax-accel-ops.h} | 2 - target/i386/hax/hax-all.c | 7 +- target/i386/hax/hax-mem.c | 2 +- target/i386/hax/hax-posix.c | 2 +- target/i386/hax/hax-windows.c | 2 +- target/i386/hax/hax-windows.h | 2 +- target/i386/hax/meson.build | 2 +- target/i386/helper.c | 3 + target/i386/hvf/{hvf-cpus.c => hvf-accel-ops.c} | 29 +- target/i386/hvf/{hvf-cpus.h => hvf-accel-ops.h} | 2 - target/i386/hvf/hvf-i386.h | 2 +- target/i386/hvf/hvf.c | 5 +- target/i386/hvf/meson.build | 2 +- target/i386/hvf/x86_task.c | 2 +- target/i386/hvf/x86hvf.c | 2 +- target/i386/kvm/kvm.c | 33 + target/i386/machine.c | 24 +- target/i386/sev-stub.c | 5 + target/i386/sev.c | 95 +- target/i386/tcg/excp_helper.c | 32 +- target/i386/tcg/misc_helper.c | 14 + target/i386/tcg/tcg-cpu.c | 26 +- target/i386/tcg/translate.c | 2 +- target/i386/whpx/meson.build | 2 +- target/i386/whpx/{whpx-cpus.c => whpx-accel-ops.c} | 33 +- target/i386/whpx/{whpx-cpus.h => whpx-accel-ops.h} | 2 - target/i386/whpx/whpx-all.c | 9 +- target/lm32/cpu.c | 19 +- target/m68k/cpu.c | 19 +- target/m68k/m68k-semi.c | 2 +- target/microblaze/cpu.c | 73 +- target/microblaze/cpu.h | 14 +- target/microblaze/helper.c | 26 +- target/microblaze/mmu.c | 2 +- target/microblaze/mmu.h | 2 +- target/mips/addr.c | 10 + target/mips/cp0_helper.c | 18 +- target/mips/cp0_timer.c | 4 +- .../mips/{translate_init.c.inc => cpu-defs.c.inc} | 128 +- target/mips/cpu.c | 290 +- target/mips/cpu.h | 23 +- target/mips/fpu_helper.c | 5 +- target/mips/fpu_helper.h | 59 + target/mips/gdbstub.c | 1 + target/mips/helper.h | 436 +-- target/mips/internal.h | 64 +- target/mips/kvm.c | 13 +- target/mips/machine.c | 1 + target/mips/meson.build | 21 +- target/mips/mips-defs.h | 56 +- target/mips/mips32r6.decode | 36 + target/mips/mips64r6.decode | 27 + target/mips/msa32.decode | 29 + target/mips/msa64.decode | 17 + target/mips/msa_helper.c | 430 +++ target/mips/msa_helper.h.inc | 443 +++ target/mips/msa_translate.c | 2286 +++++++++++ target/mips/op_helper.c | 396 +- target/mips/rel6_translate.c | 44 + target/mips/{helper.c => tlb_helper.c} | 266 +- target/mips/translate.c | 4034 ++++---------------- target/mips/translate.h | 177 + target/mips/translate_addr_const.c | 61 + target/moxie/cpu.c | 15 +- target/nios2/cpu.c | 18 +- target/nios2/nios2-semi.c | 2 +- target/openrisc/cpu.c | 17 +- target/ppc/kvm.c | 18 - target/ppc/kvm_ppc.h | 6 - target/ppc/translate_init.c.inc | 39 +- target/riscv/cpu.c | 51 +- target/riscv/cpu.h | 11 + target/riscv/cpu_bits.h | 1 + target/riscv/cpu_helper.c | 12 +- target/riscv/csr.c | 342 +- target/riscv/gdbstub.c | 308 +- target/riscv/insn_trans/trans_privileged.c.inc | 37 +- target/riscv/op_helper.c | 5 + target/riscv/pmp.c | 4 +- target/riscv/pmp.h | 1 + target/riscv/translate.c | 11 + target/rx/cpu.c | 20 +- target/rx/op_helper.c | 12 +- target/s390x/cpu.c | 33 +- target/s390x/excp_helper.c | 2 +- target/s390x/insn-data.def | 10 +- target/s390x/kvm.c | 12 +- target/s390x/mem_helper.c | 4 +- target/s390x/misc_helper.c | 7 +- target/s390x/translate.c | 33 +- target/sh4/cpu.c | 21 +- target/sparc/cpu.c | 25 +- target/tilegx/cpu.c | 17 +- target/tricore/cpu.c | 12 +- target/unicore32/cpu.c | 17 +- target/xtensa/cpu.c | 23 +- target/xtensa/helper.c | 4 +- tcg/aarch64/tcg-target-con-set.h | 36 + tcg/aarch64/tcg-target-con-str.h | 24 + tcg/aarch64/tcg-target.c.inc | 178 +- tcg/arm/tcg-target-con-set.h | 35 + tcg/arm/tcg-target-con-str.h | 22 + tcg/arm/tcg-target.c.inc | 171 +- tcg/i386/tcg-target-con-set.h | 55 + tcg/i386/tcg-target-con-str.h | 33 + tcg/i386/tcg-target.c.inc | 431 +-- tcg/mips/tcg-target-con-set.h | 36 + tcg/mips/tcg-target-con-str.h | 24 + tcg/mips/tcg-target.c.inc | 177 +- tcg/optimize.c | 249 +- tcg/ppc/tcg-target-con-set.h | 42 + tcg/ppc/tcg-target-con-str.h | 30 + tcg/ppc/tcg-target.c.inc | 301 +- tcg/riscv/tcg-target-con-set.h | 30 + tcg/riscv/tcg-target-con-str.h | 21 + tcg/riscv/tcg-target.c.inc | 137 +- tcg/s390/tcg-target-con-set.h | 29 + tcg/s390/tcg-target-con-str.h | 28 + tcg/s390/tcg-target.c.inc | 178 +- tcg/sparc/tcg-target-con-set.h | 32 + tcg/sparc/tcg-target-con-str.h | 23 + tcg/sparc/tcg-target.c.inc | 156 +- tcg/sparc/tcg-target.h | 4 - tcg/tcg-common.c | 4 - tcg/tcg-op-gvec.c | 127 +- tcg/tcg-op-vec.c | 52 +- tcg/tcg-op.c | 227 +- tcg/tcg.c | 636 ++- tcg/tci.c | 481 +-- tcg/tci/tcg-target-con-set.h | 21 + tcg/tci/tcg-target-con-str.h | 11 + tcg/tci/tcg-target.c.inc | 496 +-- tcg/tci/tcg-target.h | 37 +- tests/Makefile.include | 13 +- tests/acceptance/boot_linux.py | 14 +- tests/acceptance/boot_linux_console.py | 98 +- tests/acceptance/linux_ssh_mips_malta.py | 2 +- tests/acceptance/machine_m68k_nextcube.py | 44 +- tests/acceptance/machine_microblaze.py | 35 + tests/acceptance/machine_ppc.py | 69 + tests/acceptance/replay_kernel.py | 2 +- tests/acceptance/tesseract_utils.py | 46 + tests/acceptance/virtio-gpu.py | 161 + tests/acceptance/virtiofs_submounts.py | 21 +- tests/acceptance/vnc.py | 18 +- tests/check-block.sh | 10 +- tests/crypto-tls-x509-helpers.c | 10 +- tests/crypto-tls-x509-helpers.h | 2 +- tests/data/acpi/microvm/APIC | Bin 70 -> 70 bytes tests/data/acpi/microvm/APIC.ioapic2 | Bin 82 -> 82 bytes tests/data/acpi/microvm/APIC.pcie | Bin 110 -> 110 bytes tests/data/acpi/microvm/DSDT | Bin 365 -> 365 bytes tests/data/acpi/microvm/DSDT.ioapic2 | Bin 365 -> 365 bytes tests/data/acpi/microvm/DSDT.pcie | Bin 3023 -> 3031 bytes tests/data/acpi/microvm/DSDT.rtc | Bin 404 -> 404 bytes tests/data/acpi/microvm/DSDT.usb | Bin 414 -> 414 bytes tests/data/acpi/microvm/FACP | Bin 268 -> 268 bytes tests/data/acpi/pc/APIC | Bin 120 -> 120 bytes tests/data/acpi/pc/APIC.acpihmat | Bin 128 -> 128 bytes tests/data/acpi/pc/APIC.cphp | Bin 160 -> 160 bytes tests/data/acpi/pc/APIC.dimmpxm | Bin 144 -> 144 bytes tests/data/acpi/pc/DSDT | Bin 5065 -> 5065 bytes tests/data/acpi/pc/DSDT.acpihmat | Bin 6390 -> 6390 bytes tests/data/acpi/pc/DSDT.bridge | Bin 6924 -> 6924 bytes tests/data/acpi/pc/DSDT.cphp | Bin 5529 -> 5529 bytes tests/data/acpi/pc/DSDT.dimmpxm | Bin 6719 -> 6719 bytes tests/data/acpi/pc/DSDT.hpbridge | Bin 5026 -> 5026 bytes tests/data/acpi/pc/DSDT.hpbrroot | Bin 3084 -> 3084 bytes tests/data/acpi/pc/DSDT.ipmikcs | Bin 5137 -> 5137 bytes tests/data/acpi/pc/DSDT.memhp | Bin 6424 -> 6424 bytes tests/data/acpi/pc/DSDT.numamem | Bin 5071 -> 5071 bytes tests/data/acpi/pc/DSDT.roothp | Bin 5261 -> 5261 bytes tests/data/acpi/pc/FACP | Bin 116 -> 116 bytes tests/data/acpi/pc/HMAT.acpihmat | Bin 280 -> 280 bytes tests/data/acpi/pc/HPET | Bin 56 -> 56 bytes tests/data/acpi/pc/NFIT.dimmpxm | Bin 240 -> 240 bytes tests/data/acpi/pc/SLIT.cphp | Bin 48 -> 48 bytes tests/data/acpi/pc/SLIT.memhp | Bin 48 -> 48 bytes tests/data/acpi/pc/SRAT.acpihmat | Bin 280 -> 280 bytes tests/data/acpi/pc/SRAT.cphp | Bin 304 -> 304 bytes tests/data/acpi/pc/SRAT.dimmpxm | Bin 392 -> 392 bytes tests/data/acpi/pc/SRAT.memhp | Bin 264 -> 264 bytes tests/data/acpi/pc/SRAT.numamem | Bin 224 -> 224 bytes tests/data/acpi/pc/SSDT.dimmpxm | Bin 734 -> 734 bytes tests/data/acpi/pc/WAET | Bin 40 -> 40 bytes tests/data/acpi/q35/APIC | Bin 120 -> 120 bytes tests/data/acpi/q35/APIC.acpihmat | Bin 128 -> 128 bytes tests/data/acpi/q35/APIC.cphp | Bin 160 -> 160 bytes tests/data/acpi/q35/APIC.dimmpxm | Bin 144 -> 144 bytes tests/data/acpi/q35/DSDT | Bin 7801 -> 7801 bytes tests/data/acpi/q35/DSDT.acpihmat | Bin 9126 -> 9126 bytes tests/data/acpi/q35/DSDT.bridge | Bin 7819 -> 7819 bytes tests/data/acpi/q35/DSDT.cphp | Bin 8265 -> 8265 bytes tests/data/acpi/q35/DSDT.dimmpxm | Bin 9455 -> 9455 bytes tests/data/acpi/q35/DSDT.ipmibt | Bin 7876 -> 7876 bytes tests/data/acpi/q35/DSDT.memhp | Bin 9160 -> 9160 bytes tests/data/acpi/q35/DSDT.mmio64 | Bin 8932 -> 8932 bytes tests/data/acpi/q35/DSDT.numamem | Bin 7807 -> 7807 bytes tests/data/acpi/q35/DSDT.tis | Bin 8407 -> 8407 bytes tests/data/acpi/q35/FACP | Bin 244 -> 244 bytes tests/data/acpi/q35/HMAT.acpihmat | Bin 280 -> 280 bytes tests/data/acpi/q35/HPET | Bin 56 -> 56 bytes tests/data/acpi/q35/MCFG | Bin 60 -> 60 bytes tests/data/acpi/q35/NFIT.dimmpxm | Bin 240 -> 240 bytes tests/data/acpi/q35/SLIT.cphp | Bin 48 -> 48 bytes tests/data/acpi/q35/SLIT.memhp | Bin 48 -> 48 bytes tests/data/acpi/q35/SRAT.acpihmat | Bin 280 -> 280 bytes tests/data/acpi/q35/SRAT.cphp | Bin 304 -> 304 bytes tests/data/acpi/q35/SRAT.dimmpxm | Bin 392 -> 392 bytes tests/data/acpi/q35/SRAT.memhp | Bin 264 -> 264 bytes tests/data/acpi/q35/SRAT.mmio64 | Bin 224 -> 224 bytes tests/data/acpi/q35/SRAT.numamem | Bin 224 -> 224 bytes tests/data/acpi/q35/SSDT.dimmpxm | Bin 734 -> 734 bytes tests/data/acpi/q35/TPM2.tis | Bin 76 -> 76 bytes tests/data/acpi/q35/WAET | Bin 40 -> 40 bytes tests/data/acpi/virt/APIC | Bin 168 -> 168 bytes tests/data/acpi/virt/APIC.memhp | Bin 168 -> 168 bytes tests/data/acpi/virt/APIC.numamem | Bin 168 -> 168 bytes tests/data/acpi/virt/DSDT | Bin 5196 -> 5204 bytes tests/data/acpi/virt/DSDT.memhp | Bin 6557 -> 6565 bytes tests/data/acpi/virt/DSDT.numamem | Bin 5196 -> 5204 bytes tests/data/acpi/virt/DSDT.pxb | Bin 7802 -> 7689 bytes tests/data/acpi/virt/FACP | Bin 268 -> 268 bytes tests/data/acpi/virt/FACP.memhp | Bin 268 -> 268 bytes tests/data/acpi/virt/FACP.numamem | Bin 268 -> 268 bytes tests/data/acpi/virt/GTDT | Bin 96 -> 96 bytes tests/data/acpi/virt/GTDT.memhp | Bin 96 -> 96 bytes tests/data/acpi/virt/GTDT.numamem | Bin 96 -> 96 bytes tests/data/acpi/virt/MCFG | Bin 60 -> 60 bytes tests/data/acpi/virt/MCFG.memhp | Bin 60 -> 60 bytes tests/data/acpi/virt/MCFG.numamem | Bin 60 -> 60 bytes tests/data/acpi/virt/NFIT.memhp | Bin 224 -> 224 bytes tests/data/acpi/virt/SLIT.memhp | Bin 48 -> 48 bytes tests/data/acpi/virt/SPCR | Bin 80 -> 80 bytes tests/data/acpi/virt/SPCR.memhp | Bin 80 -> 80 bytes tests/data/acpi/virt/SPCR.numamem | Bin 80 -> 80 bytes tests/data/acpi/virt/SRAT.memhp | Bin 226 -> 226 bytes tests/data/acpi/virt/SRAT.numamem | Bin 106 -> 106 bytes tests/data/acpi/virt/SSDT.memhp | Bin 736 -> 736 bytes tests/docker/Makefile.include | 27 +- tests/docker/docker.py | 27 +- tests/docker/dockerfiles/alpine.docker | 55 + tests/docker/dockerfiles/centos7.docker | 1 + tests/docker/dockerfiles/centos8.docker | 1 + tests/docker/dockerfiles/debian-amd64.docker | 6 +- tests/docker/dockerfiles/empty.docker | 8 + tests/docker/dockerfiles/fedora.docker | 3 + tests/docker/dockerfiles/ubuntu2004.docker | 1 + tests/guest-debug/run-test.py | 35 +- tests/meson.build | 11 +- tests/migration/stress.c | 10 +- tests/pkix_asn1_tab.c | 2 +- tests/qapi-schema/comments.out | 2 +- tests/qapi-schema/doc-good.out | 2 +- tests/qapi-schema/empty.out | 2 +- tests/qapi-schema/event-case.out | 2 +- tests/qapi-schema/include-repetition.out | 2 +- tests/qapi-schema/include-simple.out | 2 +- tests/qapi-schema/indented-expr.out | 2 +- tests/qapi-schema/qapi-schema-test.out | 2 +- tests/qemu-iotests/001 | 1 + tests/qemu-iotests/002 | 1 + tests/qemu-iotests/003 | 1 + tests/qemu-iotests/004 | 1 + tests/qemu-iotests/005 | 1 + tests/qemu-iotests/007 | 1 + tests/qemu-iotests/008 | 1 + tests/qemu-iotests/009 | 1 + tests/qemu-iotests/010 | 1 + tests/qemu-iotests/011 | 1 + tests/qemu-iotests/012 | 1 + tests/qemu-iotests/013 | 1 + tests/qemu-iotests/014 | 1 + tests/qemu-iotests/015 | 1 + tests/qemu-iotests/017 | 1 + tests/qemu-iotests/018 | 1 + tests/qemu-iotests/019 | 1 + tests/qemu-iotests/020 | 1 + tests/qemu-iotests/021 | 1 + tests/qemu-iotests/022 | 1 + tests/qemu-iotests/023 | 1 + tests/qemu-iotests/024 | 1 + tests/qemu-iotests/025 | 1 + tests/qemu-iotests/026 | 1 + tests/qemu-iotests/027 | 1 + tests/qemu-iotests/028 | 1 + tests/qemu-iotests/029 | 1 + tests/qemu-iotests/030 | 13 +- tests/qemu-iotests/031 | 1 + tests/qemu-iotests/032 | 1 + tests/qemu-iotests/033 | 1 + tests/qemu-iotests/034 | 1 + tests/qemu-iotests/035 | 1 + tests/qemu-iotests/036 | 1 + tests/qemu-iotests/037 | 1 + tests/qemu-iotests/038 | 1 + tests/qemu-iotests/039 | 1 + tests/qemu-iotests/040 | 1 + tests/qemu-iotests/041 | 1 + tests/qemu-iotests/042 | 1 + tests/qemu-iotests/043 | 1 + tests/qemu-iotests/044 | 1 + tests/qemu-iotests/045 | 1 + tests/qemu-iotests/046 | 1 + tests/qemu-iotests/047 | 1 + tests/qemu-iotests/048 | 1 + tests/qemu-iotests/049 | 1 + tests/qemu-iotests/050 | 1 + tests/qemu-iotests/051 | 1 + tests/qemu-iotests/052 | 1 + tests/qemu-iotests/053 | 1 + tests/qemu-iotests/054 | 1 + tests/qemu-iotests/055 | 1 + tests/qemu-iotests/056 | 10 +- tests/qemu-iotests/057 | 1 + tests/qemu-iotests/058 | 1 + tests/qemu-iotests/059 | 1 + tests/qemu-iotests/060 | 1 + tests/qemu-iotests/061 | 1 + tests/qemu-iotests/062 | 1 + tests/qemu-iotests/063 | 1 + tests/qemu-iotests/064 | 1 + tests/qemu-iotests/065 | 1 + tests/qemu-iotests/066 | 1 + tests/qemu-iotests/068 | 1 + tests/qemu-iotests/069 | 1 + tests/qemu-iotests/070 | 1 + tests/qemu-iotests/071 | 1 + tests/qemu-iotests/072 | 1 + tests/qemu-iotests/073 | 1 + tests/qemu-iotests/074 | 1 + tests/qemu-iotests/075 | 1 + tests/qemu-iotests/076 | 1 + tests/qemu-iotests/077 | 1 + tests/qemu-iotests/078 | 1 + tests/qemu-iotests/079 | 1 + tests/qemu-iotests/080 | 1 + tests/qemu-iotests/081 | 1 + tests/qemu-iotests/082 | 1 + tests/qemu-iotests/083 | 1 + tests/qemu-iotests/084 | 1 + tests/qemu-iotests/085 | 1 + tests/qemu-iotests/086 | 1 + tests/qemu-iotests/087 | 1 + tests/qemu-iotests/088 | 1 + tests/qemu-iotests/089 | 1 + tests/qemu-iotests/090 | 1 + tests/qemu-iotests/091 | 1 + tests/qemu-iotests/092 | 1 + tests/qemu-iotests/093 | 1 + tests/qemu-iotests/094 | 1 + tests/qemu-iotests/095 | 1 + tests/qemu-iotests/096 | 1 + tests/qemu-iotests/097 | 1 + tests/qemu-iotests/098 | 1 + tests/qemu-iotests/099 | 1 + tests/qemu-iotests/101 | 1 + tests/qemu-iotests/102 | 1 + tests/qemu-iotests/103 | 1 + tests/qemu-iotests/104 | 1 + tests/qemu-iotests/105 | 1 + tests/qemu-iotests/106 | 1 + tests/qemu-iotests/107 | 1 + tests/qemu-iotests/108 | 1 + tests/qemu-iotests/109 | 1 + tests/qemu-iotests/109.out | 24 + tests/qemu-iotests/110 | 1 + tests/qemu-iotests/111 | 1 + tests/qemu-iotests/112 | 1 + tests/qemu-iotests/113 | 1 + tests/qemu-iotests/114 | 1 + tests/qemu-iotests/115 | 1 + tests/qemu-iotests/116 | 1 + tests/qemu-iotests/117 | 1 + tests/qemu-iotests/118 | 21 +- tests/qemu-iotests/118.out | 4 +- tests/qemu-iotests/119 | 1 + tests/qemu-iotests/120 | 1 + tests/qemu-iotests/121 | 1 + tests/qemu-iotests/122 | 1 + tests/qemu-iotests/123 | 1 + tests/qemu-iotests/124 | 9 +- tests/qemu-iotests/125 | 1 + tests/qemu-iotests/126 | 1 + tests/qemu-iotests/127 | 1 + tests/qemu-iotests/128 | 1 + tests/qemu-iotests/129 | 80 +- tests/qemu-iotests/130 | 1 + tests/qemu-iotests/131 | 1 + tests/qemu-iotests/132 | 1 + tests/qemu-iotests/133 | 1 + tests/qemu-iotests/134 | 1 + tests/qemu-iotests/135 | 1 + tests/qemu-iotests/136 | 1 + tests/qemu-iotests/137 | 1 + tests/qemu-iotests/138 | 1 + tests/qemu-iotests/139 | 1 + tests/qemu-iotests/140 | 1 + tests/qemu-iotests/141 | 1 + tests/qemu-iotests/141.out | 2 +- tests/qemu-iotests/143 | 1 + tests/qemu-iotests/144 | 1 + tests/qemu-iotests/145 | 1 + tests/qemu-iotests/146 | 1 + tests/qemu-iotests/146.out | 780 ++-- tests/qemu-iotests/147 | 1 + tests/qemu-iotests/148 | 1 + tests/qemu-iotests/149 | 1 + tests/qemu-iotests/150 | 1 + tests/qemu-iotests/151 | 1 + tests/qemu-iotests/152 | 1 + tests/qemu-iotests/153 | 1 + tests/qemu-iotests/154 | 1 + tests/qemu-iotests/155 | 1 + tests/qemu-iotests/156 | 1 + tests/qemu-iotests/157 | 1 + tests/qemu-iotests/158 | 1 + tests/qemu-iotests/159 | 1 + tests/qemu-iotests/160 | 1 + tests/qemu-iotests/161 | 1 + tests/qemu-iotests/162 | 1 + tests/qemu-iotests/163 | 1 + tests/qemu-iotests/165 | 1 + tests/qemu-iotests/170 | 1 + tests/qemu-iotests/171 | 1 + tests/qemu-iotests/172 | 1 + tests/qemu-iotests/173 | 1 + tests/qemu-iotests/174 | 1 + tests/qemu-iotests/175 | 1 + tests/qemu-iotests/175.out | 2 +- tests/qemu-iotests/176 | 1 + tests/qemu-iotests/177 | 1 + tests/qemu-iotests/178 | 3 +- tests/qemu-iotests/178.out.qcow2 | 2 +- tests/qemu-iotests/178.out.raw | 2 +- tests/qemu-iotests/179 | 1 + tests/qemu-iotests/181 | 1 + tests/qemu-iotests/182 | 1 + tests/qemu-iotests/183 | 1 + tests/qemu-iotests/184 | 1 + tests/qemu-iotests/185 | 4 +- tests/qemu-iotests/185.out | 3 +- tests/qemu-iotests/186 | 1 + tests/qemu-iotests/187 | 1 + tests/qemu-iotests/188 | 1 + tests/qemu-iotests/189 | 1 + tests/qemu-iotests/190 | 1 + tests/qemu-iotests/191 | 1 + tests/qemu-iotests/192 | 1 + tests/qemu-iotests/194 | 1 + tests/qemu-iotests/195 | 1 + tests/qemu-iotests/196 | 1 + tests/qemu-iotests/197 | 1 + tests/qemu-iotests/198 | 1 + tests/qemu-iotests/200 | 1 + tests/qemu-iotests/201 | 1 + tests/qemu-iotests/202 | 1 + tests/qemu-iotests/203 | 1 + tests/qemu-iotests/204 | 1 + tests/qemu-iotests/205 | 1 + tests/qemu-iotests/206 | 1 + tests/qemu-iotests/206.out | 2 +- tests/qemu-iotests/207 | 1 + tests/qemu-iotests/208 | 1 + tests/qemu-iotests/209 | 1 + tests/qemu-iotests/210 | 1 + tests/qemu-iotests/211 | 1 + tests/qemu-iotests/212 | 1 + tests/qemu-iotests/213 | 1 + tests/qemu-iotests/214 | 1 + tests/qemu-iotests/215 | 1 + tests/qemu-iotests/216 | 1 + tests/qemu-iotests/217 | 1 + tests/qemu-iotests/218 | 1 + tests/qemu-iotests/219 | 14 +- tests/qemu-iotests/220 | 1 + tests/qemu-iotests/221 | 1 + tests/qemu-iotests/222 | 1 + tests/qemu-iotests/223 | 1 + tests/qemu-iotests/224 | 1 + tests/qemu-iotests/225 | 1 + tests/qemu-iotests/226 | 1 + tests/qemu-iotests/227 | 1 + tests/qemu-iotests/228 | 1 + tests/qemu-iotests/229 | 1 + tests/qemu-iotests/231 | 1 + tests/qemu-iotests/232 | 1 + tests/qemu-iotests/233 | 5 +- tests/qemu-iotests/234 | 1 + tests/qemu-iotests/235 | 1 + tests/qemu-iotests/236 | 1 + tests/qemu-iotests/237 | 1 + tests/qemu-iotests/238 | 1 + tests/qemu-iotests/239 | 1 + tests/qemu-iotests/240 | 1 + tests/qemu-iotests/241 | 1 + tests/qemu-iotests/242 | 1 + tests/qemu-iotests/243 | 1 + tests/qemu-iotests/244 | 1 + tests/qemu-iotests/245 | 21 +- tests/qemu-iotests/246 | 1 + tests/qemu-iotests/247 | 1 + tests/qemu-iotests/248 | 1 + tests/qemu-iotests/249 | 1 + tests/qemu-iotests/250 | 1 + tests/qemu-iotests/251 | 1 + tests/qemu-iotests/252 | 1 + tests/qemu-iotests/253 | 1 + tests/qemu-iotests/254 | 1 + tests/qemu-iotests/255 | 1 + tests/qemu-iotests/256 | 1 + tests/qemu-iotests/257 | 2 + tests/qemu-iotests/257.out | 306 +- tests/qemu-iotests/258 | 1 + tests/qemu-iotests/259 | 1 + tests/qemu-iotests/260 | 1 + tests/qemu-iotests/261 | 1 + tests/qemu-iotests/262 | 1 + tests/qemu-iotests/263 | 1 + tests/qemu-iotests/264 | 12 +- tests/qemu-iotests/265 | 1 + tests/qemu-iotests/266 | 1 + tests/qemu-iotests/267 | 1 + tests/qemu-iotests/267.out | 12 +- tests/qemu-iotests/268 | 1 + tests/qemu-iotests/270 | 1 + tests/qemu-iotests/271 | 1 + tests/qemu-iotests/271.out | 12 +- tests/qemu-iotests/272 | 1 + tests/qemu-iotests/273 | 1 + tests/qemu-iotests/274 | 1 + tests/qemu-iotests/277 | 3 +- tests/qemu-iotests/279 | 1 + tests/qemu-iotests/280 | 1 + tests/qemu-iotests/281 | 1 + tests/qemu-iotests/282 | 1 + tests/qemu-iotests/283 | 1 + tests/qemu-iotests/284 | 1 + tests/qemu-iotests/286 | 1 + tests/qemu-iotests/287 | 1 + tests/qemu-iotests/287.out | 10 +- tests/qemu-iotests/288 | 1 + tests/qemu-iotests/289 | 1 + tests/qemu-iotests/290 | 1 + tests/qemu-iotests/291 | 1 + tests/qemu-iotests/292 | 1 + tests/qemu-iotests/293 | 1 + tests/qemu-iotests/294 | 2 + tests/qemu-iotests/295 | 1 + tests/qemu-iotests/296 | 1 + tests/qemu-iotests/297 | 113 +- tests/qemu-iotests/297.out | 5 +- tests/qemu-iotests/298 | 0 tests/qemu-iotests/299 | 1 + tests/qemu-iotests/300 | 20 +- tests/qemu-iotests/301 | 1 + tests/qemu-iotests/302 | 1 + tests/qemu-iotests/303 | 3 +- tests/qemu-iotests/304 | 1 + tests/qemu-iotests/305 | 1 + tests/qemu-iotests/307 | 1 + tests/qemu-iotests/308 | 1 + tests/qemu-iotests/309 | 1 + tests/qemu-iotests/310 | 117 + tests/qemu-iotests/{216.out => 310.out} | 0 tests/qemu-iotests/312 | 1 + tests/qemu-iotests/313 | 104 + tests/qemu-iotests/313.out | 29 + tests/qemu-iotests/check | 1098 +----- tests/qemu-iotests/common.env.in | 3 - tests/qemu-iotests/common.qemu | 106 +- tests/qemu-iotests/common.rc | 17 +- tests/qemu-iotests/findtests.py | 159 + tests/qemu-iotests/group | 321 -- tests/qemu-iotests/iotests.py | 59 +- tests/qemu-iotests/meson.build | 3 - tests/qemu-iotests/pylintrc | 2 + tests/qemu-iotests/testenv.py | 281 ++ tests/qemu-iotests/testrunner.py | 371 ++ .../{199 => tests/migrate-bitmaps-postcopy-test} | 1 + .../migrate-bitmaps-postcopy-test.out} | 0 .../{169 => tests/migrate-bitmaps-test} | 1 + .../{169.out => tests/migrate-bitmaps-test.out} | 0 tests/qtest/arm-cpu-features.c | 13 + tests/qtest/bios-tables-test.c | 174 +- tests/qtest/cmsdk-apb-dualtimer-test.c | 130 + tests/qtest/cmsdk-apb-timer-test.c | 75 + tests/qtest/cmsdk-apb-watchdog-test.c | 131 + tests/qtest/fuzz/fuzz.c | 11 +- tests/qtest/fuzz/generic_fuzz.c | 19 +- tests/qtest/fuzz/generic_fuzz_configs.h | 41 +- tests/qtest/libqos/malloc-pc.c | 4 +- tests/qtest/libqos/malloc-spapr.c | 4 +- tests/qtest/libqtest.c | 50 +- tests/qtest/m25p80-test.c | 54 +- tests/qtest/meson.build | 6 +- tests/qtest/npcm7xx_adc-test.c | 1 + tests/qtest/npcm7xx_pwm-test.c | 9 +- tests/qtest/pvpanic-pci-test.c | 98 + tests/qtest/tpm-util.c | 2 +- tests/qtest/virtio-scsi-test.c | 39 + tests/qtest/xlnx-can-test.c | 30 +- tests/tcg/Makefile.qemu | 4 +- tests/tcg/aarch64/Makefile.softmmu-target | 1 + tests/tcg/aarch64/gdbstub/test-sve-ioctl.py | 11 + tests/tcg/aarch64/system/boot.S | 1 + tests/tcg/i386/Makefile.softmmu-target | 1 + tests/tcg/i386/system/boot.S | 2 +- tests/tcg/multiarch/Makefile.target | 16 +- tests/tcg/multiarch/gdbstub/memory.py | 130 + .../tcg/multiarch/gdbstub/test-qxfer-auxv-read.py | 57 + tests/tcg/multiarch/system/Makefile.softmmu-target | 19 +- tests/tcg/multiarch/system/memory.c | 6 +- tests/tcg/s390x/exrl-trt.c | 8 +- tests/tcg/s390x/exrl-trtr.c | 8 +- tests/tcg/x86_64/Makefile.softmmu-target | 1 + tests/tcg/x86_64/system/boot.S | 2 +- tests/test-authz-pam.c | 10 +- tests/test-char.c | 1 + tests/test-qemu-opts.c | 2 +- tests/test-qobject-output-visitor.c | 84 +- tests/test-string-output-visitor.c | 6 +- tests/test-write-threshold.c | 5 +- tests/test-xbzrle.c | 70 +- tools/virtiofsd/passthrough_ll.c | 224 +- tools/virtiofsd/passthrough_seccomp.c | 2 + trace/meson.build | 21 +- ui/console.c | 64 +- ui/egl-context.c | 5 - ui/egl-headless.c | 1 - ui/egl-helpers.c | 10 + ui/gtk-egl.c | 6 + ui/gtk-gl-area.c | 28 + ui/gtk.c | 68 +- ui/keycodemapdb | 2 +- ui/meson.build | 3 +- ui/sdl2-gl.c | 10 +- ui/sdl2.c | 1 - ui/spice-core.c | 40 +- ui/spice-display.c | 4 +- ui/vnc-stubs.c | 7 +- ui/vnc.c | 149 +- ui/vnc.h | 15 + util/cacheflush.c | 8 +- util/coroutine-sigaltstack.c | 9 + util/crc-ccitt.c | 127 + util/event_notifier-posix.c | 16 + util/fifo8.c | 16 +- util/iov.c | 25 +- util/meson.build | 3 + util/mmap-alloc.c | 10 +- util/oslib-posix.c | 2 +- util/qemu-error.c | 4 +- util/qemu-option.c | 86 +- util/qemu-timer-common.c | 4 + util/trace-events | 9 + util/userfaultfd.c | 345 ++ util/yank.c | 207 + 1247 files changed, 29252 insertions(+), 16672 deletions(-) copy accel/{accel.c => accel-common.c} (55%) rename accel/{accel.c => accel-softmmu.c} (64%) create mode 100644 accel/accel-softmmu.h create mode 100644 accel/accel-user.c create mode 100644 accel/hvf/entitlements.plist rename accel/kvm/{kvm-cpus.c => kvm-accel-ops.c} (72%) create mode 100644 accel/tcg/internal.h rename accel/tcg/{tcg-cpus-icount.c => tcg-accel-ops-icount.c} (88%) rename accel/tcg/{tcg-cpus-icount.h => tcg-accel-ops-icount.h} (88%) rename accel/tcg/{tcg-cpus-mttcg.c => tcg-accel-ops-mttcg.c} (92%) create mode 100644 accel/tcg/tcg-accel-ops-mttcg.h rename accel/tcg/{tcg-cpus-rr.c => tcg-accel-ops-rr.c} (97%) rename accel/tcg/{tcg-cpus-rr.h => tcg-accel-ops-rr.h} (100%) rename accel/tcg/{tcg-cpus.c => tcg-accel-ops.c} (63%) rename accel/tcg/{tcg-cpus.h => tcg-accel-ops.h} (72%) create mode 100644 backends/confidential-guest-support.c create mode 100644 block/copy-on-read.h create mode 100644 docs/confidential-guest-support.txt delete mode 100644 docs/devel/conf.py rename docs/devel/{tracing.txt => tracing.rst} (72%) delete mode 100644 docs/index.html.in delete mode 100644 docs/interop/conf.py create mode 100644 docs/papr-pef.txt delete mode 100644 docs/specs/conf.py delete mode 100644 docs/system/conf.py delete mode 100644 docs/tools/conf.py delete mode 100644 docs/user/conf.py delete mode 100644 gdb-xml/riscv-32bit-csr.xml delete mode 100644 gdb-xml/riscv-64bit-csr.xml create mode 100644 hw/gpio/gpio_pwr.c create mode 100644 hw/misc/pvpanic-isa.c create mode 100644 hw/misc/pvpanic-pci.c create mode 100644 hw/ppc/pef.c rename target/arm/arm-semi.c => hw/semihosting/arm-compat-semi.c (66%) create mode 100644 hw/semihosting/common-semi.h create mode 100644 hw/usb/pcap.c create mode 100644 include/exec/confidential-guest-support.h create mode 100644 include/hw/core/accel-cpu.h create mode 100644 include/hw/core/tcg-cpu-ops.h create mode 100644 include/hw/ppc/pef.h rename include/{sysemu => qemu}/accel.h (94%) create mode 100644 include/qemu/crc-ccitt.h create mode 100644 include/qemu/userfaultfd.h create mode 100644 include/qemu/yank.h create mode 100644 include/standard-headers/linux/const.h create mode 100644 include/sysemu/accel-ops.h rename linux-user/{arm => }/semihost.c (89%) create mode 100644 qapi/yank.json create mode 100755 scripts/entitlement.sh create mode 100755 scripts/simplebench/bench-backup.py create mode 100755 scripts/userfaultfd-wrlat.py create mode 100644 stubs/qdev.c create mode 100644 stubs/yank.c rename target/i386/hax/{hax-cpus.c => hax-accel-ops.c} (69%) rename target/i386/hax/{hax-cpus.h => hax-accel-ops.h} (95%) rename target/i386/hvf/{hvf-cpus.c => hvf-accel-ops.c} (84%) rename target/i386/hvf/{hvf-cpus.h => hvf-accel-ops.h} (94%) rename target/i386/whpx/{whpx-cpus.c => whpx-accel-ops.c} (71%) rename target/i386/whpx/{whpx-cpus.h => whpx-accel-ops.h} (96%) rename target/mips/{translate_init.c.inc => cpu-defs.c.inc} (92%) create mode 100644 target/mips/fpu_helper.h create mode 100644 target/mips/mips32r6.decode create mode 100644 target/mips/mips64r6.decode create mode 100644 target/mips/msa32.decode create mode 100644 target/mips/msa64.decode create mode 100644 target/mips/msa_helper.h.inc create mode 100644 target/mips/msa_translate.c create mode 100644 target/mips/rel6_translate.c rename target/mips/{helper.c => tlb_helper.c} (87%) create mode 100644 target/mips/translate.h create mode 100644 target/mips/translate_addr_const.c create mode 100644 tcg/aarch64/tcg-target-con-set.h create mode 100644 tcg/aarch64/tcg-target-con-str.h create mode 100644 tcg/arm/tcg-target-con-set.h create mode 100644 tcg/arm/tcg-target-con-str.h create mode 100644 tcg/i386/tcg-target-con-set.h create mode 100644 tcg/i386/tcg-target-con-str.h create mode 100644 tcg/mips/tcg-target-con-set.h create mode 100644 tcg/mips/tcg-target-con-str.h create mode 100644 tcg/ppc/tcg-target-con-set.h create mode 100644 tcg/ppc/tcg-target-con-str.h create mode 100644 tcg/riscv/tcg-target-con-set.h create mode 100644 tcg/riscv/tcg-target-con-str.h create mode 100644 tcg/s390/tcg-target-con-set.h create mode 100644 tcg/s390/tcg-target-con-str.h create mode 100644 tcg/sparc/tcg-target-con-set.h create mode 100644 tcg/sparc/tcg-target-con-str.h create mode 100644 tcg/tci/tcg-target-con-set.h create mode 100644 tcg/tci/tcg-target-con-str.h create mode 100644 tests/acceptance/machine_microblaze.py create mode 100644 tests/acceptance/machine_ppc.py create mode 100644 tests/acceptance/tesseract_utils.py create mode 100644 tests/acceptance/virtio-gpu.py create mode 100644 tests/docker/dockerfiles/alpine.docker create mode 100644 tests/docker/dockerfiles/empty.docker mode change 100644 => 100755 tests/qemu-iotests/283 mode change 100644 => 100755 tests/qemu-iotests/298 mode change 100644 => 100755 tests/qemu-iotests/299 create mode 100755 tests/qemu-iotests/310 copy tests/qemu-iotests/{216.out => 310.out} (100%) create mode 100755 tests/qemu-iotests/313 create mode 100644 tests/qemu-iotests/313.out delete mode 100644 tests/qemu-iotests/common.env.in create mode 100644 tests/qemu-iotests/findtests.py delete mode 100644 tests/qemu-iotests/group create mode 100644 tests/qemu-iotests/testenv.py create mode 100644 tests/qemu-iotests/testrunner.py rename tests/qemu-iotests/{199 => tests/migrate-bitmaps-postcopy-test} (99%) rename tests/qemu-iotests/{199.out => tests/migrate-bitmaps-postcopy-test.out} (100%) rename tests/qemu-iotests/{169 => tests/migrate-bitmaps-test} (99%) rename tests/qemu-iotests/{169.out => tests/migrate-bitmaps-test.out} (100%) create mode 100644 tests/qtest/cmsdk-apb-dualtimer-test.c create mode 100644 tests/qtest/cmsdk-apb-timer-test.c create mode 100644 tests/qtest/cmsdk-apb-watchdog-test.c create mode 100644 tests/qtest/pvpanic-pci-test.c create mode 100644 tests/tcg/multiarch/gdbstub/memory.py create mode 100644 tests/tcg/multiarch/gdbstub/test-qxfer-auxv-read.py create mode 100644 util/crc-ccitt.c create mode 100644 util/userfaultfd.c create mode 100644 util/yank.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 9 months

[toolchain/ci/linux] branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-stable-defconfig updated (f6c7d64a3e05 -> fd262a03a82a)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-stable-defconfig in repository toolchain/ci/linux. from f6c7d64a3e05 Merge v5.10.7 adds bca9ca5a603f powerpc/32s: Fix RTAS machine check with VMAP stack adds 1d5e50da5cc7 io_uring: synchronise IOPOLL on task_submit fail adds bc924dd21ecf io_uring: limit {io|sq}poll submit locking scope adds 85e25e2370a2 io_uring: patch up IOPOLL overflow_flush sync adds 85bbe2e64ab4 RDMA/hns: Avoid filling sl in high 3 bits of vlan_id adds 9d7751a39a19 iommu/arm-smmu-qcom: Initialize SCTLR of the bypass context adds 51495b719515 drm/panfrost: Don't corrupt the queue mutex on open/close adds 458b40598dc0 io_uring: Fix return value from alloc_fixed_file_ref_node adds e28ace868c1e scsi: ufs: Fix -Wsometimes-uninitialized warning adds 87738164592f btrfs: skip unnecessary searches for xattrs when logging an inode adds 17243f73ad74 btrfs: fix deadlock when cloning inline extent and low on [...] adds e3b5252b5cdb btrfs: shrink delalloc pages instead of full inodes adds b044a949a5c5 net: cdc_ncm: correct overhead in delayed_ndp_size adds 799d8080f903 net: hns3: fix incorrect handling of sctp6 rss tuple adds ed59d391ee5e net: hns3: fix the number of queues actually used by ARQ adds 8d12c062ca99 net: hns3: fix a phy loopback fail issue adds 413a79ccb98e net: stmmac: dwmac-sun8i: Fix probe error handling adds 22e1ed2abc66 net: stmmac: dwmac-sun8i: Balance internal PHY resource re [...] adds 35526a9c46b4 net: stmmac: dwmac-sun8i: Balance internal PHY power adds 60de77165d0b net: stmmac: dwmac-sun8i: Balance syscon (de)initialization adds 9591f32a630f net: vlan: avoid leaks on register_vlan_dev() failures adds 2a432be9ba44 net/sonic: Fix some resource leaks in error handling paths adds 210b9cdb3d5b net: bareudp: add missing error handling for bareudp_link_ [...] adds 6d233d9501af ptp: ptp_ines: prevent build when HAS_IOMEM is not set adds 69363e37d470 net: ipv6: fib: flush exceptions when purging route adds 541c22aad368 tools: selftests: add test for changing routes with PTMU e [...] adds d5fc41ebe260 net: fix pmtu check in nopmtudisc mode adds b0ff6d00edac net: ip: always refragment ip defragmented packets adds 694635a7b8cb chtls: Fix hardware tid leak adds 2702758d42a4 chtls: Remove invalid set_tcb call adds 523cea39aab2 chtls: Fix panic when route to peer not configured adds d9297487df15 chtls: Avoid unnecessary freeing of oreq pointer adds 5a1af38e06b6 chtls: Replace skb_dequeue with skb_peek adds 23e696e2f382 chtls: Added a check to avoid NULL pointer dereference adds ab8e7a1af3f2 chtls: Fix chtls resources release sequence adds 2e7635299fbf octeontx2-af: fix memory leak of lmac and lmac->name adds 6486bc0a3400 nexthop: Fix off-by-one error in error path adds eaa7a6c39d10 nexthop: Unlink nexthop group entry in error path adds 5fb8a3116cd0 nexthop: Bounce NHA_GATEWAY in FDB nexthop groups adds 1214d69a2bfc s390/qeth: fix deadlock during recovery adds af0c184ea106 s390/qeth: fix locking for discipline setup / removal adds af9b4ab6ee6d s390/qeth: fix L2 header access in qeth_l3_osa_features_check() adds d6d3f9de7a06 net: dsa: lantiq_gswip: Exclude RMII from modes that report 1 GbE adds 39e86d3ca489 net/mlx5: Use port_num 1 instead of 0 when delete a RoCE address adds dd7cce96dd37 net/mlx5e: ethtool, Fix restriction of autoneg with 56G adds 1e5b0a2300bb net/mlx5e: In skb build skip setting mark in switchdev mode adds 8543acf02563 net/mlx5: Check if lag is supported before creating one adds 6aebfdacad97 scsi: lpfc: Fix variable 'vport' set but not used in lpfc_ [...] adds bca9046c36d3 ionic: start queues before announcing link up adds 797c128d3c7d HID: wacom: Fix memory leakage caused by kfifo_alloc adds 797335659e58 fanotify: Fix sys_fanotify_mark() on native x86-32 adds 0a27398d8969 ARM: OMAP2+: omap_device: fix idling of devices during probe adds 75dfd242b46a i2c: sprd: use a specific timeout to avoid system hang up issue adds e095ac6bc3ea dmaengine: dw-edma: Fix use after free in dw_edma_alloc_chunk() adds 4abc2dbd8822 selftests/bpf: Clarify build error if no vmlinux adds 9b990788d84d can: tcan4x5x: fix bittiming const, use common bittiming f [...] adds 9fc286ed3926 can: m_can: m_can_class_unregister(): remove erroneous m_c [...] adds 175465cb6d87 can: kvaser_pciefd: select CONFIG_CRC32 adds a885713b0c03 spi: spi-geni-qcom: Fail new xfers if xfer/cancel/abort pending adds 932e130e3dc8 cpufreq: powernow-k8: pass policy rather than use cpufreq_ [...] adds c75a66726d7e spi: spi-geni-qcom: Fix geni_spi_isr() NULL dereference in [...] adds 7a30d664c949 spi: stm32: FIFO threshold level - fix align packet size adds d908dd5c1064 i2c: i801: Fix the i2c-mux gpiod_lookup_table not being pr [...] adds 8f243682e5ed i2c: mediatek: Fix apdma and i2c hand-shake timeout adds e5689d84ebd8 bcache: set bcache device into read-only mode for BCH_FEAT [...] adds 6a0e580ded88 interconnect: imx: Add a missing of_node_put after of_devi [...] adds fcd04aa9b52c interconnect: qcom: fix rpmh link failures adds ceb97fbe4816 dmaengine: mediatek: mtk-hsdma: Fix a resource leak in the [...] adds 41f95d84fcf5 dmaengine: milbeaut-xdmac: Fix a resource leak in the erro [...] adds e72371fab4ea dmaengine: xilinx_dma: check dma_async_device_register ret [...] adds c16e7cfc1baf dmaengine: xilinx_dma: fix incompatible param warning in _ [...] adds d4a7eb9fbfcc dmaengine: xilinx_dma: fix mixed_enum_type coverity warning adds 41dcfc0cb955 arm64: mm: Fix ARCH_LOW_ADDRESS_LIMIT when !CONFIG_ZONE_DMA adds f03e2257df3c qed: select CONFIG_CRC32 adds e208085c82f7 phy: dp83640: select CONFIG_CRC32 adds 0d813da1bde0 wil6210: select CONFIG_CRC32 adds 432071f6af70 block: rsxx: select CONFIG_CRC32 adds 771865dc5a6e lightnvm: select CONFIG_CRC32 adds 2bbe923d7a84 zonefs: select CONFIG_CRC32 adds 39b3204e54c1 iommu/vt-d: Fix misuse of ALIGN in qi_flush_piotlb() adds 2a21faa9c596 iommu/intel: Fix memleak in intel_irq_remapping_alloc adds 31a3520409ff bpftool: Fix compilation failure for net.o with older glibc adds b23accd11a89 nvme-tcp: Fix possible race of io_work and direct send adds 699804e07641 net/mlx5e: Fix memleak in mlx5e_create_l2_table_groups adds 6defee43fe54 net/mlx5e: Fix two double free cases adds c9698380b01a regmap: debugfs: Fix a memory leak when calling regmap_attach_dev adds 344f59a93151 wan: ds26522: select CONFIG_BITREVERSE adds ae4db0bc5cde arm64: cpufeature: remove non-exist CONFIG_KVM_ARM_HOST adds 734bd3f8256b regulator: qcom-rpmh-regulator: correct hfsmps515 definition adds e7f0992529b2 net: mvpp2: disable force link UP during port init procedure adds 729319e4f177 drm/i915/dp: Track pm_qos per connector adds e336a772cdcb net: mvneta: fix error message when MTU too large for XDP adds c5c22948f235 selftests: fib_nexthops: Fix wrong mausezahn invocation adds 610e2c5699f8 KVM: arm64: Don't access PMCR_EL0 when no PMU is available adds 9ad0375ed292 xsk: Fix race in SKB mode transmit with shared cq adds be665727363f xsk: Rollback reservation at NETDEV_TX_BUSY adds 6f7a362e1c6f block/rnbd-clt: avoid module unload race with close confirmation adds 61e8c02ae6d6 can: isotp: isotp_getname(): fix kernel information leak adds 481097d66174 block: fix use-after-free in disk_part_iter_next adds 43f6ea41408b net: drop bogus skb with CHECKSUM_PARTIAL and offset beyon [...] adds 75e5e51acf59 regmap: debugfs: Fix a reversed if statement in regmap_deb [...] adds 27c6968cfb76 drm/panfrost: Remove unused variables in panfrost_job_close() adds b77681d400f4 tools headers UAPI: Sync linux/fscrypt.h with the kernel sources adds 7a1519a74f3d Linux 5.10.8 adds 3b492007056b Merge v5.10.8 adds e883eb5d1567 btrfs: reloc: fix wrong file extent type check to avoid fa [...] adds f37fba66a437 btrfs: prevent NULL pointer dereference in extent_io_tree_panic adds 617b1bae7ee9 ALSA: hda/realtek: fix right sounds and mute/micmute LEDs [...] adds 69b84d87fd59 ALSA: doc: Fix reference to mixart.rst adds 55eb1867a5b3 ASoC: AMD Renoir - add DMI entry for Lenovo ThinkPad X395 adds 0351fbe00a23 ASoC: dapm: remove widget from dirty list on free adds ad8ca24ba879 x86/hyperv: check cpu mask after interrupt has been disabled adds 9c6524bba523 drm/amdgpu: add green_sardine device id (v2) adds 7fe745881255 drm/amdgpu: fix DRM_INFO flood if display core is not supp [...] adds 989a0f6791ff Revert "drm/amd/display: Fixed Intermittent blue screen on [...] adds 586a42de0bae drm/amdgpu: add new device id for Renior adds 481e27f05073 drm/i915: Allow the sysadmin to override security mitigations adds 48b8c6689efa drm/i915/gt: Limit VFE threads based on GT adds 0a34addcdbd9 drm/i915/backlight: fix CPU mode backlight takeover on LPT adds c0c34c5ab715 drm/bridge: sii902x: Refactor init code into separate function adds af402f64ca08 dt-bindings: display: sii902x: Add supply bindings adds 47319c4b81a3 drm/bridge: sii902x: Enable I/O and core VCC supplies if present adds 75942370699b tracing/kprobes: Do the notrace functions check without kp [...] adds fcae2beac981 tools/bootconfig: Add tracing_on support to helper scripts adds 6c557cb1f9d7 ext4: use IS_ERR instead of IS_ERR_OR_NULL and set inode n [...] adds 15a062c79d49 ext4: fix wrong list_splice in ext4_fc_cleanup adds 2207c3ce7075 ext4: fix bug for rename with RENAME_WHITEOUT adds 0e4c42cb4a5f cifs: check pointer before freeing adds 531c88c9fe56 cifs: fix interrupted close commands adds eae7b19b32aa riscv: Drop a duplicated PAGE_KERNEL_EXEC adds 7c4ced368204 riscv: return -ENOSYS for syscall -1 adds ab7594f63926 riscv: Fixup CONFIG_GENERIC_TIME_VSYSCALL adds 4b0a0655da7f riscv: Fix KASAN memory mapping. adds 5ca873f92b4f mips: fix Section mismatch in reference adds 974f19621f19 mips: lib: uncached: fix non-standard usage of variable 'sp' adds 9e2413f41aa2 MIPS: boot: Fix unaligned access with CONFIG_MIPS_RAW_APPE [...] adds 652daca07f4f MIPS: Fix malformed NT_FILE and NT_SIGINFO in 32bit coredumps adds c8c2b27ab34d MIPS: relocatable: fix possible boot hangup with KASLR enabled adds 0dbfad171b9c RDMA/ocrdma: Fix use after free in ocrdma_dealloc_ucontext_pd() adds 3b9f7b0a19f7 ACPI: scan: Harden acpi_device_add() against device ID overflows adds 047ea5a8feff xen/privcmd: allow fetching resource sizes adds 33dbd5422c88 compiler.h: Raise minimum version of GCC to 5.1 for arm64 adds b4ecc259657c mm/vmalloc.c: fix potential memory leak adds d3e43af7c61f mm/hugetlb: fix potential missing huge page size info adds ccd903e26750 mm/process_vm_access.c: include compat.h adds 5de4f3a301f1 dm raid: fix discard limits for raid1 adds 1ac4156de549 dm snapshot: flush merged data before committing metadata adds 6bba7eff6b33 dm integrity: fix flush with external metadata device adds 9bf4fbaf7dad dm integrity: fix the maximum number of arguments adds 93edb8db94cf dm crypt: use GFP_ATOMIC when allocating crypto requests f [...] adds 8727884b7f80 dm crypt: do not wait for backlogged crypto request comple [...] adds fe40f6a6309f dm crypt: do not call bio_endio() from the dm-crypt tasklet adds 7c5b2049caad dm crypt: defer decryption to a tasklet if interrupts disabled adds 53e976bb0708 stmmac: intel: change all EHL/TGL to auto detect phy addr adds 85905240bf79 r8152: Add Lenovo Powered USB-C Travel Hub adds 41b5ec745ccf btrfs: tree-checker: check if chunk item end overflows adds 85958f60ebba ext4: don't leak old mountpoint samples adds a3647cddfee6 io_uring: don't take files/mm for a dead task adds f7f32822a44a io_uring: drop mm and files after task_work_run adds cf4592a2d740 ARC: build: remove non-existing bootpImage from KBUILD_IMAGE adds e1c4b5ff9655 ARC: build: add uImage.lzma to the top-level target adds 443fb88d6dea ARC: build: add boot_targets to PHONY adds 6169a5cfaacc ARC: build: move symlink creation to arch/arc/Makefile to [...] adds 54cfdd65070e ARM: omap2: pmic-cpcap: fix maximum voltage to be consiste [...] adds c871060d3eaa ath11k: fix crash caused by NULL rx_channel adds cc77e4a020aa netfilter: ipset: fixes possible oops in mtype_resize adds d18e04ce283a ath11k: qmi: try to allocate a big block of DMA memory first adds 33061bd104cb btrfs: fix async discard stall adds f89d84b35af3 btrfs: merge critical sections of discard lock in workfn adds 29543864c8b8 btrfs: fix transaction leak and crash after RO remount cau [...] adds 36afeaad7671 regulator: bd718x7: Add enable times adds d5285a5eb3da ethernet: ucc_geth: fix definition and size of ucc_geth_tx [...] adds 06b0d83b33b5 ARM: dts: ux500/golden: Set display max brightness adds 8d0522d9688c habanalabs: adjust pci controller init to new firmware adds 68a9abf536ff habanalabs/gaudi: retry loading TPC f/w on -EINTR adds c78cff56baad habanalabs: register to pci shutdown callback adds 560e9b900e12 staging: spmi: hisi-spmi-controller: Fix some error handli [...] adds 78755373aa48 spi: altera: fix return value for altera_spi_txrx() adds 8c3520e21f6b habanalabs: Fix memleak in hl_device_reset adds 3163d7c1fbd3 hwmon: (pwm-fan) Ensure that calculation doesn't discard b [...] adds 2aa134d9abca lib/raid6: Let $(UNROLL) rules work with macOS userland adds 17a08680ab6a kconfig: remove 'kvmconfig' and 'xenconfig' shorthands adds 501e1875da32 spi: fix the divide by 0 error when calculating xfer waiting time adds 94dbb87fc0b2 io_uring: drop file refs after task cancel adds 7fdaca86fc9b bfq: Fix computation of shallow depth adds bb3700925c19 arch/arc: add copy_user_page() to <asm/page.h> to fix buil [...] adds 8bd59057edf5 misdn: dsp: select CONFIG_BITREVERSE adds 2e1939396c77 net: ethernet: fs_enet: Add missing MODULE_LICENSE adds 1151161dd029 selftests: fix the return value for UDP GRO test adds afc0002f6396 nvme-pci: mark Samsung PM1725a as IGNORE_DEV_SUBNQN adds 74310d40e0a4 nvme: avoid possible double fetch in handling CQE adds 8e57baf3cdb3 nvmet-rdma: Fix list_del corruption on queue establishment [...] adds 26f0adb0b4c8 drm/amd/display: fix sysfs amdgpu_current_backlight_pwm NU [...] adds a973bc7d8ab5 drm/amdgpu: fix a GPU hang issue when remove device adds 9910f52b4cb4 drm/amd/pm: fix the failure when change power profile for renoir adds 279af879c3df drm/amdgpu: fix potential memory leak during navi12 deinit [...] adds 2c7b7660c611 usb: typec: Fix copy paste error for NVIDIA alt-mode description adds a4c84cd83c15 iommu/vt-d: Fix lockdep splat in sva bind()/unbind() adds 45f7e133f9e8 ACPI: scan: add stub acpi_create_platform_device() for !CO [...] adds d565c626b4e1 drm/msm: Call msm_init_vram before binding the gpu adds e30f6e1ac3ce ARM: picoxcell: fix missing interrupt-parent properties adds bc880f2040e0 poll: fix performance regression due to out-of-line __put_user() adds 30b491e2b6cc rcu-tasks: Move RCU-tasks initialization to before early_i [...] adds a3a51c69c1a9 bpf: Simplify task_file_seq_get_next() adds 1f63b3393bac bpf: Save correct stopping point in file seq iteration adds e558b38b5e11 x86/sev-es: Fix SEV-ES OUT/IN immediate opcode vc handling adds 4ac5d20182c7 cfg80211: select CONFIG_CRC32 adds f1cd8c40936f nvme-fc: avoid calling _nvme_fc_abort_outstanding_ios from [...] adds 518606a84a0f iommu/vt-d: Update domain geometry in iommu_ops.at(de)tach_dev adds 452e34d6635c net/mlx5e: CT: Use per flow counter when CT flow accountin [...] adds 96d77cf22dd7 net/mlx5: Fix passing zero to 'PTR_ERR' adds 9812b54310ad net/mlx5: E-Switch, fix changing vf VLANID adds 847c76518c41 blk-mq-debugfs: Add decode for BLK_MQ_F_TAG_HCTX_SHARED adds 41b0b0c09e97 mm: fix clear_refs_write locking adds 1eea108995a2 mm: don't play games with pinned pages in clear_page_refs adds 72c5ce89427f mm: don't put pinned pages into the swap cache adds 09b3e0bc8e9a perf intel-pt: Fix 'CPU too large' error adds a3fddad7af2c dump_common_audit_data(): fix racy accesses to ->d_name adds d11f18351ee6 ASoC: meson: axg-tdm-interface: fix loopback adds 95e5df536757 ASoC: meson: axg-tdmin: fix axg skew offset adds a835cff329a5 ASoC: Intel: fix error code cnl_set_dsp_D0() adds a60c7aaaccf6 nvmet-rdma: Fix NULL deref when setting pi_enable and trad [...] adds c09af1ee7c23 nvme: don't intialize hwmon for discovery controllers adds b1e9f635a5e3 nvme-tcp: fix possible data corruption with bio merges adds 76600f633bb9 nvme-tcp: Fix warning with CONFIG_DEBUG_PREEMPT adds 1b42712e43e5 NFS4: Fix use-after-free in trace_event_raw_event_nfs4_set_lock adds f128de17c8d4 pNFS: We want return-on-close to complete when evicting the inode adds ecaaad180133 pNFS: Mark layout for return if return-on-close was not sent adds 06f58dbc49a2 pNFS: Stricter ordering of layoutget and layoutreturn adds e6ae16467af1 NFS: Adjust fs_context error logging adds 067aefcdfc1e NFS/pNFS: Don't call pnfs_free_bucket_lseg() before removi [...] adds b666f394d6b8 NFS/pNFS: Don't leak DS commits in pnfs_generic_retry_commit() adds 01a12a24f923 NFS/pNFS: Fix a leak of the layout 'plh_outstanding' counter adds b4689562fa95 NFS: nfs_delegation_find_inode_server must first reference [...] adds 51121ea1d1e8 NFS: nfs_igrab_and_active must first reference the superblock adds 4351cf25cb52 scsi: ufs: Fix possible power drain during system suspend adds cd223237e792 ext4: fix superblock checksum failure when setting password salt adds 35694924a60a RDMA/restrack: Don't treat as an error allocation ID wrapping adds 3090af5d1fb2 RDMA/usnic: Fix memleak in find_free_vf_and_create_qp_grp adds 44693384c324 bnxt_en: Improve stats context resource accounting with RD [...] adds bc296e43233a RDMA/mlx5: Fix wrong free of blue flame register on error adds 5cd483a7e788 IB/mlx5: Fix error unwinding when set_has_smi_cap fails adds c6dc4f8e617b umount(2): move the flag validity checks first adds f6de06406411 dm zoned: select CONFIG_CRC32 adds 54c9246a47fa drm/i915/dsi: Use unconditional msleep for the panel_on_de [...] adds de3f572607c2 drm/i915/icl: Fix initing the DSI DSC power refcount durin [...] adds ecca0c675bde drm/i915/gt: Restore clear-residual mitigations for Ivybri [...] adds c8c01da728ef mm, slub: consider rest of partial list if acquire_slab() fails adds ff2ca5439c50 riscv: Trace irq on only interrupt is enabled adds a9bc9c9320ac iommu/vt-d: Fix unaligned addresses for intel_flush_svm_ra [...] adds f0cd3fba4eae net: sunrpc: interpret the return value of kstrtou32 correctly adds 26865769ed8f selftests: netfilter: Pass family parameter "-f" to conntr [...] adds 0eb56457d239 dm: eliminate potential source of excessive kernel log noise adds c0e1ac275f1f ALSA: fireface: Fix integer overflow in transmit_midi_msg() adds 5b984e538bdf ALSA: firewire-tascam: Fix integer overflow in midi_port_work() adds f14e31c169dc netfilter: conntrack: fix reading nf_conntrack_buckets adds 88a5c90f39b0 netfilter: nf_nat: Fix memleak in nf_nat_init adds e2d133180bbc Linux 5.10.9 adds e3668c26fb88 Merge v5.10.9 adds 57dc19a9d60d Revert "kconfig: remove 'kvmconfig' and 'xenconfig' shorthands" adds 1200a5bc6871 bpf: Fix selftest compilation on clang 11 adds 4473923b6674 x86/hyperv: Initialize clockevents after LAPIC is initialized adds 99ea120383b1 drm/amdgpu/display: drop DCN support for aarch64 adds 5f52a8a71b62 bpf: Fix signed_{sub,add32}_overflows type handling adds 90bd4a0cf5dd X.509: Fix crash caused by NULL pointer adds fdcaa4af5e70 nfsd4: readdirplus shouldn't return parent of export adds 3ed29995c281 bpf: Don't leak memory in bpf getsockopt when optlen == 0 adds de661caaee07 bpf: Support PTR_TO_MEM{,_OR_NULL} register spilling adds 31ad07292553 bpf: Fix helper bpf_map_peek_elem_proto pointing to wrong [...] adds 7d5c38974219 net: ipa: modem: add missing SET_NETDEV_DEV() for proper s [...] adds 24cd33174189 net: fix use-after-free when UDP GRO with shared fraglist adds 4b97ce051ffe udp: Prevent reuseport_select_sock from reading uninitiali [...] adds 5a61d9f573da netxen_nic: fix MSI/MSI-x interrupts adds bbcb4746a6a3 net: ipv6: Validate GSO SKB before finish IPv6 processing adds 60b8b4e6310b tipc: fix NULL deref in tipc_link_xmit() adds d2bfbfcc5505 mlxsw: core: Add validation of transceiver temperature thresholds adds 82f72e41b797 mlxsw: core: Increase critical threshold for ASIC thermal zone adds f999ca8c5fc5 net: mvpp2: Remove Pause and Asym_Pause support adds 3c64191cad98 rndis_host: set proper input size for OID_GEN_PHYSICAL_MED [...] adds 26413630f4f6 esp: avoid unneeded kmap_atomic call adds dbdca9d9b7ca net: dcb: Validate netlink message in DCB handler adds 1e5a4c74b555 net: dcb: Accept RTM_GETDCB messages carrying set-like DCB [...] adds 7c85d8e7ebd2 rxrpc: Call state should be read with READ_ONCE() under so [...] adds 741690db7a35 i40e: fix potential NULL pointer dereferencing adds 5ae772504325 net: stmmac: Fixed mtu channged by cache aligned adds 00442a962152 net: sit: unregister_netdevice on newlink's error path adds 34f782b9d0dc net: stmmac: fix taprio schedule configuration adds 72cfe5b07e85 net: stmmac: fix taprio configuration when base_time is in [...] adds 024158d3b571 net: avoid 32 x truesize under-estimation for tiny skbs adds ad2175c9fb27 dt-bindings: net: renesas,etheravb: RZ/G2H needs tx-intern [...] adds c469b23d1b54 net: phy: smsc: fix clk error handling adds 2bfb953aeebf net: dsa: clear devlink port type before unregistering sla [...] adds 6f3fe96a6956 rxrpc: Fix handling of an unsupported token type in rxrpc_read() adds 65accf0324bf net: stmmac: use __napi_schedule() for PREEMPT_RT adds fd21e00c5e0b can: mcp251xfd: mcp251xfd_handle_rxif_one(): fix wrong NUL [...] adds a6d508c63573 drm/panel: otm8009a: allow using non-continuous dsi clock adds a00432fa4cb9 mac80211: do not drop tx nulldata packets on encrypted links adds 6423b2193794 mac80211: check if atf has been disabled in __ieee80211_sc [...] adds d0b97c8cd63e net: dsa: unbind all switches from tree when DSA master unbinds adds 04ed7f1da638 cxgb4/chtls: Fix tid stuck due to wrong update of qid adds da02e4ca8a29 spi: fsl: Fix driver breakage when SPI_CS_HIGH is not set [...] adds 3fe603666360 spi: cadence: cache reference clock rate during probe adds 8dc0fcbcfa97 Linux 5.10.10 adds a1255ad4c213 Merge v5.10.10 adds e65d6887fc16 scsi: target: tcmu: Fix use-after-free of se_cmd->priv adds deffd59b8101 mtd: rawnand: gpmi: fix dst bit offset when extracting raw [...] adds 48481056537e mtd: rawnand: nandsim: Fix the logic when selecting Hammin [...] adds e633c0879be3 i2c: tegra: Wait for config load atomically while in ISR adds c47951346c3c i2c: bpmp-tegra: Ignore unknown I2C_M flags adds 4d33a2e557da platform/x86: i2c-multi-instantiate: Don't create platform [...] adds de45a93792ea platform/x86: ideapad-laptop: Disable touchpad_switch for [...] adds a03241a22a07 ALSA: seq: oss: Fix missing error check in snd_seq_oss_syn [...] adds d9984b976c65 ALSA: hda/realtek - Limit int mic boost on Acer Aspire E5-575T adds fba2b0d2e171 ALSA: hda/via: Add minimum mute flag adds 367733db7a10 crypto: xor - Fix divide error in do_xor_speed() adds c5f23645ab51 dm crypt: fix copy and paste bug in crypt_alloc_req_aead adds d9deb4ccd026 ACPI: scan: Make acpi_bus_get_device() clear return pointe [...] adds 9e2fc8f10c91 btrfs: don't get an EINTR during drop_snapshot for reloc adds 5169a289fc8c btrfs: do not double free backref nodes on error adds 14e17e90bfaa btrfs: fix lockdep splat in btrfs_recover_relocation adds 018abb50891e btrfs: don't clear ret in btrfs_start_dirty_block_groups adds adc11110d1e5 btrfs: send: fix invalid clone operations when cloning fro [...] adds 13ef6bccab39 fs: fix lazytime expiration handling in __writeback_single [...] adds 6b873acfb82a pinctrl: ingenic: Fix JZ4760 support adds ec302409d0a8 mmc: core: don't initialize block size from ext_csd if not [...] adds 728d8ab4d6ac mmc: sdhci-of-dwcmshc: fix rpmb access adds b97c26cfe1e6 mmc: sdhci-xenon: fix 1.8v regulator stabilization adds 4749ffd9c432 mmc: sdhci-brcmstb: Fix mmc timeout errors on S5 suspend adds 5a5095ac9e0b dm: avoid filesystem lookup in dm_get_dev_t() adds de4fabc02a58 dm integrity: fix a crash if "recalculate" used without "i [...] adds 9cb683c3c471 dm integrity: conditionally disable "recalculate" feature adds 931bc41c59e3 drm/atomic: put state on error path adds eab4b3e27413 drm/syncobj: Fix use-after-free adds 09846950a1b6 drm/amdgpu: remove gpu info firmware of green sardine adds 7f8049df7c50 drm/amd/display: DCN2X Find Secondary Pipe properly in MPO [...] adds bdab6bdaa0e6 drm/i915/gt: Prevent use of engine->wa_ctx after error adds 142c6a6040de drm/i915: Check for rq->hwsp validity after acquiring RCU lock adds 14fe083fd052 ASoC: Intel: haswell: Add missing pm_ops adds ae3e2f34b30d ASoC: rt711: mutex between calibration and power state changes adds 00ee972739fb SUNRPC: Handle TCP socket sends with kernel_sendpage() again adds eacac9a92183 HID: multitouch: Enable multi-input for Synaptics pointsti [...] adds e03bbc55b149 HID: sony: select CONFIG_CRC32 adds 246ab9b9ed63 dm integrity: select CRYPTO_SKCIPHER adds 55807e7cb0bc x86/hyperv: Fix kexec panic/hang issues adds 62985a33c6a2 scsi: ufs: Relax the condition of UFSHCI_QUIRK_SKIP_MANUAL [...] adds 2536194bb3b0 scsi: ufs: Correct the LUN used in eh_device_reset_handler [...] adds c419b747ee5a scsi: qedi: Correct max length of CHAP secret adds fb84da3a6882 scsi: scsi_debug: Fix memleak in scsi_debug_init() adds de88bcba6611 scsi: sd: Suppress spurious errors when WRITE SAME is bein [...] adds c47d249af1bd riscv: Fix kernel time_init() adds 094a4af043bc riscv: Fix sifive serial driver adds 6bc83cce3e7f riscv: Enable interrupts during syscalls with M-Mode adds 1e6fc9768ed2 HID: logitech-dj: add the G602 receiver adds 4301e3448aeb HID: Ignore battery for Elan touchscreen on ASUS UX550 adds a8749dfcb892 clk: tegra30: Add hda clock default rates to clock driver adds cec20e26750c ALSA: hda/tegra: fix tegra-hda on tegra30 soc adds 64de608c9899 riscv: cacheinfo: Fix using smp_processor_id() in preemptible adds 95379fec8264 arm64: make atomic helpers __always_inline adds fa5f2e04daa4 xen: Fix event channel callback via INTX/GSI adds a8fddd4192f8 x86/xen: Add xen_no_vector_callback option to test PCI INT [...] adds 99e301aca69c x86/xen: Fix xen_hvm_smp_init() when vector callback not a [...] adds 4685e186ab85 dts: phy: fix missing mdio device and probe failure of vsc [...] adds a416b33e8b78 dts: phy: add GPIO number and active state used for phy reset adds 9e82f2aa5912 riscv: defconfig: enable gpio support for HiFive Unleashed adds 285a86df680c drm/amdgpu/psp: fix psp gfx ctrl cmds adds 17c9b5100056 drm/amd/display: disable dcn10 pipe split by default adds 0a3be22a90ac HID: logitech-hidpp: Add product ID for MX Ergo in Bluetooth mode adds 3970a9851fe9 drm/amd/display: Fix to be able to stop crc calculation adds c2cd3e1d69f8 drm/nouveau/bios: fix issue shadowing expansion ROMs adds 2249a3f0aed9 drm/nouveau/privring: ack interrupts the same way as RM adds 685a45858bf9 drm/nouveau/i2c/gm200: increase width of aux semaphore own [...] adds bb2ee33ec396 drm/nouveau/mmu: fix vram heap sizing adds f3f906bb36cc drm/nouveau/kms/nv50-: fix case where notifier buffer is a [...] adds 2ca824c79376 io_uring: flush timeouts that should already have expired adds 680559480c95 libperf tests: If a test fails return non-zero adds 90ab323edfcd libperf tests: Fail when failing to get a tracepoint id adds e1b2ecb562fa RISC-V: Set current memblock limit adds 434f246733e7 RISC-V: Fix maximum allowed phsyical memory for RV32 adds 8478091a1bd5 x86/xen: fix 'nopvspin' build error adds de82ec8e5e8c nfsd: Fixes for nfsd4_encode_read_plus_data() adds 653368189090 nfsd: Don't set eof on a truncated READ_PLUS adds 73ad8d0c7b05 gpiolib: cdev: fix frame size warning in gpio_ioctl() adds 9eea5cc5f641 pinctrl: aspeed: g6: Fix PWMG0 pinctrl setting adds 1e00ef8a5d22 pinctrl: mediatek: Fix fallback call path adds 1f54a26bdb60 RDMA/ucma: Do not miss ctx destruction steps in some cases adds dbba7a38b007 btrfs: print the actual offset in btrfs_root_name adds 20758d0493c3 scsi: megaraid_sas: Fix MEGASAS_IOC_FIRMWARE regression adds 1ef1c2e25a4a scsi: ufs: ufshcd-pltfrm depends on HAS_IOMEM adds f733c696e74a scsi: ufs: Fix tm request when non-fatal error happens adds cfaa40727152 crypto: omap-sham - Fix link error without crypto-engine adds 7c7b2b560583 bpf: Prevent double bpf_prog_put call from bpf_tracing_pro [...] adds 3f46eda5dff4 powerpc: Use the common INIT_DATA_SECTION macro in vmlinux.lds.S adds 29c95dc43fde powerpc: Fix alignment bug within the init sections adds 93f8cc947b13 arm64: entry: remove redundant IRQ flag tracing adds ef9eb913c050 bpf: Reject too big ctx_size_in for raw_tp test run adds eb8ca93e4929 drm/amdkfd: Fix out-of-bounds read in kdf_create_vcrat_ima [...] adds 56c1362981b3 RDMA/umem: Avoid undefined behavior of rounddown_pow_of_two() adds 2cd90971a2c9 RDMA/cma: Fix error flow in default_roce_mode_store adds cf3cca5f1580 printk: ringbuffer: fix line counting adds ce4d02da78a3 printk: fix kmsg_dump_get_buffer length calulations adds 37d4f78ae274 iov_iter: fix the uaccess area in copy_compat_iovec_from_user adds adc0cb3adf8b i2c: octeon: check correct size of maximum RECV_LEN packet adds 3e21c4dbc3ae drm/vc4: Unify PCM card's driver_name adds d77bc052c438 platform/x86: intel-vbtn: Drop HP Stream x360 Convertible [...] adds bc183873967e platform/x86: hp-wmi: Don't log a warning on HPWMI_RET_UNK [...] adds ca431352900a gpio: sifive: select IRQ_DOMAIN_HIERARCHY rather than depe [...] adds 517732c1b52b ALSA: hda: Balance runtime/system PM if direct-complete is [...] adds 636868a52d33 xsk: Clear pool even for inactive queues adds 66ee6d91d327 selftests: net: fib_tests: remove duplicate log test adds 593c072b7b3c can: dev: can_restart: fix use after free bug adds e771a8740761 can: vxcan: vxcan_xmit: fix use after free bug adds ec939c13c3ff can: peak_usb: fix use after free bugs adds 3b56eecdc7da perf evlist: Fix id index for heterogeneous systems adds 61aad39e2e13 i2c: sprd: depend on COMMON_CLK to fix compile tests adds c9894c169ec6 iio: common: st_sensors: fix possible infinite loop in st_ [...] adds 5b136903db0e iio: ad5504: Fix setting power-down state adds dbecf6631344 drivers: iio: temperature: Add delay after the addressed r [...] adds 855b115749d8 iio: adc: ti_am335x_adc: remove omitted iio_kfifo_free() adds 1bac5333d47e counter:ti-eqep: remove floor adds 062dea906be1 powerpc/64s: fix scv entry fallback flush vs interrupt adds 2edf2c9f3e5e cifs: do not fail __smb_send_rqst if non-fatal signals are [...] adds c530b17272d1 irqchip/mips-cpu: Set IPI domain parent chip adds f5ee8afc1971 x86/fpu: Add kernel_fpu_begin_mask() to selectively initia [...] adds f19c54317e1b x86/topology: Make __max_die_per_package available uncondi [...] adds bd08075c8640 x86/mmx: Use KFPU_387 for MMX string operations adds c351dc4d774e x86/setup: don't remove E820_TYPE_RAM for pfn 0 adds cb5fe25c8220 proc_sysctl: fix oops caused by incorrect command parameters adds 26f54dac1564 mm: memcg/slab: optimize objcg stock draining adds 0dc3a130cc37 mm: memcg: fix memcg file_dirty numa stat adds 371f3fbf4ff1 mm: fix numa stats for thp migration adds ca75872dd9f3 io_uring: iopoll requests should also wake task ->in_idle state adds f3ac7a5996d7 io_uring: fix SQPOLL IORING_OP_CLOSE cancelation state adds 2df15ef2a9cc io_uring: fix short read retries for non-reg files adds f583ccebacdf intel_th: pci: Add Alder Lake-P support adds 225c87b40a78 stm class: Fix module init return on allocation failure adds ee3a62cb263b serial: mvebu-uart: fix tx lost characters at power off adds f270d1d75563 ehci: fix EHCI host controller initialization sequence adds c6e50ff9363c USB: ehci: fix an interrupt calltrace error adds ea0dd2da3ac7 usb: gadget: aspeed: fix stop dma register setting. adds 43e2ae5a7493 USB: gadget: dummy-hcd: Fix errors in port-reset handling adds 9bbf039671dc usb: udc: core: Use lock when write to soft_connect adds eb87dd389e0f usb: bdc: Make bdc pci driver depend on BROKEN adds cc7f1a32424e usb: cdns3: imx: fix writing read-only memory issue adds 6b81e926bb98 usb: cdns3: imx: fix can't create core device the second t [...] adds 9e7d7c034708 xhci: make sure TRB is fully written before giving it to t [...] adds 3a9eb1141390 xhci: tegra: Delay for disabling LFPS detector adds 8cd3c48c1baf drivers core: Free dma_range_map when driver probe failed adds b3bc56e3f503 driver core: Fix device link device name collision adds 881363cbddb1 driver core: Extend device_is_dependent() adds 75b944403000 drm/i915: s/intel_dp_sink_dpms/intel_dp_set_power/ adds a2989acadc8b drm/i915: Only enable DFP 4:4:4->4:2:0 conversion when out [...] adds 0b3efe55e583 x86/entry: Fix noinstr fail adds 23d02ee1d455 x86/cpu/amd: Set __max_die_per_package on AMD adds 238b5ebdb6a6 cls_flower: call nla_ok() before nla_next() adds 83d7403b2e3e netfilter: rpfilter: mask ecn bits before fib lookup adds 3fa4a03fd01e tools: gpio: fix %llu warning in gpio-event-mon.c adds 5897a78fd13f tools: gpio: fix %llu warning in gpio-watch.c adds e929068ad5b3 drm/i915/hdcp: Update CP property in update_pipe adds 233900505617 sh: dma: fix kconfig dependency for G2_DMA adds 8c262be154ff sh: Remove unused HAVE_COPY_THREAD_TLS macro adds ba548335c8e8 locking/lockdep: Cure noinstr fail adds 19187877057d ASoC: SOF: Intel: fix page fault at probe if i915 init fails adds 2fc06bfa701d octeontx2-af: Fix missing check bugs in rvu_cgx.c adds 55c869b1324f net: dsa: mv88e6xxx: also read STU state in mv88e6250_g1_v [...] adds 7e2bf98d534f selftests/powerpc: Fix exit status of pkey tests adds 13bcd09b2f50 sh_eth: Fix power down vs. is_opened flag ordering adds 88072260f3ca nvme-pci: refactor nvme_unmap_data adds 20fa3a744279 nvme-pci: fix error unwind in nvme_map_data adds 76e2b0b65d47 cachefiles: Drop superfluous readpages aops NULL check adds 73171b677fc4 lightnvm: fix memory leak when submit fails adds b65578cec113 skbuff: back tiny skbs with kmalloc() in __netdev_alloc_skb() too adds ecd63f04e728 kasan: fix unaligned address is unhandled in kasan_remove_ [...] adds fee5a83dfc4a kasan: fix incorrect arguments passing in kasan_add_zero_shadow adds a6fc8314dc40 tcp: fix TCP socket rehash stats mis-accounting adds 03ca5c229a49 net_sched: gen_estimator: support large ewma log adds e5f323b7aba3 udp: mask TOS bits in udp_v4_early_demux() adds 3cb2de5242ec ipv6: create multicast route with RTPROT_KERNEL adds 56ef551205e4 net_sched: avoid shift-out-of-bounds in tcindex_set_parms() adds 0083dc292ee4 net_sched: reject silly cell_log in qdisc_get_rtab() adds 9898801780ed ipv6: set multicast flag on the multicast route adds 261b8f617d2a net: mscc: ocelot: allow offloading of bridge on top of LAG adds f0f3d3e6e938 net: Disable NETIF_F_HW_TLS_RX when RXCSUM is disabled adds 013ed7c845df net: dsa: b53: fix an off by one in checking "vlan->vid" adds 981e1807748a tcp: do not mess with cloned skbs in tcp_add_backlog() adds 70746a4779ad tcp: fix TCP_USER_TIMEOUT with zero window adds 6a791693a013 net: mscc: ocelot: Fix multicast to the CPU port adds 22c3cb558a4b net: core: devlink: use right genl user_ptr when handling [...] adds 49aec69ee40c pinctrl: qcom: Allow SoCs to specify a GPIO function that's not 0 adds 022dac5bcde9 pinctrl: qcom: No need to read-modify-write the interrupt status adds f8a622d21295 pinctrl: qcom: Properly clear "intr_ack_high" interrupts w [...] adds 39afef8a282b pinctrl: qcom: Don't clear pending interrupts when enabling adds f5bbf7f47570 x86/sev: Fix nonistr violation adds 875f1b4bf890 tty: implement write_iter adds e018e57fd5c0 tty: fix up hung_up_tty_write() conversion adds 6c19578d4634 net: systemport: free dev before on error path adds 5cc760632083 x86/sev-es: Handle string port IO to kernel memory properly adds e9c4068fb0f6 tcp: Fix potential use-after-free due to double kfree() adds 9e9ae646eb80 ASoC: SOF: Intel: hda: Avoid checking jack on system suspend adds b379dfbc1edd drm/i915/hdcp: Get conn while content_type changed adds 436bc4c45a58 bpf: Local storage helpers should check nullness of owner [...] adds 6ce10b6481cd kernfs: implement ->read_iter adds 11167454e9cb kernfs: implement ->write_iter adds 0b6672fd778c kernfs: wire up ->splice_read and ->splice_write adds eb5381efaf36 interconnect: imx8mq: Use icc_sync_state adds e8572713897e fs/pipe: allow sendfile() to pipe again adds 5405cb30db87 Commit 9bb48c82aced ("tty: implement write_iter") converte [...] adds f2a79851c776 mm: fix initialization of struct page for holes in memory layout adds 1daa298a0418 Revert "mm: fix initialization of struct page for holes in [...] adds b97134d15127 Linux 5.10.11 adds 4ae65a78221c Merge v5.10.11 adds 43f2e6077f44 gpio: mvebu: fix pwm .get_state period calculation adds bf5eb7d21ab0 Revert "mm/slub: fix a memory leak in sysfs_slab_add()" adds ab5e9a320e44 futex: Ensure the correct return value from futex_lock_pi() adds 5ede8ee2cb16 futex: Replace pointless printk in fixup_owner() adds 5b2c5a9561c2 futex: Provide and use pi_state_update_owner() adds 6d28ac502f9a rtmutex: Remove unused argument from rt_mutex_proxy_unlock() adds a597f12e971c futex: Use pi_state_update_owner() in put_pi_state() adds abc4dd792f8d futex: Simplify fixup_pi_state_owner() adds e843e4f78258 futex: Handle faults correctly for PI futexes adds a7f6d4ab4434 HID: wacom: Correct NULL dereference on AES pen proximity adds 0fa0a05b4089 HID: multitouch: Apply MT_QUIRK_CONFIDENCE quirk for multi [...] adds 94fb5ff34544 media: Revert "media: videobuf2: Fix length check for sing [...] adds 77727dfda786 media: v4l2-subdev.h: BIT() is not available in userspace adds 1fa2fa7932f9 RDMA/vmw_pvrdma: Fix network_hdr_type reported in WC adds 08a922a6fdf8 iwlwifi: dbg: Don't touch the tlv data adds 7bf3fb6243a3 kernel/io_uring: cancel io_uring before task works adds 18f31594ee52 io_uring: inline io_uring_attempt_task_drop() adds da67631a33c3 io_uring: add warn_once for io_uring_flush() adds a63d9157571b io_uring: stop SQPOLL submit on creator's death adds 0e3562e3b2ae io_uring: fix null-deref in io_disable_sqo_submit adds 8cb6f4da831b io_uring: do sqo disable on install_fd error adds 0682759126bc io_uring: fix false positive sqo warning on flush adds 54b4c4f9aba9 io_uring: fix uring_flush in exit_files() warning adds 186725a80c4e io_uring: fix skipping disabling sqo on exec adds 7bccd1c19128 io_uring: dont kill fasync under completion_lock adds d92d00861e98 io_uring: fix sleeping under spin in __io_clean_op adds c6fd968f5843 objtool: Don't fail on missing symbol table adds c11f7749f1fc mm/page_alloc: add a missing mm_page_alloc_zone_locked() t [...] adds f472a59aa182 mm: fix a race on nr_swap_pages adds cb14bbbb7bbf tools: Factor HOSTCC, HOSTLD, HOSTAR definitions adds 861c2e349a36 printk: fix buffer overflow potential for print_text() adds d5ac8304e180 printk: fix string termination for record_print_text() adds 05f6d2aa7e2f Linux 5.10.12 adds 259c381924ef Merge v5.10.12 adds 51f58c4882ec iwlwifi: provide gso_type to GSO packets adds 41f6f4a31435 nbd: freeze the queue while we're adding connections adds 8fe07159fc53 tty: avoid using vfs_iocb_iter_write() for redirected cons [...] adds d6f80e01fade ACPI: sysfs: Prefer "compatible" modalias adds 2aa7eab3e7f0 ACPI: thermal: Do not call acpi_thermal_check() directly adds aa9a6dc62611 kernel: kexec: remove the lock operation of system_transit [...] adds eacb5d4e6b64 ALSA: hda/realtek: Enable headset of ASUS B1400CEPE with ALC256 adds d56e3b6a6b14 ALSA: hda/via: Apply the workaround generically for Clevo [...] adds 6141f82fd5ee parisc: Enable -mlong-calls gcc option by default when !CO [...] adds e76b40d8e9ad media: cec: add stm32 driver adds ae584fbbb658 media: cedrus: Fix H264 decoding adds 4b5a88b3f45c media: hantro: Fix reset_raw_fmt initialization adds 8429fee29143 media: rc: fix timeout handling after switch to microsecon [...] adds ce9e154a8bcb media: rc: ite-cir: fix min_timeout calculation adds b3b75f8cd187 media: rc: ensure that uevent can be read directly after r [...] adds 14e3388f2f95 ARM: dts: tbs2910: rename MMC node aliases adds a9079d8d3b02 ARM: dts: ux500: Reserve memory carveouts adds 442278e4928e ARM: dts: imx6qdl-gw52xx: fix duplicate regulator naming adds d16c5dfe93ef wext: fix NULL-ptr-dereference with cfg80211's lack of commit() adds b444b86e37b2 x86/xen: avoid warning in Xen pv guest with CONFIG_AMD_MEM [...] adds 39714b66a8b1 ASoC: AMD Renoir - refine DMI entries for some Lenovo products adds 0634449e9977 Revert "drm/amdgpu/swsmu: drop set_fan_speed_percent (v2)" adds 5ebb1cbe463f drm/nouveau/kms/gk104-gp1xx: Fix > 64x64 cursors adds aa39818d9256 drm/i915: Always flush the active worker before returning [...] adds 29d35b73ead4 drm/i915/gt: Always try to reserve GGTT address 0x0 adds cc11bd18d4a3 drivers/nouveau/kms/nv50-: Reject format modifiers for cur [...] adds 1a39162bac95 bcache: only check feature sets when sb->version >= BCACHE [...] adds 6c6bd9dd1c8d net: usb: qmi_wwan: added support for Thales Cinterion PLS [...] adds 9218a6b031a1 s390: uv: Fix sysfs max number of VCPUs reporting adds e6e9ded8ffa4 s390/vfio-ap: No need to disable IRQ after queue reset adds c95981ecd985 PM: hibernate: flush swap writer after marking adds 4c973f75074a x86/entry: Emit a symbol for register restoring thunk adds c6da54164497 efi/apple-properties: Reinstate support for boolean properties adds 326644a0ede0 crypto: marvel/cesa - Fix tdma descriptor on 64-bit adds 6975f470ca5d drivers: soc: atmel: Avoid calling at91_soc_init on non AT91 SoCs adds 767c8777ce9c drivers: soc: atmel: add null entry at the end of at91_soc [...] adds f343bf1aaf55 btrfs: fix lockdep warning due to seqcount_mutex on 32bit arch adds 2175bf57dc95 btrfs: fix possible free space tree corruption with online [...] adds 0517693dcc41 KVM: x86/pmu: Fix HW_REF_CPU_CYCLES event pseudo-encoding [...] adds a519d9804456 KVM: x86/pmu: Fix UBSAN shift-out-of-bounds warning in int [...] adds dca38d7f33bf KVM: arm64: Filter out v8.1+ events on v8.0 HW adds 0faceb7d6dda KVM: nSVM: cancel KVM_REQ_GET_NESTED_STATE_PAGES on nested vmexit adds cffcb5e0fe2c KVM: x86: allow KVM_REQ_GET_NESTED_STATE_PAGES outside gue [...] adds 427adbb3be8a KVM: nVMX: Sync unsync'd vmcs02 state to vmcs12 on migration adds e895a39a2bcd KVM: x86: get smi pending status correctly adds 256a0040c6c9 KVM: Forbid the use of tagged userspace addresses for memslots adds bc79ff0b1a19 io_uring: fix wqe->lock/completion_lock deadlock adds 5f3d54c00f1f xen: Fix XenStore initialisation for XS_LOCAL adds 736924801c1d leds: trigger: fix potential deadlock with libata adds b04c1c534b66 arm64: dts: broadcom: Fix USB DMA address translation for [...] adds 083274407a8e mt7601u: fix kernel crash unplugging the device adds cfe3425c5acd mt76: mt7663s: fix rx buffer refcounting adds 621f05288c3d mt7601u: fix rx buffer refcounting adds 800ca7687c87 iwlwifi: Fix IWL_SUBDEVICE_NO_160 macro to use the correct bit. adds 520d05a77b28 drm/i915/gt: Clear CACHE_MODE prior to clearing residuals adds 37ef64511f31 drm/i915/pmu: Don't grab wakeref when enabling events adds 99bb37ab284c net/mlx5e: Fix IPSEC stats adds 1310c7a48279 ARM: dts: imx6qdl-kontron-samx6i: fix pwms for lcd-backlight adds 112821f254b6 drm/nouveau/svm: fail NOUVEAU_SVM_INIT ioctl on unsupporte [...] adds 21e3ad805486 drm/vc4: Correct lbm size and calculation adds e50b0cb7da81 drm/vc4: Correct POS1_SCL for hvs5 adds e4d2a196fdc5 drm/nouveau/dispnv50: Restore pushing of all data. adds 7306177c9ed3 drm/i915: Check for all subplatform bits adds 921f48afdd3a drm/i915/selftest: Fix potential memory leak adds c48f69093e5e uapi: fix big endian definition of ipv6_rpl_sr_hdr adds d1fd90bf5554 KVM: Documentation: Fix spec for KVM_CAP_ENABLE_CAP_VM adds a164789b86c6 tee: optee: replace might_sleep with cond_resched adds 7d6e01e27560 xen-blkfront: allow discard-* nodes to be optional adds 20786fdd2fb0 blk-mq: test QUEUE_FLAG_HCTX_ACTIVE for sbitmap_shared in [...] adds c143ab555679 clk: imx: fix Kconfig warning for i.MX SCU clk adds cee27fcc8ccf clk: mmp2: fix build without CONFIG_PM adds d095985e1ce1 clk: qcom: gcc-sm250: Use floor ops for sdcc clks adds 69da790360f3 ARM: imx: build suspend-imx6.S with arm instruction set adds fec7ae28d905 ARM: zImage: atags_to_fdt: Fix node names on added root nodes adds 28adabf8cdd2 netfilter: nft_dynset: add timeout extension to template adds 34b0c04c884c Revert "RDMA/mlx5: Fix devlink deadlock on net namespace d [...] adds f39005edf513 Revert "block: simplify set_init_blocksize" to regain lost [...] adds f632d34091e6 xfrm: Fix oops in xfrm_replay_advance_bmp adds 2f7ecc841daa xfrm: fix disable_xfrm sysctl when used on xfrm interfaces adds 8ea899803bb5 selftests: xfrm: fix test return value override issue in x [...] adds 6daa52884c3f xfrm: Fix wraparound in xfrm_policy_addr_delta() adds 9f87dd2fe3f2 arm64: dts: ls1028a: fix the offset of the reset register adds d871650a7d06 ARM: imx: fix imx8m dependencies adds fd59c86ac9b0 ARM: dts: imx6qdl-kontron-samx6i: fix i2c_lcd/cam default status adds 50c701d94f64 ARM: dts: imx6qdl-sr-som: fix some cubox-i platforms adds bd10eba71351 arm64: dts: imx8mp: Correct the gpio ranges of gpio3 adds 0fade2af3eae firmware: imx: select SOC_BUS to fix firmware build adds 571a2dd89818 RDMA/cxgb4: Fix the reported max_recv_sge value adds 52178bea2cf5 ASoC: dt-bindings: lpass: Fix and common up lpass dai ids adds c74d671e7154 ASoC: qcom: Fix incorrect volatile registers adds 02e5a1ee97a1 ASoC: qcom: Fix broken support to MI2S TERTIARY and QUATERNARY adds 2bfc7e605aaf ASoC: qcom: lpass-ipq806x: fix bitwidth regmap field adds cea3d7cd951a spi: altera: Fix memory leak on error path adds 5f78c6ce1f6f ASoC: Intel: Skylake: skl-topology: Fix OOPs ib skl_tplg_complete adds ae02c0008c27 powerpc/64s: prevent recursive replay_soft_interrupts caus [...] adds dba0d4b1508b pNFS/NFSv4: Fix a layout segment leak in pnfs_layout_process() adds d46c0d64dbcd pNFS/NFSv4: Update the layout barrier when we schedule a l [...] adds b030ba7f1294 ASoC: SOF: Intel: soundwire: fix select/depend unmet dependencies adds fd8c453d53f8 ASoC: qcom: lpass: Fix out-of-bounds DAI ID lookup adds c00b0b65b3b3 iwlwifi: pcie: avoid potential PNVM leaks adds fb1e501d8a69 iwlwifi: pnvm: don't skip everything when not reloading adds 92044488a8d3 iwlwifi: pnvm: don't try to load after failures adds 05bb42538d90 iwlwifi: pcie: set LTR on more devices adds bcb9c4009618 iwlwifi: pcie: use jiffies for memory read spin time limit adds a59a7b96dc13 iwlwifi: pcie: reschedule in long-running memory reads adds 1c3b27b05a43 mac80211: pause TX while changing interface type adds bdcd8b9d8249 ice: fix FDir IPv6 flexbyte adds 35c50e69af15 ice: Implement flow for IPv6 next header (extension header) adds 55717a10a6b8 ice: update dev_addr in ice_set_mac_address even if HW fil [...] adds 04cd96db6f88 ice: Don't allow more channels than LAN MSI-X available adds b2a76ea0479e ice: Fix MSI-X vector fallback logic adds d11a1402ec16 i40e: acquire VSI pointer only after VF is initialized adds 4c919b215bb3 igc: fix link speed advertising adds d62665cac603 net/mlx5: Fix memory leak on flow table creation error flow adds 2778913fb080 net/mlx5e: E-switch, Fix rate calculation for overflow adds a1b500010f09 net/mlx5e: free page before return adds 034bd75f619f net/mlx5e: Reduce tc unsupported key print level adds 1a06120d6ff2 net/mlx5: Maintain separate page trees for ECPF and PF functions adds bf1864854ab2 net/mlx5e: Disable hw-tc-offload when MLX5_CLS_ACT config [...] adds e1e71f1eb74c net/mlx5e: Fix CT rule + encap slow path offload and deletion adds 890f413ae524 net/mlx5e: Correctly handle changing the number of queues [...] adds f24b493eba50 net/mlx5e: Revert parameters on errors when changing trust [...] adds f5430661f2f7 net/mlx5e: Revert parameters on errors when changing MTU a [...] adds 17dbec01beb9 net/mlx5: CT: Fix incorrect removal of tuple_nat_node from [...] adds f3d8e20e11ae can: dev: prevent potential information leak in can_fill_info() adds aa8604fe63d1 ACPI/IORT: Do not blindly trust DMA masks from firmware adds 57e2393f5de0 of/device: Update dma_range_map only when dev has valid dm [...] adds 974b6289e8da iommu/amd: Use IVHD EFR for early initialization of IOMMU [...] adds cf7ed01e02c0 iommu/vt-d: Correctly check addr alignment in qi_flush_dev [...] adds c9e668a196db nvme-multipath: Early exit if no path is available adds 99bacbcd5621 selftests: forwarding: Specify interface when invoking mausezahn adds 2e83a57a23a6 rxrpc: Fix memory leak in rxrpc_lookup_local adds e10a1aad5f7c NFC: fix resource leak when target index is invalid adds 5a48918811c8 NFC: fix possible resource leak adds 8cd91442d9a2 ASoC: mediatek: mt8183-da7219: ignore TDM DAI link by default adds 52a2895f122d ASoC: mediatek: mt8183-mt6358: ignore TDM DAI link by default adds 4a97f42a6690 ASoC: topology: Properly unregister DAI on removal adds 1e3a8d94dd6b ASoC: topology: Fix memory corruption in soc_tplg_denum_cr [...] adds 01de4bc09d38 scsi: qla2xxx: Fix description for parameter ql2xenforce_i [...] adds bcc83b43e1ed team: protect features update by RCU to avoid deadlock adds 011c3d9427da tcp: make TCP_USER_TIMEOUT accurate for zero window probes adds a9cd144eb745 tcp: fix TLP timer not set when CA_STATE changes from DISO [...] adds 55d900415b81 vsock: fix the race conditions in multi-transport support adds 0c245c5fe93f Linux 5.10.13 adds 58ca87dc2f76 Merge v5.10.13 adds 1aa4ee0ec7fe net: dsa: microchip: Adjust reset release timing to match [...] adds cedbfddf4dab net: stmmac: dwmac-intel-plat: remove config data on error adds d51f7ff5413b net: fec: put child node on error path adds fb8e6a0b3c66 net: octeontx2: Make sure the buffer is 128 byte aligned adds 3c564a9f9e43 stmmac: intel: Configure EHL PSE0 GbE and PSE1 GbE to 32 b [...] adds a555c2faf02e mlxsw: spectrum_span: Do not overwrite policer configuration adds 370ce41d2e58 net: dsa: bcm_sf2: put device node before return adds c71bfc5f13c3 net: switchdev: don't set port_obj_info->handled true when [...] adds 3766a00d765d ibmvnic: Ensure that CRQ entry read are correctly ordered adds b58486200402 iommu/io-pgtable-arm: Support coherency for Mali LPAE adds 9e96f711171c drm/panfrost: Support cache-coherent integrations adds beba2ac6b120 arm64: dts: meson: Describe G12b GPU as coherent adds 25fd5f8f8a23 arm64: Fix kernel address detection of __is_lm_address() adds a2c7d0667cf3 arm64: Do not pass tagged addresses to __is_lm_address() adds d9655c6854a6 Revert "x86/setup: don't remove E820_TYPE_RAM for pfn 0" adds c7cd7a3b5076 ARM: 9025/1: Kconfig: CPU_BIG_ENDIAN depends on !LD_IS_LLD adds c4e8fa21a30b iommu/vt-d: Do not use flush-queue when caching-mode is on adds 0c1a24a098a8 phy: cpcap-usb: Fix warning for missing regulator_disable adds f667433cb379 tools/power/x86/intel-speed-select: Set scaling_max_freq t [...] adds 4d06445ad762 tools/power/x86/intel-speed-select: Set higher of cpuinfo_ [...] adds a8f69a32ee91 platform/x86: touchscreen_dmi: Add swap-x-y quirk for Good [...] adds a55c4bf2c8f0 platform/x86: intel-vbtn: Support for tablet mode on Dell [...] adds 2f2a4c04b889 habanalabs: fix dma_addr passed to dma_mmap_coherent adds d2c880ed2cff locking/lockdep: Avoid noinstr warning for DEBUG_LOCKDEP adds 5929bcb4a49d x86: __always_inline __{rd,wr}msr() adds 28693cc0fc0d scsi: scsi_transport_srp: Don't block target in failfast state adds 47daa439c389 scsi: libfc: Avoid invoking response handler twice if ep i [...] adds 946d15aa09d3 scsi: fnic: Fix memleak in vnic_dev_init_devcmd2 adds 1fe0ce2f9afd ASoC: SOF: Intel: hda: Resume codec to do jack detection adds 91a585783dff ALSA: hda: Add AlderLake-P PCI ID and HDMI codec vid adds 9d6dbf4e3721 objtool: Don't add empty symbols to the rbtree adds c2601c9c2a96 mac80211: fix incorrect strlen of .write in debugfs adds 20790b2534f2 mac80211: fix fast-rx encryption check adds cedc60fbd7a1 mac80211: fix encryption key selection for 802.3 xmit adds b45a47e9adfc scsi: ibmvfc: Set default timeout to avoid crash during migration adds 6826f0b4a159 ALSA: hda: Add Cometlake-R PCI ID adds 40545c4dd90c i2c: tegra: Create i2c_writesl_vi() to use with VI I2C for [...] adds a9fd4ef6e50c udf: fix the problem that the disc content is not displayed adds 57f26d9d09d6 nvme: check the PRINFO bit before deciding the host buffer length adds 3b87f9b06245 nvme-rdma: avoid request double completion for concurrent [...] adds 82ae0714c344 nvme-tcp: avoid request double completion for concurrent n [...] adds 3e554aa3d08a nvme-pci: allow use of cmb on v1.4 controllers adds f243b5dd9837 nvmet: set right status on error in id-ns handler adds 713373080c7e platform/x86: thinkpad_acpi: Add P53/73 firmware to fan_qu [...] adds 89ca15b71b91 selftests/powerpc: Only test lwm/stmw on big endian adds af2fc0f4acb6 drm/amd/display: Update dram_clock_change_latency for DCN2.1 adds a2245a995563 drm/amd/display: Allow PSTATE chnage when no displays are enabled adds 95850b9d0b23 drm/amd/display: Change function decide_dp_link_settings t [...] adds 932ab13b8af3 drm/amd/display: Use hardware sequencer functions for PG control adds e8911b02ccb6 drm/amd/display: Fixed corruptions on HPDRX link loss restore adds 4439d22c3758 habanalabs: zero pci counters packet before submit to FW adds 90981a2171b9 habanalabs: fix backward compatibility of idle check adds 4587cb6f27a6 habanalabs: disable FW events on device removal adds 9c8bb3eac07d objtool: Don't fail the kernel build on fatal errors adds d8649eb8e352 x86/cpu: Add another Alder Lake CPU to the Intel family adds b20475a80b4b kthread: Extract KTHREAD_IS_PER_CPU adds b80df6517d35 workqueue: Restrict affinity change to rescuer adds b0c8835fc649 Linux 5.10.14 adds fd262a03a82a Merge v5.10.14 No new revisions were added by this update. Summary of changes: Documentation/ABI/testing/sysfs-class-devlink | 4 +- Documentation/ABI/testing/sysfs-devices-consumer | 5 +- Documentation/ABI/testing/sysfs-devices-supplier | 5 +- .../admin-guide/device-mapper/dm-integrity.rst | 12 +- Documentation/admin-guide/kernel-parameters.txt | 4 + Documentation/asm-annotations.rst | 5 + .../devicetree/bindings/display/bridge/sii902x.txt | 4 + .../devicetree/bindings/net/renesas,etheravb.yaml | 1 + Documentation/sound/alsa-configuration.rst | 2 +- Documentation/virt/kvm/api.rst | 5 +- Makefile | 2 +- arch/Kconfig | 6 + arch/arc/Makefile | 20 +- arch/arc/boot/Makefile | 11 +- arch/arc/include/asm/page.h | 1 + arch/arm/boot/compressed/atags_to_fdt.c | 3 +- arch/arm/boot/dts/imx6q-tbs2910.dts | 7 + arch/arm/boot/dts/imx6qdl-gw52xx.dtsi | 2 +- arch/arm/boot/dts/imx6qdl-kontron-samx6i.dtsi | 6 +- arch/arm/boot/dts/imx6qdl-sr-som.dtsi | 12 +- arch/arm/boot/dts/picoxcell-pc3x2.dtsi | 4 + arch/arm/boot/dts/ste-db8500.dtsi | 38 +++ arch/arm/boot/dts/ste-db8520.dtsi | 38 +++ arch/arm/boot/dts/ste-db9500.dtsi | 35 +++ arch/arm/boot/dts/ste-snowball.dts | 2 +- arch/arm/boot/dts/ste-ux500-samsung-golden.dts | 1 + arch/arm/mach-imx/suspend-imx6.S | 1 + arch/arm/mach-omap2/omap_device.c | 8 +- arch/arm/mach-omap2/pmic-cpcap.c | 2 +- arch/arm/mm/Kconfig | 1 + arch/arm/xen/enlighten.c | 2 +- arch/arm64/boot/dts/amlogic/meson-g12b.dtsi | 4 + .../boot/dts/broadcom/stingray/stingray-usb.dtsi | 7 +- arch/arm64/boot/dts/freescale/fsl-ls1028a.dtsi | 2 +- arch/arm64/boot/dts/freescale/imx8mp.dtsi | 2 +- arch/arm64/include/asm/atomic.h | 10 +- arch/arm64/include/asm/memory.h | 10 +- arch/arm64/include/asm/processor.h | 3 +- arch/arm64/kernel/cpufeature.c | 2 +- arch/arm64/kernel/signal.c | 7 - arch/arm64/kernel/syscall.c | 9 +- arch/arm64/kvm/pmu-emul.c | 10 +- arch/arm64/kvm/sys_regs.c | 4 + arch/arm64/mm/init.c | 2 +- arch/arm64/mm/physaddr.c | 2 +- arch/mips/boot/compressed/decompress.c | 3 +- arch/mips/kernel/binfmt_elfn32.c | 7 + arch/mips/kernel/binfmt_elfo32.c | 7 + arch/mips/kernel/relocate.c | 10 +- arch/mips/lib/uncached.c | 4 +- arch/mips/mm/c-r4k.c | 2 +- arch/mips/mm/sc-mips.c | 4 +- arch/parisc/Kconfig | 5 +- arch/parisc/kernel/entry.S | 13 +- arch/powerpc/include/asm/exception-64s.h | 13 + arch/powerpc/include/asm/feature-fixups.h | 10 + arch/powerpc/kernel/entry_64.S | 2 +- arch/powerpc/kernel/exceptions-64s.S | 19 ++ arch/powerpc/kernel/head_book3s_32.S | 9 + arch/powerpc/kernel/irq.c | 28 +- arch/powerpc/kernel/vmlinux.lds.S | 32 ++- arch/powerpc/lib/feature-fixups.c | 24 +- arch/riscv/Kconfig | 6 +- .../riscv/boot/dts/sifive/hifive-unleashed-a00.dts | 2 + arch/riscv/configs/defconfig | 2 + arch/riscv/include/asm/pgtable.h | 1 - arch/riscv/include/asm/vdso.h | 2 +- arch/riscv/kernel/cacheinfo.c | 11 +- arch/riscv/kernel/entry.S | 24 +- arch/riscv/kernel/time.c | 3 + arch/riscv/kernel/vdso.c | 2 +- arch/riscv/mm/init.c | 16 +- arch/riscv/mm/kasan_init.c | 4 +- arch/s390/boot/uv.c | 2 +- arch/s390/include/asm/uv.h | 4 +- arch/s390/kernel/uv.c | 2 +- arch/sh/Kconfig | 1 - arch/sh/drivers/dma/Kconfig | 3 +- arch/x86/Kconfig | 1 + arch/x86/entry/common.c | 10 +- arch/x86/entry/thunk_64.S | 8 +- arch/x86/hyperv/hv_init.c | 33 ++- arch/x86/hyperv/mmu.c | 12 +- arch/x86/include/asm/fpu/api.h | 15 +- arch/x86/include/asm/idtentry.h | 1 + arch/x86/include/asm/intel-family.h | 1 + arch/x86/include/asm/mshyperv.h | 2 + arch/x86/include/asm/msr.h | 4 +- arch/x86/include/asm/topology.h | 4 +- arch/x86/kernel/cpu/amd.c | 4 +- arch/x86/kernel/cpu/mshyperv.c | 18 ++ arch/x86/kernel/cpu/topology.c | 2 +- arch/x86/kernel/fpu/core.c | 9 +- arch/x86/kernel/sev-es-shared.c | 4 +- arch/x86/kernel/sev-es.c | 14 +- arch/x86/kvm/svm/nested.c | 6 + arch/x86/kvm/vmx/nested.c | 46 +++- arch/x86/kvm/vmx/pmu_intel.c | 6 +- arch/x86/kvm/x86.c | 4 + arch/x86/lib/mmx_32.c | 20 +- arch/x86/xen/enlighten_hvm.c | 11 +- arch/x86/xen/enlighten_pv.c | 15 +- arch/x86/xen/smp_hvm.c | 29 ++- arch/x86/xen/xen-asm.S | 1 + block/bfq-iosched.c | 8 +- block/blk-mq-debugfs.c | 1 + block/blk-mq.h | 2 +- block/genhd.c | 9 +- crypto/asymmetric_keys/public_key.c | 3 +- crypto/xor.c | 2 + drivers/acpi/arm64/iort.c | 14 +- drivers/acpi/device_sysfs.c | 20 +- drivers/acpi/internal.h | 2 +- drivers/acpi/scan.c | 17 +- drivers/acpi/thermal.c | 46 +++- drivers/base/core.c | 44 +++- drivers/base/dd.c | 2 + drivers/base/regmap/regmap-debugfs.c | 9 +- drivers/block/Kconfig | 1 + drivers/block/nbd.c | 8 + drivers/block/rnbd/rnbd-clt.c | 3 +- drivers/block/xen-blkfront.c | 20 +- drivers/clk/imx/Kconfig | 2 - drivers/clk/mmp/clk-audio.c | 6 +- drivers/clk/qcom/gcc-sm8250.c | 4 +- drivers/clk/tegra/clk-tegra30.c | 2 + drivers/counter/ti-eqep.c | 35 --- drivers/cpufreq/powernow-k8.c | 9 +- drivers/crypto/Kconfig | 1 + drivers/crypto/marvell/cesa/cesa.h | 4 +- drivers/dma/dw-edma/dw-edma-core.c | 4 +- drivers/dma/mediatek/mtk-hsdma.c | 1 + drivers/dma/milbeaut-xdmac.c | 4 +- drivers/dma/xilinx/xilinx_dma.c | 11 +- drivers/firmware/efi/apple-properties.c | 13 +- drivers/firmware/imx/Kconfig | 1 + drivers/gpio/Kconfig | 3 +- drivers/gpio/gpio-mvebu.c | 25 +- drivers/gpio/gpiolib-cdev.c | 145 +++++------ drivers/gpu/drm/amd/amdgpu/amdgpu_device.c | 7 +- drivers/gpu/drm/amd/amdgpu/amdgpu_drv.c | 2 + drivers/gpu/drm/amd/amdgpu/amdgpu_psp.c | 18 +- drivers/gpu/drm/amd/amdgpu/psp_gfx_if.h | 2 +- drivers/gpu/drm/amd/amdgpu/soc15.c | 3 +- drivers/gpu/drm/amd/amdkfd/kfd_crat.c | 11 +- drivers/gpu/drm/amd/display/Kconfig | 2 +- .../gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_crc.c | 2 +- drivers/gpu/drm/amd/display/dc/calcs/Makefile | 7 - drivers/gpu/drm/amd/display/dc/clk_mgr/Makefile | 7 - .../amd/display/dc/clk_mgr/dcn30/dcn30_clk_mgr.c | 6 +- drivers/gpu/drm/amd/display/dc/core/dc_link.c | 7 +- drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c | 7 +- drivers/gpu/drm/amd/display/dc/dcn10/Makefile | 7 - .../drm/amd/display/dc/dcn10/dcn10_hw_sequencer.c | 18 +- .../gpu/drm/amd/display/dc/dcn10/dcn10_resource.c | 85 +++--- drivers/gpu/drm/amd/display/dc/dcn20/Makefile | 4 - drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c | 9 +- .../gpu/drm/amd/display/dc/dcn20/dcn20_resource.c | 7 +- drivers/gpu/drm/amd/display/dc/dcn21/Makefile | 4 - .../gpu/drm/amd/display/dc/dcn21/dcn21_resource.c | 2 +- drivers/gpu/drm/amd/display/dc/dml/Makefile | 13 - .../display/dc/dml/dcn20/display_mode_vba_20v2.c | 11 +- drivers/gpu/drm/amd/display/dc/dsc/Makefile | 5 - drivers/gpu/drm/amd/display/dc/os_types.h | 4 - drivers/gpu/drm/amd/pm/inc/amdgpu_smu.h | 1 + drivers/gpu/drm/amd/pm/inc/smu_v11_0.h | 3 + drivers/gpu/drm/amd/pm/swsmu/amdgpu_smu.c | 9 +- drivers/gpu/drm/amd/pm/swsmu/smu11/arcturus_ppt.c | 1 + drivers/gpu/drm/amd/pm/swsmu/smu11/navi10_ppt.c | 1 + .../drm/amd/pm/swsmu/smu11/sienna_cichlid_ppt.c | 1 + drivers/gpu/drm/amd/pm/swsmu/smu11/smu_v11_0.c | 31 ++- drivers/gpu/drm/amd/pm/swsmu/smu12/renoir_ppt.c | 1 + drivers/gpu/drm/amd/pm/swsmu/smu12/smu_v12_0.c | 1 + drivers/gpu/drm/bridge/sii902x.c | 100 ++++--- drivers/gpu/drm/drm_atomic_helper.c | 2 +- drivers/gpu/drm/drm_syncobj.c | 8 +- drivers/gpu/drm/i915/Makefile | 1 + drivers/gpu/drm/i915/display/icl_dsi.c | 4 - drivers/gpu/drm/i915/display/intel_ddi.c | 8 +- drivers/gpu/drm/i915/display/intel_display_types.h | 3 + drivers/gpu/drm/i915/display/intel_dp.c | 41 +-- drivers/gpu/drm/i915/display/intel_dp.h | 5 +- drivers/gpu/drm/i915/display/intel_dp_mst.c | 2 +- drivers/gpu/drm/i915/display/intel_hdcp.c | 9 + drivers/gpu/drm/i915/display/intel_panel.c | 9 +- drivers/gpu/drm/i915/display/vlv_dsi.c | 16 +- drivers/gpu/drm/i915/gt/gen7_renderclear.c | 169 +++++++----- drivers/gpu/drm/i915/gt/intel_breadcrumbs.c | 9 +- drivers/gpu/drm/i915/gt/intel_ggtt.c | 47 +++- drivers/gpu/drm/i915/gt/intel_lrc.c | 3 + drivers/gpu/drm/i915/gt/intel_ring_submission.c | 6 +- drivers/gpu/drm/i915/gt/intel_timeline.c | 10 +- drivers/gpu/drm/i915/i915_active.c | 28 +- drivers/gpu/drm/i915/i915_drv.c | 5 - drivers/gpu/drm/i915/i915_drv.h | 5 +- drivers/gpu/drm/i915/i915_mitigations.c | 146 +++++++++++ drivers/gpu/drm/i915/i915_mitigations.h | 13 + drivers/gpu/drm/i915/i915_pmu.c | 30 ++- drivers/gpu/drm/i915/i915_request.h | 37 ++- drivers/gpu/drm/i915/selftests/i915_gem_gtt.c | 2 +- drivers/gpu/drm/msm/msm_drv.c | 8 +- drivers/gpu/drm/nouveau/dispnv50/base507c.c | 6 +- drivers/gpu/drm/nouveau/dispnv50/base827c.c | 6 +- drivers/gpu/drm/nouveau/dispnv50/disp.c | 4 +- drivers/gpu/drm/nouveau/dispnv50/disp.h | 2 +- drivers/gpu/drm/nouveau/dispnv50/head917d.c | 28 +- drivers/gpu/drm/nouveau/dispnv50/wimmc37b.c | 2 +- drivers/gpu/drm/nouveau/dispnv50/wndw.c | 17 +- .../gpu/drm/nouveau/include/nvhw/class/cl917d.h | 4 + drivers/gpu/drm/nouveau/nouveau_svm.c | 4 + drivers/gpu/drm/nouveau/nvkm/subdev/bios/shadow.c | 2 +- drivers/gpu/drm/nouveau/nvkm/subdev/i2c/auxgm200.c | 8 +- drivers/gpu/drm/nouveau/nvkm/subdev/ibus/gf100.c | 10 +- drivers/gpu/drm/nouveau/nvkm/subdev/ibus/gk104.c | 10 +- drivers/gpu/drm/nouveau/nvkm/subdev/mmu/base.c | 6 +- drivers/gpu/drm/panel/panel-orisetech-otm8009a.c | 2 +- drivers/gpu/drm/panfrost/panfrost_device.h | 1 + drivers/gpu/drm/panfrost/panfrost_drv.c | 2 + drivers/gpu/drm/panfrost/panfrost_gem.c | 2 + drivers/gpu/drm/panfrost/panfrost_job.c | 13 +- drivers/gpu/drm/panfrost/panfrost_mmu.c | 1 + drivers/gpu/drm/vc4/vc4_hdmi.c | 1 + drivers/gpu/drm/vc4/vc4_hvs.c | 8 +- drivers/gpu/drm/vc4/vc4_plane.c | 11 +- drivers/hid/Kconfig | 1 + drivers/hid/hid-ids.h | 1 + drivers/hid/hid-input.c | 2 + drivers/hid/hid-logitech-dj.c | 4 + drivers/hid/hid-logitech-hidpp.c | 2 + drivers/hid/hid-multitouch.c | 7 +- drivers/hid/wacom_sys.c | 40 ++- drivers/hid/wacom_wac.h | 2 +- drivers/hv/vmbus_drv.c | 2 - drivers/hwmon/pwm-fan.c | 12 +- drivers/hwtracing/intel_th/pci.c | 5 + drivers/hwtracing/stm/heartbeat.c | 6 +- drivers/i2c/busses/Kconfig | 1 + drivers/i2c/busses/i2c-i801.c | 2 +- drivers/i2c/busses/i2c-mt65xx.c | 27 +- drivers/i2c/busses/i2c-octeon-core.c | 2 +- drivers/i2c/busses/i2c-sprd.c | 8 +- drivers/i2c/busses/i2c-tegra-bpmp.c | 2 +- drivers/i2c/busses/i2c-tegra.c | 24 +- drivers/iio/adc/ti_am335x_adc.c | 6 +- drivers/iio/common/st_sensors/st_sensors_trigger.c | 31 ++- drivers/iio/dac/ad5504.c | 4 +- drivers/iio/temperature/mlx90632.c | 6 + drivers/infiniband/core/cma_configfs.c | 4 +- drivers/infiniband/core/restrack.c | 1 + drivers/infiniband/core/ucma.c | 135 +++++----- drivers/infiniband/core/umem.c | 2 +- drivers/infiniband/hw/cxgb4/qp.c | 2 +- drivers/infiniband/hw/hns/hns_roce_ah.c | 11 +- drivers/infiniband/hw/mlx5/main.c | 10 +- drivers/infiniband/hw/ocrdma/ocrdma_verbs.c | 2 +- drivers/infiniband/hw/usnic/usnic_ib_verbs.c | 3 + drivers/infiniband/hw/vmw_pvrdma/pvrdma.h | 14 + drivers/infiniband/hw/vmw_pvrdma/pvrdma_cq.c | 2 +- drivers/interconnect/imx/imx.c | 1 + drivers/interconnect/imx/imx8mq.c | 2 + drivers/interconnect/qcom/Kconfig | 23 +- drivers/iommu/amd/amd_iommu.h | 7 +- drivers/iommu/amd/amd_iommu_types.h | 4 + drivers/iommu/amd/init.c | 56 +++- drivers/iommu/arm/arm-smmu/arm-smmu-qcom.c | 2 + drivers/iommu/intel/dmar.c | 6 +- drivers/iommu/intel/iommu.c | 21 +- drivers/iommu/intel/irq_remapping.c | 2 + drivers/iommu/intel/svm.c | 36 ++- drivers/iommu/io-pgtable-arm.c | 11 +- drivers/irqchip/irq-mips-cpu.c | 7 + drivers/isdn/mISDN/Kconfig | 1 + drivers/leds/led-triggers.c | 10 +- drivers/lightnvm/Kconfig | 1 + drivers/lightnvm/core.c | 3 +- drivers/md/Kconfig | 2 + drivers/md/bcache/features.h | 6 + drivers/md/bcache/super.c | 15 ++ drivers/md/dm-bufio.c | 6 + drivers/md/dm-crypt.c | 170 ++++++++++-- drivers/md/dm-integrity.c | 92 ++++++- drivers/md/dm-raid.c | 6 +- drivers/md/dm-snap.c | 24 ++ drivers/md/dm-table.c | 15 +- drivers/md/dm.c | 2 +- drivers/media/cec/platform/Makefile | 1 + drivers/media/common/videobuf2/videobuf2-v4l2.c | 3 +- drivers/media/rc/ir-mce_kbd-decoder.c | 2 +- drivers/media/rc/ite-cir.c | 2 +- drivers/media/rc/rc-main.c | 8 +- drivers/media/rc/serial_ir.c | 2 +- drivers/misc/habanalabs/common/device.c | 11 + drivers/misc/habanalabs/common/firmware_if.c | 5 + drivers/misc/habanalabs/common/habanalabs_drv.c | 1 + drivers/misc/habanalabs/common/habanalabs_ioctl.c | 2 + drivers/misc/habanalabs/common/pci.c | 28 +- drivers/misc/habanalabs/gaudi/gaudi.c | 17 +- drivers/misc/habanalabs/gaudi/gaudi_coresight.c | 3 +- drivers/misc/habanalabs/goya/goya.c | 3 +- drivers/mmc/core/queue.c | 4 +- drivers/mmc/host/sdhci-brcmstb.c | 6 +- drivers/mmc/host/sdhci-of-dwcmshc.c | 27 ++ drivers/mmc/host/sdhci-xenon.c | 7 +- drivers/mtd/nand/raw/gpmi-nand/gpmi-nand.c | 2 +- drivers/mtd/nand/raw/nandsim.c | 7 +- drivers/net/bareudp.c | 22 +- drivers/net/can/Kconfig | 1 + drivers/net/can/dev.c | 6 +- drivers/net/can/m_can/m_can.c | 2 - drivers/net/can/m_can/tcan4x5x.c | 26 -- drivers/net/can/spi/mcp251xfd/mcp251xfd-core.c | 2 +- drivers/net/can/usb/peak_usb/pcan_usb_fd.c | 8 +- drivers/net/can/vxcan.c | 6 +- drivers/net/dsa/b53/b53_common.c | 2 +- drivers/net/dsa/bcm_sf2.c | 8 +- drivers/net/dsa/lantiq_gswip.c | 7 +- drivers/net/dsa/microchip/ksz_common.c | 2 +- drivers/net/dsa/mv88e6xxx/global1_vtu.c | 4 + drivers/net/ethernet/broadcom/bcmsysport.c | 6 +- drivers/net/ethernet/broadcom/bnxt/bnxt_ulp.c | 8 +- drivers/net/ethernet/chelsio/cxgb4/t4_tcb.h | 7 + .../ethernet/chelsio/inline_crypto/chtls/chtls.h | 4 + .../chelsio/inline_crypto/chtls/chtls_cm.c | 103 ++++---- .../chelsio/inline_crypto/chtls/chtls_hw.c | 41 +++ drivers/net/ethernet/freescale/fec_main.c | 3 +- .../net/ethernet/freescale/fs_enet/mii-bitbang.c | 1 + drivers/net/ethernet/freescale/fs_enet/mii-fec.c | 1 + drivers/net/ethernet/freescale/ucc_geth.h | 9 +- drivers/net/ethernet/hisilicon/hns3/hclge_mbx.h | 4 +- .../ethernet/hisilicon/hns3/hns3pf/hclge_main.c | 9 +- .../ethernet/hisilicon/hns3/hns3pf/hclge_main.h | 2 + .../ethernet/hisilicon/hns3/hns3vf/hclgevf_main.c | 9 +- .../ethernet/hisilicon/hns3/hns3vf/hclgevf_main.h | 2 + drivers/net/ethernet/ibm/ibmvnic.c | 6 + drivers/net/ethernet/intel/i40e/i40e_virtchnl_pf.c | 11 +- drivers/net/ethernet/intel/i40e/i40e_xsk.c | 2 +- drivers/net/ethernet/intel/ice/ice.h | 4 +- drivers/net/ethernet/intel/ice/ice_ethtool.c | 8 +- drivers/net/ethernet/intel/ice/ice_ethtool_fdir.c | 8 +- drivers/net/ethernet/intel/ice/ice_lib.c | 14 +- drivers/net/ethernet/intel/ice/ice_main.c | 16 +- drivers/net/ethernet/intel/ice/ice_txrx.c | 9 +- drivers/net/ethernet/intel/igc/igc_ethtool.c | 24 +- drivers/net/ethernet/marvell/mvneta.c | 2 +- drivers/net/ethernet/marvell/mvpp2/mvpp2_main.c | 16 +- drivers/net/ethernet/marvell/octeontx2/af/cgx.c | 14 +- .../net/ethernet/marvell/octeontx2/af/rvu_cgx.c | 6 + .../ethernet/marvell/octeontx2/nic/otx2_common.c | 3 +- .../net/ethernet/mellanox/mlx5/core/en/health.c | 2 +- .../net/ethernet/mellanox/mlx5/core/en/rep/tc.c | 5 + drivers/net/ethernet/mellanox/mlx5/core/en/tc_ct.c | 97 ++++--- .../mellanox/mlx5/core/en_accel/ipsec_stats.c | 4 +- drivers/net/ethernet/mellanox/mlx5/core/en_dcbnl.c | 13 +- .../net/ethernet/mellanox/mlx5/core/en_ethtool.c | 32 ++- drivers/net/ethernet/mellanox/mlx5/core/en_fs.c | 3 + drivers/net/ethernet/mellanox/mlx5/core/en_main.c | 39 ++- drivers/net/ethernet/mellanox/mlx5/core/en_rep.c | 2 + drivers/net/ethernet/mellanox/mlx5/core/en_tc.c | 22 +- .../mellanox/mlx5/core/esw/acl/egress_lgcy.c | 27 +- .../mellanox/mlx5/core/esw/acl/egress_ofld.c | 2 +- .../mellanox/mlx5/core/esw/acl/ingress_lgcy.c | 2 +- .../mellanox/mlx5/core/esw/acl/ingress_ofld.c | 2 +- drivers/net/ethernet/mellanox/mlx5/core/fs_core.c | 1 + drivers/net/ethernet/mellanox/mlx5/core/lag.c | 11 +- drivers/net/ethernet/mellanox/mlx5/core/lib/mlx5.h | 5 + .../net/ethernet/mellanox/mlx5/core/pagealloc.c | 58 +++-- drivers/net/ethernet/mellanox/mlx5/core/rdma.c | 2 +- drivers/net/ethernet/mellanox/mlxsw/core_thermal.c | 13 +- .../net/ethernet/mellanox/mlxsw/spectrum_span.c | 6 + .../net/ethernet/mellanox/mlxsw/spectrum_span.h | 1 + drivers/net/ethernet/mscc/ocelot.c | 23 +- drivers/net/ethernet/mscc/ocelot_net.c | 4 +- drivers/net/ethernet/natsemi/macsonic.c | 12 +- drivers/net/ethernet/natsemi/xtsonic.c | 7 +- drivers/net/ethernet/pensando/ionic/ionic_lif.c | 12 +- drivers/net/ethernet/qlogic/Kconfig | 1 + .../net/ethernet/qlogic/netxen/netxen_nic_main.c | 7 +- drivers/net/ethernet/renesas/sh_eth.c | 4 +- .../net/ethernet/stmicro/stmmac/dwmac-intel-plat.c | 4 +- drivers/net/ethernet/stmicro/stmmac/dwmac-intel.c | 8 +- drivers/net/ethernet/stmicro/stmmac/dwmac-sun8i.c | 129 +++++---- drivers/net/ethernet/stmicro/stmmac/dwmac5.c | 52 +--- drivers/net/ethernet/stmicro/stmmac/stmmac_main.c | 7 +- drivers/net/ethernet/stmicro/stmmac/stmmac_tc.c | 20 +- drivers/net/ipa/ipa_modem.c | 1 + drivers/net/phy/smsc.c | 3 +- drivers/net/team/team.c | 6 +- drivers/net/usb/cdc_ether.c | 7 + drivers/net/usb/cdc_ncm.c | 8 +- drivers/net/usb/qmi_wwan.c | 1 + drivers/net/usb/r8152.c | 1 + drivers/net/usb/rndis_host.c | 2 +- drivers/net/wan/Kconfig | 1 + drivers/net/wireless/ath/ath11k/dp_rx.c | 10 +- drivers/net/wireless/ath/ath11k/qmi.c | 24 +- drivers/net/wireless/ath/ath11k/qmi.h | 1 + drivers/net/wireless/ath/wil6210/Kconfig | 1 + drivers/net/wireless/intel/iwlwifi/fw/pnvm.c | 56 ++-- drivers/net/wireless/intel/iwlwifi/iwl-config.h | 2 +- drivers/net/wireless/intel/iwlwifi/iwl-dbg-tlv.c | 7 - drivers/net/wireless/intel/iwlwifi/iwl-prph.h | 6 + drivers/net/wireless/intel/iwlwifi/mvm/tx.c | 3 + .../wireless/intel/iwlwifi/pcie/ctxt-info-gen3.c | 42 +-- drivers/net/wireless/intel/iwlwifi/pcie/trans.c | 14 +- .../net/wireless/mediatek/mt76/mt7615/sdio_txrx.c | 9 +- drivers/net/wireless/mediatek/mt7601u/dma.c | 5 +- drivers/nvme/host/core.c | 28 +- drivers/nvme/host/fc.c | 15 +- drivers/nvme/host/multipath.c | 2 +- drivers/nvme/host/pci.c | 129 ++++++--- drivers/nvme/host/rdma.c | 15 +- drivers/nvme/host/tcp.c | 30 ++- drivers/nvme/target/admin-cmd.c | 8 +- drivers/nvme/target/rdma.c | 26 +- drivers/of/device.c | 10 +- drivers/phy/motorola/phy-cpcap-usb.c | 19 +- drivers/pinctrl/aspeed/pinctrl-aspeed-g6.c | 2 +- drivers/pinctrl/mediatek/pinctrl-mtk-common-v2.c | 4 + drivers/pinctrl/pinctrl-ingenic.c | 26 +- drivers/pinctrl/qcom/pinctrl-msm.c | 96 ++++--- drivers/pinctrl/qcom/pinctrl-msm.h | 2 + drivers/platform/x86/hp-wmi.c | 3 +- drivers/platform/x86/i2c-multi-instantiate.c | 31 ++- drivers/platform/x86/ideapad-laptop.c | 15 +- drivers/platform/x86/intel-vbtn.c | 10 +- drivers/platform/x86/thinkpad_acpi.c | 1 + drivers/platform/x86/touchscreen_dmi.c | 18 ++ drivers/ptp/Kconfig | 2 + drivers/regulator/bd718x7-regulator.c | 57 ++++ drivers/regulator/qcom-rpmh-regulator.c | 2 +- drivers/s390/crypto/vfio_ap_drv.c | 6 +- drivers/s390/crypto/vfio_ap_ops.c | 100 ++++--- drivers/s390/crypto/vfio_ap_private.h | 12 +- drivers/s390/net/qeth_core.h | 3 +- drivers/s390/net/qeth_core_main.c | 38 ++- drivers/s390/net/qeth_l2_main.c | 2 +- drivers/s390/net/qeth_l3_main.c | 4 +- drivers/scsi/fnic/vnic_dev.c | 8 +- drivers/scsi/ibmvscsi/ibmvfc.c | 4 +- drivers/scsi/libfc/fc_exch.c | 16 +- drivers/scsi/lpfc/lpfc_sli.c | 2 - drivers/scsi/megaraid/megaraid_sas_base.c | 6 +- drivers/scsi/qedi/qedi_main.c | 4 +- drivers/scsi/qla2xxx/qla_os.c | 2 +- drivers/scsi/scsi_debug.c | 5 +- drivers/scsi/scsi_transport_srp.c | 9 +- drivers/scsi/sd.c | 4 +- drivers/scsi/ufs/Kconfig | 1 + drivers/scsi/ufs/ufshcd.c | 40 +-- drivers/soc/atmel/soc.c | 13 + drivers/soc/imx/Kconfig | 2 +- drivers/spi/spi-altera.c | 29 ++- drivers/spi/spi-cadence.c | 6 +- drivers/spi/spi-fsl-spi.c | 5 +- drivers/spi/spi-geni-qcom.c | 73 +++++- drivers/spi/spi-stm32.c | 4 +- drivers/spi/spi.c | 6 +- drivers/staging/hikey9xx/hisi-spmi-controller.c | 21 +- drivers/staging/media/hantro/hantro_v4l2.c | 2 +- drivers/staging/media/sunxi/cedrus/cedrus_h264.c | 2 +- drivers/target/target_core_user.c | 11 +- drivers/tee/optee/call.c | 4 +- drivers/tty/n_tty.c | 7 +- drivers/tty/serial/mvebu-uart.c | 10 +- drivers/tty/serial/sifive.c | 1 + drivers/tty/tty_io.c | 65 +++-- drivers/usb/cdns3/cdns3-imx.c | 17 +- drivers/usb/gadget/udc/aspeed-vhub/epn.c | 5 +- drivers/usb/gadget/udc/bdc/Kconfig | 2 +- drivers/usb/gadget/udc/core.c | 13 +- drivers/usb/gadget/udc/dummy_hcd.c | 10 +- drivers/usb/host/ehci-hcd.c | 12 + drivers/usb/host/ehci-hub.c | 3 + drivers/usb/host/xhci-ring.c | 2 + drivers/usb/host/xhci-tegra.c | 7 + drivers/usb/typec/altmodes/Kconfig | 2 +- drivers/xen/events/events_base.c | 10 - drivers/xen/platform-pci.c | 1 - drivers/xen/privcmd.c | 25 +- drivers/xen/xenbus/xenbus.h | 1 + drivers/xen/xenbus/xenbus_comms.c | 8 - drivers/xen/xenbus/xenbus_probe.c | 110 +++++++- fs/block_dev.c | 10 +- fs/btrfs/backref.c | 2 +- fs/btrfs/block-group.c | 13 +- fs/btrfs/btrfs_inode.h | 16 ++ fs/btrfs/ctree.h | 6 +- fs/btrfs/dev-replace.c | 2 +- fs/btrfs/discard.c | 60 +++-- fs/btrfs/disk-io.c | 2 +- fs/btrfs/extent-tree.c | 10 +- fs/btrfs/extent_io.c | 4 +- fs/btrfs/free-space-tree.c | 10 +- fs/btrfs/inode.c | 69 +++-- fs/btrfs/ioctl.c | 2 +- fs/btrfs/print-tree.c | 10 +- fs/btrfs/print-tree.h | 2 +- fs/btrfs/qgroup.c | 13 +- fs/btrfs/reflink.c | 15 ++ fs/btrfs/relocation.c | 7 +- fs/btrfs/send.c | 15 ++ fs/btrfs/space-info.c | 4 +- fs/btrfs/super.c | 8 + fs/btrfs/tree-checker.c | 7 + fs/btrfs/tree-log.c | 8 + fs/btrfs/volumes.c | 4 +- fs/btrfs/volumes.h | 11 +- fs/btrfs/xattr.c | 4 +- fs/cachefiles/rdwr.c | 2 - fs/cifs/dfs_cache.c | 3 +- fs/cifs/smb2pdu.c | 2 +- fs/cifs/transport.c | 4 +- fs/ext4/fast_commit.c | 25 +- fs/ext4/file.c | 2 +- fs/ext4/ioctl.c | 3 + fs/ext4/namei.c | 17 +- fs/file.c | 2 - fs/fs-writeback.c | 24 +- fs/io_uring.c | 287 ++++++++++++++------- fs/kernfs/file.c | 65 ++--- fs/namespace.c | 7 +- fs/nfs/delegation.c | 12 +- fs/nfs/internal.h | 38 ++- fs/nfs/nfs4proc.c | 28 +- fs/nfs/nfs4super.c | 4 +- fs/nfs/pnfs.c | 98 +++---- fs/nfs/pnfs.h | 8 +- fs/nfs/pnfs_nfs.c | 22 +- fs/nfsd/nfs3xdr.c | 7 +- fs/nfsd/nfs4xdr.c | 14 +- fs/notify/fanotify/fanotify_user.c | 17 +- fs/pipe.c | 1 + fs/proc/proc_sysctl.c | 7 +- fs/proc/task_mmu.c | 53 ++-- fs/select.c | 14 +- fs/udf/super.c | 7 +- fs/zonefs/Kconfig | 1 + include/asm-generic/bitops/atomic.h | 6 +- include/dt-bindings/sound/apq8016-lpass.h | 7 +- include/dt-bindings/sound/qcom,lpass.h | 15 ++ include/dt-bindings/sound/sc7180-lpass.h | 6 +- include/linux/acpi.h | 7 + include/linux/compiler-gcc.h | 6 + include/linux/device.h | 12 + include/linux/dm-bufio.h | 1 + include/linux/kthread.h | 3 + include/linux/linkage.h | 5 + include/linux/mlx5/driver.h | 18 -- include/linux/nvme.h | 6 + include/linux/rcupdate.h | 6 + include/linux/syscalls.h | 24 ++ include/linux/tty.h | 1 + include/net/inet_connection_sock.h | 3 + include/net/sock.h | 17 +- include/net/tcp.h | 3 +- include/net/xdp_sock.h | 4 - include/net/xsk_buff_pool.h | 5 + include/uapi/linux/rpl.h | 6 +- include/uapi/linux/v4l2-subdev.h | 2 +- include/uapi/rdma/vmw_pvrdma-abi.h | 7 + include/xen/xenbus.h | 2 +- init/main.c | 1 + kernel/bpf/bpf_inode_storage.c | 5 +- kernel/bpf/cgroup.c | 5 +- kernel/bpf/helpers.c | 2 +- kernel/bpf/syscall.c | 6 +- kernel/bpf/task_iter.c | 57 ++-- kernel/bpf/verifier.c | 8 +- kernel/exit.c | 2 + kernel/futex.c | 219 +++++++--------- kernel/kexec_core.c | 2 - kernel/kthread.c | 27 +- kernel/locking/lockdep.c | 9 +- kernel/locking/rtmutex.c | 3 +- kernel/locking/rtmutex_common.h | 3 +- kernel/power/swap.c | 2 +- kernel/printk/printk.c | 40 ++- kernel/printk/printk_ringbuffer.c | 2 +- kernel/rcu/tasks.h | 25 +- kernel/smpboot.c | 1 + kernel/trace/Kconfig | 2 +- kernel/trace/trace_kprobe.c | 2 +- kernel/workqueue.c | 9 +- lib/iov_iter.c | 2 +- lib/raid6/Makefile | 2 +- mm/hugetlb.c | 2 +- mm/kasan/init.c | 23 +- mm/memcontrol.c | 4 +- mm/migrate.c | 23 +- mm/page_alloc.c | 31 +-- mm/process_vm_access.c | 1 + mm/slub.c | 6 +- mm/swapfile.c | 11 +- mm/vmalloc.c | 4 +- mm/vmscan.c | 2 + net/8021q/vlan.c | 3 +- net/bpf/test_run.c | 3 +- net/can/isotp.c | 1 + net/core/dev.c | 5 + net/core/devlink.c | 4 +- net/core/gen_estimator.c | 11 +- net/core/skbuff.c | 41 ++- net/core/sock_reuseport.c | 2 +- net/dcb/dcbnl.c | 2 + net/dsa/dsa2.c | 4 + net/dsa/master.c | 10 + net/ipv4/esp4.c | 7 +- net/ipv4/inet_connection_sock.c | 1 + net/ipv4/ip_output.c | 2 +- net/ipv4/ip_tunnel.c | 11 +- net/ipv4/netfilter/ipt_rpfilter.c | 2 +- net/ipv4/nexthop.c | 6 +- net/ipv4/tcp.c | 1 + net/ipv4/tcp_input.c | 20 +- net/ipv4/tcp_ipv4.c | 29 ++- net/ipv4/tcp_output.c | 3 + net/ipv4/tcp_recovery.c | 5 +- net/ipv4/tcp_timer.c | 54 ++-- net/ipv4/udp.c | 3 +- net/ipv6/addrconf.c | 3 +- net/ipv6/esp6.c | 7 +- net/ipv6/ip6_fib.c | 5 +- net/ipv6/ip6_output.c | 41 ++- net/ipv6/sit.c | 5 +- net/mac80211/debugfs.c | 44 ++-- net/mac80211/ieee80211_i.h | 1 + net/mac80211/iface.c | 6 + net/mac80211/rx.c | 2 + net/mac80211/tx.c | 31 ++- net/netfilter/ipset/ip_set_hash_gen.h | 22 +- net/netfilter/nf_conntrack_standalone.c | 3 + net/netfilter/nf_nat_core.c | 1 + net/netfilter/nft_dynset.c | 4 +- net/nfc/netlink.c | 1 + net/nfc/rawsock.c | 2 +- net/rxrpc/call_accept.c | 1 + net/rxrpc/input.c | 2 +- net/rxrpc/key.c | 6 +- net/sched/cls_flower.c | 22 +- net/sched/cls_tcindex.c | 8 +- net/sched/sch_api.c | 3 +- net/sunrpc/addr.c | 2 +- net/sunrpc/svcsock.c | 86 +++++- net/switchdev/switchdev.c | 23 +- net/tipc/link.c | 9 +- net/vmw_vsock/af_vsock.c | 17 +- net/wireless/Kconfig | 1 + net/wireless/wext-core.c | 5 +- net/xdp/xsk.c | 16 +- net/xdp/xsk_buff_pool.c | 1 + net/xdp/xsk_queue.h | 5 + net/xfrm/xfrm_input.c | 2 +- net/xfrm/xfrm_policy.c | 30 ++- security/lsm_audit.c | 7 +- sound/core/seq/oss/seq_oss_synth.c | 3 +- sound/firewire/fireface/ff-transaction.c | 2 +- sound/firewire/tascam/tascam-transaction.c | 2 +- sound/pci/hda/hda_codec.c | 24 +- sound/pci/hda/hda_intel.c | 6 + sound/pci/hda/hda_tegra.c | 2 +- sound/pci/hda/patch_hdmi.c | 1 + sound/pci/hda/patch_realtek.c | 13 + sound/pci/hda/patch_via.c | 3 +- sound/soc/amd/renoir/rn-pci-acp3x.c | 25 +- sound/soc/codecs/rt711.c | 6 + sound/soc/intel/boards/haswell.c | 1 + sound/soc/intel/skylake/cnl-sst.c | 1 + sound/soc/intel/skylake/skl-topology.c | 13 +- sound/soc/mediatek/mt8183/mt8183-da7219-max98357.c | 5 +- .../mt8183/mt8183-mt6358-ts3a227-max98357.c | 5 +- sound/soc/meson/axg-tdm-interface.c | 14 +- sound/soc/meson/axg-tdmin.c | 13 +- sound/soc/qcom/lpass-cpu.c | 42 +-- sound/soc/qcom/lpass-ipq806x.c | 2 +- sound/soc/qcom/lpass-lpaif-reg.h | 2 +- sound/soc/qcom/lpass-platform.c | 27 +- sound/soc/qcom/lpass-sc7180.c | 9 +- sound/soc/qcom/lpass.h | 2 +- sound/soc/soc-dapm.c | 1 + sound/soc/soc-topology.c | 11 +- sound/soc/sof/intel/Kconfig | 3 +- sound/soc/sof/intel/hda-codec.c | 21 +- sound/soc/sof/intel/hda-dsp.c | 6 +- tools/bootconfig/scripts/bconf2ftrace.sh | 1 + tools/bootconfig/scripts/ftrace2bconf.sh | 4 + tools/bpf/bpftool/net.c | 1 - tools/bpf/resolve_btfids/Makefile | 9 - tools/build/Makefile | 4 - tools/gpio/gpio-event-mon.c | 4 +- tools/gpio/gpio-watch.c | 5 +- tools/include/uapi/linux/fscrypt.h | 5 +- tools/lib/perf/evlist.c | 17 +- tools/lib/perf/tests/test-cpumap.c | 2 +- tools/lib/perf/tests/test-evlist.c | 3 +- tools/lib/perf/tests/test-evsel.c | 2 +- tools/lib/perf/tests/test-threadmap.c | 2 +- tools/objtool/Makefile | 9 - tools/objtool/check.c | 14 +- tools/objtool/elf.c | 14 +- tools/perf/Makefile.perf | 4 - tools/perf/util/machine.c | 4 +- tools/perf/util/session.c | 2 +- tools/power/acpi/Makefile.config | 1 - tools/power/x86/intel-speed-select/isst-config.c | 32 +++ tools/scripts/Makefile.include | 10 + tools/testing/selftests/bpf/Makefile | 3 + tools/testing/selftests/bpf/progs/profiler.inc.h | 2 + tools/testing/selftests/net/fib_nexthops.sh | 2 +- tools/testing/selftests/net/fib_tests.sh | 1 - .../selftests/net/forwarding/router_mpath_nh.sh | 2 +- .../selftests/net/forwarding/router_multipath.sh | 2 +- tools/testing/selftests/net/pmtu.sh | 71 ++++- tools/testing/selftests/net/udpgro.sh | 34 +++ tools/testing/selftests/net/xfrm_policy.sh | 45 +++- .../selftests/netfilter/nft_conntrack_helper.sh | 12 +- .../powerpc/alignment/alignment_handler.c | 5 +- .../testing/selftests/powerpc/mm/pkey_exec_prot.c | 2 +- tools/testing/selftests/powerpc/mm/pkey_siginfo.c | 2 +- virt/kvm/kvm_main.c | 1 + 719 files changed, 6259 insertions(+), 2990 deletions(-) create mode 100644 arch/arm/boot/dts/ste-db9500.dtsi create mode 100644 drivers/gpu/drm/i915/i915_mitigations.c create mode 100644 drivers/gpu/drm/i915/i915_mitigations.h create mode 100644 include/dt-bindings/sound/qcom,lpass.h -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 9 months

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-stable-defconfig updated (dda60035e9f0 -> 5e8a246ac996)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-stable-defconfig in repository toolchain/ci/llvm-project. from dda60035e9f0 [AArch64] Attempt to sink mul operands adds d55d592a921f GlobalISel: Do not set observer of MachineIRBuilder in Leg [...] adds 350c0552c66b [NFC][RISCV] Add double type in RISC-V V CodeGen test case [...] adds 4e8e888905a4 [AArch64][GlobalISel] Add support for FCONSTANT of FP128 type adds 07b6aeb5685f [lld][WebAssembly] Fix for TLS + --relocatable adds f0abe2aeaca7 [Frontend] Add pragma align natural and sort out pragma pa [...] adds a957634942a4 [OpenMP] Add documentation for error messages and release notes adds 4fe17ada55ad [OpenMP] Fix hierarchical barrier adds 66d5994bd38a [clangd] Explicitly avoid background-indexing the same fil [...] adds 466acd694861 [clangd] Avoid reallocating buffers for each message read: adds e433ca28ec92 [SLP] add reduction test for FMF; NFC adds 17863614da1e [InstCombine] Fold select -> and/or using impliesPoison adds a4f386688239 [clangd] Remove "decision-forest-base" experimental flag. adds 0bbc6a6bb643 [clangd] Remove some old CodeCompletion options that are n [...] adds 05b1a15f703c [IROutliner] Adapting to hoisted bitcasts in CodeExtractor adds 48d2068fb738 [dsymutil] Warn on timestmap mismatch between object file [...] adds cbbfc8258615 [X86][SSE] canonicalizeShuffleMaskWithHorizOp - simplify s [...] adds efb6e45d2be8 [X86][AVX] Add test for another 'reverse HADD' pattern men [...] adds 993c488ed2b3 [DAG] visitVECTOR_SHUFFLE - use all_of to check for all-un [...] adds 60fda8ebb6dc [ARM] Add a pass that re-arranges blocks when there is a b [...] adds 14f322f074b9 [gn build] Port 60fda8ebb6d adds a50bb84ec0c2 [flang] Fix classification of shape inquiries in specifica [...] adds a2e6506c47b1 [Hexagon] Improve legalizing of ISD::SETCC result adds 123674a81674 [SLP] simplify type check for reductions adds 166e5c335cbe [flang] Do not create HostAssoc symbols in derived type scopes adds b3154d11bc6d [CSSPGO][llvm-profgen] Pseudo probe decoding and disassembling adds 414930b91bfd [CSSPGO][llvm-profgen] Refactor to unify hashable interfac [...] adds c681400b25a6 [CSSPGO][llvm-profgen] Virtual unwinding with pseudo probe adds 33a8466531e6 [NFC] fix missing SectionName declaration adds 3bd620d45049 [mlir] Correct 2 places that result in corrupted conversio [...] adds e7a371f9fd00 [LLD][COFF] Avoid std::vector resizes during type merging adds bb72adcaee7d [NFC] Use correct ssa.copy spelling when referring to the [...] adds f4f158b2f89e [mlir][sparse] add vectorization strategies to sparse compiler adds 01c3135850d1 [LTO] Add test for freestanding LTO option. adds 18278ff1aac4 [flang] Fix accessibility of USEd name in .mod file adds 4cfccd513351 [libc][NFC] add macro for fuchsia to switch test backend t [...] adds fb98a1be4364 Fix the warnings on unused variables (NFC) adds f711cb9a8ad9 [FuncAttrs] Add additional willreturn tests (NFC) adds 6077d55381a6 [DSE] Add tests with stores of existing values. adds ea8034ec35a9 [libc][NFC] change isblank and iscntrl from implicit casting adds 74a42aedfe14 [test] Add Clang side tests for -fdebug-info-for-profiling adds 35debdfcaca1 [NFC] Fix build break by a initializer list converting error adds 82c4153e66fa Revert "[AsmParser] make .ascii support spaces as separators" adds 39e6d242378a [NewPM] Only non-trivially loop unswitch at -O3 and for no [...] adds 7ec8f4365986 [SPARC] Fix fp128 load/stores adds 854f0984f0b7 Fix llvm::Optional build breaks in MSVC using std::is_triv [...] adds 86341247c4a2 [NFC] Rename ThinLTOPhase to ThinOrFullLTOPhase and move i [...] adds ddd03842c347 [SystemZ] Clear Available set in SystemZPostRASchedStrate [...] adds c82deed6764c [libunwind] Unwind through aarch64/Linux sigreturn frame adds 3de92ca78cd4 [flang] Add tests for procedure arguments with implicit in [...] adds dfc1901d513e [RISCV] Custom lower ISD::VSCALE. adds cd4c55c97402 Fix grammar in diagnostic for wrong arity in a structured [...] adds 336ab2d51dfd [Support] On Windows, take the affinity mask into account adds ff40fb07ad63 [PowerPC] Try to fold sqrt/sdiv test results with the branch. adds eec856848ccc Revert "[Support] On Windows, take the affinity mask into [...] adds 9abac6030900 ADT: Fix reference invalidation in SmallVector::push_back [...] adds b196dc660723 [NFC] Remove unused entry in PassRegistry.def adds 56d1ffb927d0 Revert "ADT: Fix reference invalidation in SmallVector::pu [...] adds 5c1c39e8d808 [llvm] Use *Set::contains (NFC) adds 125ea20d55c5 [llvm] Use llvm::stable_sort (NFC) adds 4c1617dac8fa [llvm] Use std::any_of (NFC) adds 49142991a685 Reapply "ADT: Fix reference invalidation in SmallVector::p [...] adds 3043e5a5c33c ADT: Fix reference invalidation in N-element SmallVector:: [...] adds 752fafda3dbf [NFC] Fix -Wsometimes-uninitialized adds 260a856c2abc ADT: Fix reference invalidation in SmallVector::resize adds c224a834583c ADT: Reduce code duplication in SmallVector::resize by usi [...] adds 3f98b66f23f9 ADT: Reduce code duplication in SmallVector by reusing res [...] adds 53b34601abf1 [Driver] -gsplit-dwarf: Produce .dwo regardless of -gN for [...] adds 6ed3083a9654 ADT: Reduce code duplication in SmallVector by calling res [...] adds ff5e89642557 Fix unused variable in CoroFrame.cpp when building Release [...] adds 885eae9d85de Add func call so we don't instruction-step into the builtin_trap adds 7ad54d193871 [lldb][wasm] Parse DWO section names adds 2bbf724feea9 Implement vAttachWait in lldb-server adds ed205f63b4a2 [mlir] Update doc to omit the usage of LLVMIntegerType adds 4b284b9ca809 [lldb] Fix TestPlatformProcessConnect.py adds 259936f4910a [NFC][AsmPrinter] Windows warning: Use explicit cast adds 2b1e25befefc [AArch64] Adding ACLE intrinsics for the LS64 extension adds 4bb11b3eafbd [LTO] Expose opt() in LTOBackend (NFC). adds 53e3b81faaf3 [lld][WebAssembly] Add support for handling table symbols adds d58512b2e31a [SLP] Don't vectorize stores of non-packed types (like i1, i2) adds 17f8c458de63 [clang] Use SourceLocations in unions [NFCI] adds af8d27a7a826 [DAG] visitVECTOR_SHUFFLE - pull out shuffle merging code [...] adds 8f1d7f3753ca [X86] Improve sum-of-reductions v4f32 test coverage adds a997a1d7fbe2 [lldb/test] Ensure launched processes are ready to be attached adds 7c30c05ff71d [DAG] visitVECTOR_SHUFFLE - MergeInnerShuffle - reset shuf [...] adds 2e25be0b6134 [clangd] Add main file macros into the main-file index. adds 19297a417117 Change XCore code owner. adds 3bccd87a588b [clang][cli] NFC: Remove SSPBufferSize assignment adds fa2fe9608c1c [clang][cli] Port more CodeGenOptions to marshalling infra [...] adds 6abbba3fca9f Revert "Fix llvm::Optional build breaks in MSVC using std: [...] adds 176f5e95e1af [clang-tidy] Use DenseSet<SourceLocation> in UpgradeDurati [...] adds a1bbd1ef1dbd [flang][driver] Unify f18_version.h.in and Version.inc.in adds c23e34e606bf [InferFunctionAttrs] Improve CHECK variable names (NFC). adds a1cba5b7a1fb [SelectionDAG] Make use of KnownBits::commonBits. NFC. adds 517196e56912 [Analysis,CodeGen] Make use of KnownBits::makeConstant. NFC. adds 90b310f6caf0 [Support] Simplify KnownBits::icmp helpers. NFC. adds e8622d27c0e3 [Support] Add KnownBits::sextInReg exhaustive tests adds 332e220ef42b [docs] Update DebuggingJITedCode page after fix in LLDB adds 0b46f19a9ecd [Support] Ensure KnownBits::sextInReg can handle the src = [...] adds 3e41ab18db22 [flang] Fix dangling pointer in LabelEnforce adds adb77a745692 [OpenCL] Improve online documentation. adds 6b9fa8a50d0f [mlir][linalg] Add docstring support for named op spec adds c0939fddf80c [Support] Simplify KnownBits::sextInReg implementation. adds a022be625387 [TableGen] Enhance !cast<string> to handle bit and bits types. adds dbaa6a1858a4 Revert "[AArch64] Attempt to sink mul operands" adds d0dbb0468c26 [Support] Remove redundant sign bit tests from KnownBits:: [...] adds 0a59647ee407 [SystemZ] misched-cutoff tests can only be tested on non-N [...] adds 17fb21f875f4 [clangd] Remove another option that was effectively always [...] adds 7c9c2a2ea5e3 Revert "[RISCV] Legalize select when Zbt extension available" adds 0afdbb4d2dea [flang][driver] Use __FLANG_VERISION__ in f18.cpp (nfc) adds e21bf875c0f7 [NFC] Disallow unused prefixes under MC/ARM adds 2f395b7092bd [clangd] Make AST-based signals available to runWithPreamble. adds 8b09cf7956d8 [clangd] Trivial: Documentation fix in ASTSignals. adds b4e083b0ef7c [gn build] Port 2f395b7092bd adds 4864d9f7e91f [flang] Fix some module file issues exposed by Whizard adds 35c8a6cbf5ff [NFC] Disallow unused prefixes under MC/AArch64 adds a03ffa98503b [NewPM] Fix placement of LoopFlatten adds b99782cf7850 [X86][AVX] Adjust unsigned saturation downconvert negative test adds 5d165f0b893d [libomptarget][amdgpu] Fix kernel launch tracing to match [...] adds 868da2ea939b [SelectionDAG] Remove an early-out from computeKnownBits f [...] adds 85dfcaadc5f0 [LLDB] MinidumpParser: Prefer executable module even at hi [...] adds be40c12040a0 [HIP] Add signbit(long double) decl adds 6ebeba88f519 Support emptiness checks for unbounded FlatAffineConstraints. adds 763c1f993346 [OpenMP] Drop the static library libomptarget-nvptx adds 4fffbc150cca [clang][MSVC] Fix missing MSInheritanceAttr in template sp [...] adds 202d359753d1 [X86] Add the FSRM feature (Fast Short Rep Mov) to Zen3. adds 64e9e9aeee01 [OpenMP] Dropped unnecessary define when compiling deviceR [...] adds a8520f6970fd [GWP-ASan] Minor refactor of optional components. adds ca98baa04253 [openacc] Rename generated file from ACC.cpp.inc to ACC.in [...] adds 9e53c94d8dd7 [NFC] Update test to not check for 'opaque' in the file name. adds 1d973b7ded12 [MLIR][TOSA] First lowerings from Tosa to Linalg adds d8113cda782b Add newline to terminate debug message (NFC) adds a3904cc77f18 [BasicAA] Handle recursive queries more efficiently adds 00a61b327dd8 [mlir][ODS] Add new RangedTypesMatchWith operation predicate adds 93592b726c75 [mlir][OpFormatGen] Format enum attribute cases as keyword [...] adds e3b9af92a482 [Driver] -gsplit-dwarf: Produce .dwo regardless of -gN for [...] adds 387d3c24792f [RISCV] Merge Utils library into MCTargetDesc adds c8fb6ee34151 [mlir][PatternRewriter] Add a new hook to selectively repl [...] adds 5cf2696317af [mlir] Remove TosaToLinalg dependency on all Passes adds a71877edfbb7 [clang] Do not crash when CXXRecordDecl has a non-CXXRecor [...] adds e2d7d3cb0ead [mlir][docs] Bring bufferization docs up to date. adds 0f588ac03e15 [PowerPC] Only use some extend mne if assembler is modern enough adds 0975604cc013 [gn build] (manually) port 387d3c24792f adds e7228062b2bb [libc] Use #undef isascii in specific header adds f85b1531666d Add -fexceptions to test as it uses them and fails on plat [...] adds b894a9fb2373 [RISCV] Optimize select_cc after fp compare expansion adds 4fcb25583c3c Re-land [Support] On Windows, take the affinity mask into account adds 5b42fd8dd4e7 [LTO] Test format fix (NFC) adds 8a53a7375a86 [RISCV][NFC] Regenerate Calling Convention Tests adds a55a0a3056b8 [mlir] Remove over specified memory effects adds 4183999e0fe1 [clangd] Reduce logspam for CDB scanning adds 722ae10907e0 [mlir][Linalg] Add canonicalization to remove no-op linalg [...] adds b21905dfe379 [SLP] remove unnecessary state in matching reductions adds 547b032ccc8e [OpenMP] Remove omptarget-nvptx from deps as it is no long [...] adds 774c9c6ef3ad [mlir][Linalg] Add canonicalization of linalg op -> dim op. adds 42444d0cf0c9 [mlir][Linalg] NFC: Verify tiling on linalg.generic operat [...] adds 6e7094c14b22 [libomptarget][nvptx][nfc] Move target_impl functions out [...] adds d6acf3c2012b [flang] Fix use-associated procedure in generic adds 036bc798f2ae [AArch64][GlobalISel] Assign FPR banks to loads which are [...] adds 9dfeec853008 Reland "[AsmParser] make .ascii support spaces as separators" adds 214387c2c694 [libomptarget][nvptx] Reduce calls to cuda header adds 1fabe6e51917 [libTooling] Change `addInclude` to use expansion locs. adds 8f283cafddfa [AArch64][GlobalISel] Add selection support for fpr bank s [...] adds 2423ec583761 [libc] Add memmove implementation. adds 9bcc0d1040dd [CodeGen, Transforms] Use llvm::sort (NFC) adds 2efcbe24a75b [llvm] Use llvm::drop_begin (NFC) adds 7dc3575ef2dc [llvm] Remove redundant return and continue statements (NFC) adds 39665d9aabb7 Add Semantic check for Flang OpenMP 4.5 - 2.7.1 Do Loop r [...] adds 5508516b0663 [mlir][sparse] retry sparse-only for cyclic iteration graphs adds c495dfe0268b [clang][cli] NFC: Decrease the scope of ParseLangArgs parameters adds 1a49944b59db [clang][cli] NFC: Decrease the scope of ParseCodeGenArgs p [...] adds b6575bfd0eeb [clang][cli] Specify KeyPath prefixes via TableGen classes adds b54337070b19 [AArch64] Add Fujitsu A64FX scheduling model adds 38dfce706f79 [WebAssembly] Add support for table linking to wasm-ld adds 33be50daa9ce Revert "Reapply "ADT: Fix reference invalidation in SmallV [...] adds 168be4208304 [Clang] Mutate long-double math builtins into f128 under I [...] adds 1185d3f43d21 [llvm-readobj] - Fix the compilation with GCC < 7.0. adds 89e84dec1879 [AArch64][GlobalISel] Fix fallbacks introduced for G_SITOF [...] adds 78036360573c [libcxx testing] Fix UB in tests for std::lock_guard adds 104a9f99ccab [Debuginfo][DW_OP_implicit_pointer] (1/7) Support for DW_O [...] adds bfb8f45ef3f4 [llvm-nm] - Move MachO specific logic out from the dumpSym [...] adds a10300a2b27c [libc] Allow customization of memcpy via flags. adds 021ea78a97ed [llvm-nm] - Simplify the code in dumpSymbolNamesFromObject. NFC. adds 3676ef105389 [ARM][GISel] Treat calls as variadic even if only fixed ar [...] adds d9afe8588e49 [yaml2obj/obj2yaml] - Refine handling of SHT_GNU_verdef sections. adds 45ef053bd709 [llvm-readobj][test] - Remove excessive YAML fields from tests. adds 9cc221b99bec [clangd] exclude symbols from document outline which do no [...] adds 4fd77668b2cc [LLDB] Add per-thread register infos shared pointer in gdb-remote adds b9993fcbf53a DynamicRegisterInfo calculate offsets in separate function adds 141e45b99ca0 [RISCV] Optimize Branch Comparisons adds 2b8db40c9218 [SVE] Restrict the usage of REINTERPRET_CAST. adds a5eb9df1e3ba [Orc][NFC] Turn LLJIT member ObjTransformLayer into unique_ptr adds cf905274c6f4 [Orc] Allow LLJITBuilder's CreateObjectLinkingLayer to ret [...] adds 619eb1477599 [NFC][RISCV] Remove useless code in RISCVRegisterInfo.td. adds bab121a1b66e [lldb][docs] Use sphinx instead of epydoc to generate LLDB [...] adds 6edc3fe598af [Orc] Fix OrcV2Examples after D94690 adds 9d2053f61aac Revert "[lldb][docs] Use sphinx instead of epydoc to gener [...] adds aeaeb9e6bdc9 [clangd] Make ExpandAutoType not available on template params. adds c77c3d1d18cd [clangd] Set correct CWD when using compile_flags.txt adds 4017c6fe7f11 [lldb][docs] Translate ASCII art to restructured text formatting adds 1dfd5c9ad8cf [X86][AVX] combineHorizOpWithShuffle - support target shuf [...] adds e9f1ed2306b1 [WebAssembly] MC layer writes table symbols to object files adds 5e4480b6c0f0 [ARM] Don't run the block placement pass at O0 adds 0acc260b574e [mlir][linalg] Support generating builders for named op at [...] adds 061d1520858a [SVE] Fix unused variable. adds d1862a163103 [OpenCL][Docs] Fixed malformed table in OpenCLSupport adds 791634b999e3 [clang][cli] Parse & generate options necessary for LangOp [...] adds 5183a13d3782 [X86] Add umin knownbits/demandedbits ult test for D94532 adds 17d0fb7f574e Set option default for enabling memory ssa for new pass ma [...] adds 46aa3c6c331c [DAG] visitVECTOR_SHUFFLE - MergeInnerShuffle - improve sh [...] adds cf0173de69a7 [mlir] Add better support for f80 and f128 adds 5bf47e142b6e [libc] CopyAlignedBlocks can now specify alignment on top [...] adds bf1aa5db5c76 [RISCV][NFC] Fix order of parameters in cmov ge/le tests adds 383262933045 [clang][cli] NFC: Add PIE parsing for precompiled input and IR adds a7dcd3aeb0fb [clang][cli] NFC: Parse some LangOpts after the defaults are set adds 1744f4c67641 [clang][cli] NFC: Promote ParseLangArgs and ParseCodeGenAr [...] adds 1a497ae9b836 [ARM][Block placement] Check the predecessor exists before [...] adds be69e66b1cd8 [X86][SSE] Attempt to fold shuffle(binop(),binop()) -> bin [...] adds 1e1a011b09d0 [flang] Disallow INTENT attribute on procedure dummy arguments adds 4c5066b0789d [TargetLowering] Don't speculatively call ComputeNumSignBits. NFC adds b6e06a740c26 [flang][driver] Copy test file into a temp dir when testing (nfc) adds d5047d762f39 [clangd] Update CC Ranking model with better sampling. adds bc84f89c71ab [OpenCL][Docs] Fixed cross-section reference in OpenCLSupport adds 6227069bdce6 [DebugInfo][CodeView] Change in line tables only mode to e [...] adds a0770f9e4e92 [ARM] Constant tripcount tail predication loop tests. NFC adds f5abf0bd485a [ARM] Tail predication with constant loop bounds adds cc90d41945f6 [MIPatternMatch] Add m_OneNonDBGUse adds d0cb0d30a431 [mlir] Add Complex dialect. adds 86e604c4d685 [RISCV] Add implementation of targetShrinkDemandedConstant [...] adds 84de4faf4cae GetMacosAlignedVersion() fails if sysctl is not setup adds 4f24d0dd5386 Fix libc++ clang-cl build, swap attribute order adds a9e939760c6f [CodeGen] Removes unwanted optimisation for TargetConstantFP adds 1f21de535d37 [SLP] remove unused reduction functions; NFC adds a1be47b47714 [CodeView][DebugInfo] Add test case to show that linkage n [...] adds 64db296e5a8c Revert "[BasicAA] Handle recursive queries more efficiently" adds 61ec2280308b [NFC][SimplifyCFG] Add testcase showing that we fail to pr [...] adds b81f75fa7916 [Utils] splitBlockBefore() always operates on DomTreeUpdat [...] adds c845c724c232 [Utils][SimplifyCFG] Port SplitBlock() to DomTreeUpdater adds 286cf6cb029a [SimplifyCFG] Port SplitBlockAndInsertIfThen() to DomTreeUpdater adds c6654a4cdab4 [SimplifyCFG][BasicBlockUtils] Port SplitBlockPredecessors [...] adds a14c36fe27f5 [SimplifyCFG] switchToSelect(): don't forget to insert Dom [...] adds 6a42cbf6d211 [GWP-ASan] Add inbuilt options parser. adds 98c89ccfbd74 [MSVC] Don't add -nostdinc++ -isystem to runtimes builds adds 4a47da2cf440 [Sema] turns -Wfree-nonheap-object on by default adds ed0fd567ebdb BreakCriticalEdges: do not split the critical edge from a [...] adds d7bc3b7ce23b [mlir][Linalg] Add missing check to canonicalization of Ge [...] adds 10ac9b29a4ca Skip 'g' packet tests when running on darwin; debugserver [...] adds ceb3cdccd0fb [SLP] remove dead code in reduction matching; NFC adds ceaf0110ff5e Revert "Revert "ADT: Fix reference invalidation in SmallVe [...] adds aa8a2d8a3da3 [AArch64][GlobalISel] Select immediate fcmp if the zero is [...] adds 76f5c5a7b059 [ADT][Support] Fix C4146 error from MSVC adds a1500105ee60 [SimplifyCFG] Optimize CFG when null is passed to a functi [...] adds e65b9b04cdef Revert "[WebAssembly] MC layer writes table symbols to obj [...] adds 187d771d27ed Revert "[WebAssembly] Add support for table linking to wasm-ld" adds d302398ff05f hwasan: Update register-dump-read.c test to reserve x23 in [...] adds aa3d4d993959 [NFC] Disallow unused prefixes under MC/RISCV adds 1bd083b5d6d0 [flang] Create names to allow access to inaccessible specifics adds 3afbfb4145be [mlir][NFC] Move helper substWithMin into Affine utils adds 2a27a9819a1e [mlir][AsmPrinter] Properly escape strings when printing l [...] adds fd2083d73c2d [mlir] Fixing potential build break in my previous commit adds 999f5da6b308 [debugserver] Fix inverted if block that resulted in us us [...] adds e8049dc3c8a4 [NewPM][Inliner] Move the 'always inliner' case in the sam [...] adds 029c2257c21e [Inline] Fix a missing character in inline_stats.ll adds a396e2e088ee [utils] Use llvm::sort (NFC) adds 4707b21298a6 [AMDGPU] Use llvm::is_contained (NFC) adds 8fd8ff1f67e4 [StringExtras] Rename SubsequentDelim to ListSeparator adds be68c9222b85 [NFC] Add -std=c11 to attr-availability.c adds a61e42efbb73 [NPM][Inliner] Temporarily remove inline_stats test case f [...] adds 8456c3a78928 AArch64: fix regression introduced by fcmp immediate selection. adds 668827b64856 Introduce llvm.noalias.decl intrinsic adds b664bef2ad9a [InstCombine] Add a test file that contains safe select tr [...] adds e0a979ccadd8 [InstCombine] Add more tests to select-safe-transforms.ll (NFC) adds f0a0ec2d085b [InstCombine] Add more tests for select operand replacement (NFC) adds a7101450a42e [ASTMatchers] Add mapAnyOf matcher adds dbe056c2e37f [ASTMatchers] Make cxxOperatorCallExpr matchers API-compat [...] adds 4f155567317d [LegalizeDAG] Handle NeedInvert when expanding BR_CC adds e810e95e4bb9 [ASTMatchers] Add binaryOperation matcher adds b765eaf9a617 [ASTMatchers] Add support for CXXRewrittenBinaryOperator adds 25c1578a46ff Fix llvm::Optional build breaks in MSVC using std::is_triv [...] adds 9fc814ed5966 [Tests] Added tests for new instcombine or simplification; NFC adds a4e2a5145a29 [InstSimplify] Add (~A & B) | ~(A | B) --> ~A adds 098dbf190a55 [RISCV] Correct alignment settings for vector registers. adds bdd4dda58b0d [InstSimplify] Update comments, remove redundant tests adds bca16e2fbb45 [LTO] Remove options to disable inlining, vectorization & [...] adds ba0fc7e1f8d5 [StringExtras] Fix comment typos (NFC) adds 19aacdb715ae [llvm] Construct SmallVector with iterator ranges (NFC) adds 2082b10d100e [llvm] Use *::empty (NFC) adds 416854d0f7cd [InstSimplify] Precommit new testcases; NFC adds c1ab698dce8d [ARM] Remove LLC tests from transform/hardware loop tests. adds 372eb2bbb6fb [ARM] Add low overhead loops terminators to AnalyzeBranch adds 63bedc80da36 [InstSimplify] Handle commutativity for 'and' and 'outer o [...] adds 48dbac5b6b0b [SLP] remove unnecessary use of 'OperationData' adds fcfcc3cc6b16 [SLP] fix typos; NFC adds 49b96cd9ef2f [SLP] remove opcode field from reduction data class adds ed939f853da1 [OpenMP] Added the support for hidden helper task in RTL adds d8fc27301d18 [mlir][sparse] improved sparse runtime support library adds bfd75bdf3fd6 [NFC] Removed extra text in comments adds 2a5b576e3ea4 [ARM] Test for aligned blocks. NFC adds 145472421535 [ARM] Align blocks that are not fallthough targets adds 32fc32317a31 [SimplifyCFG] markAliveBlocks(): catchswitch: preserve Pos [...] adds 5238e7b302ff [InstCombine] Replace one-use select operand based on condition adds a048ce13e32d [X86] Default to -x86-pad-for-align=false to drop assemble [...] adds 633c5afccfbb [RISCV] Remove unneeded StringRef to std::string conversio [...] adds 97f7e4e8c930 [RISC] Replace dyn_casts that are only checked by an asser [...] adds 2b6a92625fdf [RISCV] Simplify mergeCondAndCode in RISCVCompressInstEmit [...] adds 1327c730bb9a [RISCV] Few more minor cleanups to RISCVCompressInstEmitter. NFC adds 061f681c0dfa [RISCV] Remove an extra map lookup from RISCVCompressInstE [...] adds 3cbd476c5488 [VE] Support VE in libunwind adds 3809f4ebabde [ELF] Support R_PPC_ADDR24 (ba foo; bla foo) adds b1c2f1282a23 [BasicAA] Move assumption tracking into AAQI adds 0b84afa5fcb4 Reapply [BasicAA] Handle recursive queries more efficiently adds 9af03864df74 [clang-format] Revert e9e6e3b34a8e adds e7bc6c594b75 Reland [lldb][docs] Use sphinx instead of epydoc to genera [...] adds 00dc97f16708 [clang-format] PR48594 BraceWrapping: SplitEmptyRecord ign [...] adds 0f9908a7c9c5 [clangd] Use empty() instead of size()>0 adds 9abbc050974f [clangd] Use !empty() instead of size()>0 adds 4bfbfb9bcb79 [InstSimplify] Add tests for x*C1/C2<=x (NFC) adds a13c0f62c381 [InstSimplify] Fold x*C1/C2 <= x (PR48744) adds acdc74568927 [lldb][docs] Cleanup the Python doc strings for SB API classes adds 469ceaf53892 [Tests] Add test for PR45691 adds ed396212da41 [InstCombine] Transform abs pattern using multiplication t [...] adds 7e9e6ac526eb [lldb][docs] Fix some RST formatting errors related to cod [...] adds 352fcfc69788 [llvm] Use llvm::sort (NFC) adds a59126115e95 [IRBuilder] "Zero"-initialize SmallVector (NFC) adds 50be8e447152 [TableGen] Drop redundant const from return types (NFC) adds 9a7fb0848771 NFC: Minor cleanup of function calls adds 1cc477f030bd [SimplifyCFG] Add test for PR48778 (NFC) adds 4229b87ed36c [ValueTracking] Fix isSafeToSpeculativelyExecute for sdiv [...] adds a89242d874df [lldb] Skip TestPlatformProcessConnect on windows and darwin adds 95d146182fdf Makefile.rules: Delete GCC 4.6 workaround adds f855751c1284 Fix openmp CMake build on non-Linux AArch64 systems. adds 3bdf4507b663 [NFC] [TargetRegisterInfo] add one use check to lookThruCopyLike. adds b74ae43c44b1 Makefile.rules: Make HOST_OS/OS simply expanded variable t [...] adds a817f46d50c3 [JITLink][ELF] Skip DWARF sections in ELF objects. adds 2639c162b71f [InstCombine] more tests for D94861 (NFC) adds 2d9890775f52 [PowerPC] [NFC] Add AIX triple to some regression tests adds f776d8b12f0e [Legalizer] Promote result type in expanding FP_TO_XINT adds 7011086dc1cd [test] Autogen a loop vectorizer test to make future chang [...] adds 8356610f8d48 [test] pre commit a couple more tests for vectorizing mult [...] adds e5619065b8b8 [JITLink][ELF] New ELF skip-debug-sections test requires asserts. adds 26a396c4ef48 [PowerPC] support register pressure reduction in machine c [...] adds bcc1dee60019 [clang-format] Add StatementAttributeLikeMacros option adds cfec6cd50c36 [IR] Allow scalable vectors in structs to support intrinsi [...] adds 383b6501ffed [RISCV] Use tail agnostic policy for instructions with tie [...] adds f446fc5acf88 [lldb][docs] Resolve the remaining sphinx formatter warnin [...] adds b9ce772b8fb5 [Object, llvm-readelf] - Move the API for retrieving symbo [...] adds b43075e34a59 [clang-format] Fix documentation of bcc1dee600 adds 6e75ee6b65c1 [lldb][docs] Use inline literals for code/paths instead of [...] adds 770d1e0a8828 [X86][SSE] isHorizontalBinOp - reuse any existing horizontal ops. adds ac603c8d3850 [RISCV] Add scalable vector truncate patterns adds 207f32948b24 [DAG] SimplifyDemandedBits - use KnownBits comparisons to [...] adds aca240b4f69e [mlir] Fix cross-compilation (Linalg ODS gen) adds 3bd24574c7d0 Revert "[PowerPC] support register pressure reduction in m [...] adds 83aa93e99542 [VectorUtils] Do not try to add indices matching tombstone [...] adds 9bf843bdc88f Revert "[OpenMP] Added the support for hidden helper task in RTL" adds 911961c9c132 [AMDGPU][MC][GFX10] Improved dpp8 errors handling adds 689aaba7acf5 [SystemZ][z/OS] Fix No such file or directory expression e [...] adds f7443905af1e [Statepoint] Handle `undef` operands in statepoint. adds 9399681a57ce [Doc] Fix example in codegen doc. adds 36710c38c1b7 [NFC]Migrate VectorCombine.cpp to use InstructionCost adds e6d758de82b6 [InferAttrs] Mark some library functions as willreturn. adds ead71a23edde [PowerPC][AIX]Do not emit xxspltd mnemonic on AIX. adds 2040c1110b66 [CSInfo][MIPS] Update CSInfo in delay slot filler adds d1c4e859ce42 [SLP] reduce opcode API dependency in reduction cost calc; NFC adds 3dbbadb8ef53 [SLP] rename reduction query for min/max ops; NFC adds 55c557a5d25f [AMDGPU][MC] Refactored parsing of dpp ctrl adds 34a2c138c896 [LoopRotate] Precommit test for prepare-for-lto handling. adds 30b8f55378cc Fix for sanitizer issue in 55c557a adds ce06475da94f [X86][AVX] IsElementEquivalent - add matchShuffleWithUNPCK [...] adds 63393828078c [WebAssembly] Add support for table linking to wasm-ld adds d806618636f8 [WebAssembly] MC layer writes table symbols to object files adds f5fcbe4e3c68 [AArch64] Further restricts when a dup(*ext) can be rearranged adds 16bf02c3a19d Reland "[AArch64] Attempt to sink mul operands"" adds 9f32f1d6fbfa [MLIR] Support checking if two FlatAffineConstraints are equal adds 69295815ed92 [ARM] Update test target triple. NFC adds 275716d6db79 [clangd] Derive new signals in CC from ASTSignals. adds 1d04dc52dd24 [Coroutine] Do not CoroElide if there are musttail calls adds e7dc083a410f [ARM] Don't handle low overhead branches in AnalyzeBranch adds fa9851ebfee4 [MLIR] NFC: simplify PresburgerSet::isEqual adds a5a6164f6de5 [AArch64] Add test to check the attributes for some intrinsics. adds ca7e27054c25 [SLP] add more FMF tests for fmax/fmin reductions; NFC adds b42ff9fb0382 [RISCV][NFC] Increase test coverage of Zbt extension adds 50ae6a3ac9bd [AArch64] Make target intrinsics DefaultAttrIntrinsics. adds 2f92386e721a [LLD][ELF][AArch64] Set _GLOBAL_OFFSET_TABLE_ at the start [...] adds 291ac7e622d5 [AArch64] Revert back to Intrinsic<> for TME instructions. adds a58aceffad61 [lldb][docs] Use 'any' as the default role in LLDB's sphin [...] adds 28ea50f524b5 [llvm] Populate std::vector at construction time (NFC) adds dc300beba7a8 [STLExtras] Add a default value to drop_begin adds 23b0ab2acb42 [llvm] Use the default value of drop_begin (NFC) adds 196cc96f9a64 [clang] Allow LifetimeExtendedTemporary to have no access [...] adds 2c51bef76cbf [RISCV] Add a test of vector sadd.overflow to demonstrate [...] adds 5d431c3d32c7 Revert "[RISCV] Add a test of vector sadd.overflow to demo [...] adds 79e798aca38b Recommit "[RISCV] Add a test of vector sadd.overflow to de [...] adds 01a13f127a8b [libc++] Rename check-cxx-deps to cxx-test-depends for con [...] adds 417f61374323 [NFC] Update some mlir python documentation. adds 2776be43f0c2 [libc++] improve feature test macro script adds d9b6e4d583c5 NFC: Document current MLIR Python ODS conventions. adds aa3a59e0c69e [OpenMP][NFC] Fix test adds 22b68440e164 [PredicateInfo] Add more and/or tests (NFC) adds 1c3145915364 [RISCV] Remove empty Sched instantiations from the end of [...] adds 5b77ac32b115 [SLP] match maxnum/minnum intrinsics as FP reduction ops adds 2cb4a96a99e8 [libc++] NFCI: Refactor allocator_traits adds d27bb5c375ca [x86] add cast to avoid compile-time warning; NFC adds fe301f474977 [LoopInfo] Fix a typo in compareLoops adds 395c737d9fce [SimplifyCFG] Update SimplifyBranchOnICmpChain to recogniz [...] adds 9d81073acb49 [OpenMP][Docs] Fix typos in FAQ (NFC) adds 14573d44ae09 Regenerate the feature test macro unit-tests. NFCI. adds 0441df94ad87 [InstCombine,InstSimplify] Optimize select followed by and/or/xor adds 2d89ebd5d17b Address unused variable warning adds a9b3303a8847 Revert "[NFC] [TargetRegisterInfo] add one use check to lo [...] adds c535a7fdadb4 [X86] Fix tile spill merge issue. adds bc713f6a0047 PR48763: Better handling for classes that inherit a defaul [...] adds 61f69153e8dd [PowerPC] Sign extend comparison operand for signed atomic [...] adds e147eccafa15 [X86][AMX] Clear AMX lit test case. adds e3065ce23847 DR2064: decltype(E) is only a dependent type if E is type- [...] adds fbb83f18b548 PR24076, PR33655, C++ CWG 1558: Consider the instantiation [...] adds 5a391d38ac6c Following up on PR48517, fix handling of template argument [...] adds 4b574008aef5 [c++20] P1907R1: Support for generalized non-type template [...] adds 24672ddea3c9 [ORC] Move OrcError.h to include/llvm/ExecutionEngine/Orc/Shared. adds bfbbb62b22f8 [libc][NFC] Use ASSERT_EQ instead of EXPECT_EQ in fenv/exc [...] adds 7dadcd02d6ce Fix a few GCC compiler warnings (NFC) adds ffb254978cf4 [libc][NFC][Obvious] Add a missing dep. adds 9a0900dc4c6b [NFC][AIX][XCOFF] Fix compile warning on strncpy adds 9cf511aa08ae [RISCV] Add intrinsics for vector AMO operations adds a11f8b1ad66d [libc++] [P0935] [C++20] Eradicating unnecessarily explici [...] adds d4bb3ef53276 [libc][NFC] Remove dead code adds e517dff50a4f [libc][NFC] remove dependency on non standard ssize_t adds b86e7ae66cb9 [clang][driver][NFC][obvious] Remove obsolete unistd.h include adds 418df4a6ab35 [WebAssembly] call_indirect issues table number relocs adds 831a143e50ca [WebAssembly] Change prefix on data segment flags to WASM_ [...] adds 39a2a233f884 [clang][cli] Parse Lang and CodeGen options separately adds 7e1d2224b42b [X86][AMX] Fix the typo. adds c3ce2627949e [NFC] Make remaining cost functions in LoopVectorize.cpp u [...] adds 170199f56262 [llvm][nvptx] add atomicity to counter in ISelLowering adds 95b63c7b1394 [ORC] Move LookupRequest from OrcShared to Orc. adds fb5b12e42ef2 [lit] Harmonize lit and llvm versionning adds a003f26539cf [llvm] Prevent infinite loop in InstCombine of select statements adds c81ea9429f8d [RISCV] Add scalable-vector integer extension patterns adds 9a7672ac4980 [lldb] Fix crash in "help memory read" adds 244ad228f343 [ARM][MachineOutliner] Add stack fixup feature adds 079e66466177 [lldb] Re-enable TestPlatformProcessConnect on macos adds e448ad787e16 [LLDB] Add support to resize SVE registers at run-time adds 4d3081331ad8 [LLDB] Test SVE dynamic resize with multiple threads adds 83daa49758a1 [LoopRotate] Add PrepareForLTO stage, avoid rotating with [...] adds 49dce85584e3 [AMDGPU] Simplify AMDGPUInstPrinter::printExpSrcN. NFC. adds 58bdfcfac048 Revert 5238e7b302 "[InstCombine] Replace one-use select op [...] adds 5626adcd6bba [X86][SSE] combineVectorSignBitsTruncation - fold trunc(sr [...] adds 11f4c58c153c [mlir] Add `complex.abs`, `complex.div` and `complex.mul` [...] adds 87dfd5e012e1 [flang][driver] Add support for `-I` in the new driver adds b7e516202eb6 [DebugInfo][dexter] Add dexter tests for merged values adds 172f1f8952c9 [AArch64][SVE]Add cost model for vector reduce for scalabl [...] adds 2c4f6be86c14 [SystemZ][z/OS] Fix No such file or directory expression error adds 9a60ad216d2f [mlir] Clarify docs around LLVM dialect-compatible types adds a6f9077b16da [clang] Check for nullptr when instantiating late attrs adds 443d6957ca71 [flang][driver] Add support for fixed form detection adds d77a57208770 [DebugInfo][dexter] Tweak dexter test for merged values adds a60bc55c6936 [OpenMP] libomp: cleanup parsing of OMP_ALLOCATOR env variable. adds 197d9a55f105 [flang][driver] Add standard macro predefinitions for comp [...] adds 1d37db6ef53d [llvm/Orc] Fix ExecutionEngine module build breakage adds ec877106a38b [ThinLTO] Also prune Thin-* files from the ThinLTO cache adds 93a873dfc9ee [mlir][Affine] Revisit and simplify composeAffineMapAndOperands. adds 6259fbd8b695 AArch64: add apple-a14 as a CPU adds 3a56a96664de [mlir][spirv] Define spv.GLSL.Fma and add lowerings adds 626681b09a3e [lldb] Fix two documentation typos adds 2988f940d861 [X86] Regenerate fmin/fmax reduction tests adds c42f5ca3d84c [Flang][OpenMP] Add semantic checks for OpenMP Workshare C [...] adds 3747b69b5312 [LoopRotate] Calls not lowered to calls should not block r [...] adds 077a84f91140 [libc++] Sync TEST_HAS_TIMESPEC_GET and _LIBCPP_HAS_TIMESP [...] adds 54e38440e74f [ARM] Expand add.sat/sub.sat cost checks. NFC adds 1a9b6e4a327f [WebAssembly][lld] Fix call-indirect.s test to validate adds 8bf7116d50bf [clangd] Index local classes, virtual and overriding methods. adds 480643a95cd1 [CMake] Remove dead code setting policies to NEW adds 909d6c86eae3 [PowerPC] Fix the check for the instruction using FRSP/XSR [...] adds 6bd0a4451ccd [flang][directive] Get rid of flangClassValue in TableGen adds f373b30923d7 [ARM] Add MVE add.sat costs adds 15fd6bae0e49 [RISCV] Extend RVV VType info with the type's AVL (NFC) adds 2d911f7c72f9 [OpenMP] Fix atomic entries for captured logical operation adds de2f9423995d [AMDGPU] Simplify test case for D94010 adds 27820496a71d [MLIR][SPIRV] Add `SignedOp` trait. adds 0808c7009a06 [AMDGPU] Fix test case for D94010 adds 051ec9f5f43a [ValueTracking] Strengthen impliesPoison reasoning adds cbdde495ba28 [clang-format] Apply Allman style to lambdas adds 71b6b010e6bc [mlir][python] Factor out standalone OpView._ods_build_def [...] adds cea3abc26f7c [flang][driver] Move isFixedFormSuffix and isFreeFormSuffi [...] adds 3cae8b33297b [lldb][docs] Add a doc page for enums and constants adds 6a563eef1321 [ARM] Expand vXi1 VSELECT's adds 2f8099509030 [lldb][docs] Update .htaccess to redirect from old SB API [...] adds 842314b5f078 [Polly] Update isl to isl-0.23-61-g24e8cd12. adds 88e7c3498c3a [SystemZ][z/OS] Fix Permission denied pattern matching adds 9c6a00fe99c4 [RISCV] Add ISel patterns for scalable mask exts & truncs adds cfc607301790 [GlobalISel] Combine (a[0]) | (a[1] << k1) | ...| (a[m] < [...] adds cbf52463599c Fix buildbot after cfc60730179042a93cb9cb338982e71d20707a24 adds 18cb7441b69a [AMDGPU] Simpler names for arch-specific ttmp registers. NFC. adds 17846ed5af4a [clangd] Use ASTSignals in Heuristics CC Ranking. adds 57443bfb4ab0 [Hexagon] Fix segment start to adjust for gaps between segments adds 987760b463c1 [www] Fix background color in table cell. adds 121cac01e8f8 [noalias.decl] Look through llvm.experimental.noalias.scope.decl adds 6f69f2ed61ae Consider ASan messages interesting for creduce adds e678656625a3 Add bounds checking assertions to APValue, NFC adds 68dba7eae1df [libc++] Unbreak the debug mode adds 933518fff82c [libc++] Make LIBCXX_ENABLE_FILESYSTEM fully consistent adds 82e537a9d28a [Clang][OpenMP] Fixed an issue that clang crashed when com [...] adds ce8b3937ddad [RISCV] Add DAG combine to turn (setcc X, 1, setne) -> (se [...] adds a23178690987 [wasm][LLD] Rename --lto-new-pass-manager to --no-lto-lega [...] adds bedbb58203cd [InstCombine] Add additional tests for select operand repl [...] adds 21443381c00d Reapply [InstCombine] Replace one-use select operand based [...] adds 7113de301a84 [ScalarizeMaskedMemIntrin] Add missing dependency adds 6ac9cb2a7c6c [libc++][P1679] add string contains adds a4b42c621b9e [llvm] Protect signpost map with a mutex adds d39adeaf440b [ELF] Improve R_PPC64_ADDR* relocation tests adds e12e0d66c03c [ELF] Error for out-of-range R_PPC64_ADDR16_HA, R_PPC64_AD [...] adds 5fcb412ed083 [ELF] Support R_PPC64_ADDR16_HIGH adds 24e8e21f19f4 [flang] Refine WhyNotModifiable() adds 5b7aef6eb4b2 Revert "[PDB] Defer relocating .debug$S until commit time [...] adds d8ffaa9f7234 [NFC] cleanup noalias2.ll test adds e463bd53c03f Revert "[SLP]Merge reorder and reuse shuffles." adds 27afc091e2c0 [NFC] Disallow unused prefixes under Other adds cabe1b112437 [polly][NewPM][test] Fix polly tests under -enable-new-pm adds b272698de790 [OPENMP]Do not use OMP_MAP_TARGET_PARAM for data movement [...] adds 7bd3702b6404 [libc] Extend the current fenv functions to aarch64. adds 5a684b70dc74 Ensure we don't strip the ConstantExpr carrying a non-type [...] adds da986511fb9d Revert "DR2064: decltype(E) is only a dependent type if E [...] adds b99147b4fa7b [lld][WebAssembly] Don't defined indirect function table i [...] adds 894d88a759c9 [mlir][python] Add facility for extending generated python ODS. adds ce24bb0eddab [ASTMatchers] NFC Rearrange declarations to allow more arg [...] adds be7352c00d51 [mlir][splitting std] move 2 more ops to `tensor` adds 347145538443 [lldb/test] Skip TestProcessAttach: test_attach_to_process [...] adds ecf696641e6c [ASTMatchers] Allow use of mapAnyOf in more contexts adds e75a4b6ea9e9 [RISCV] Remove NotHasStdExtZbb predicate from zext.h/sext. [...] adds 18e093faf726 [msabi] Mangle a template argument referring to array-to-p [...] adds 8d112a8eda9d Remove TypedMatcherOps from VariantValue adds 22eb1cf89f38 Remove unused functions. adds 0cd0eb6e0a81 Add API to retrieve a clade kind from ASTNodeKind adds 96ef4f307df2 Revert "[WebAssembly] call_indirect issues table number relocs" adds 1bf2b1665b43 Implement constant folding for DivFOp adds 21b1ad0340a7 [SampleFDO] Add the support to split the function profiles [...] adds 3729ee893948 Fix Wmissing-field-initializers warnings. adds 68a1f09107a4 [xray] Honor xray-never function-instrument attribute adds be59bac184e3 [gn build] (manually) port 933518fff82c adds 7f36df0fb19c [gn build] fix libcxx gn file with libcxx_abi_namespace set adds b62c7e047420 [mlir][python] Swap shape and element_type order for MemRefType. adds 233106269db6 [llvm-link] Improve link time for bitcode archives [NFC] adds daeea961a6d9 [llvm-profgen][NFC] Fix the incorrect computation of calls [...] adds 4479c0c2c0be Allow nonnull/align attribute to accept poison adds 4dae2247fd62 [RISCV] refactor VPatBinary (NFC) adds 2e74a2775665 [SimplifyCFG] Reapply update_test_checks.py (NFC) adds 885720248921 [llvm] Use llvm::find (NFC) adds 978c754076e3 [llvm] Use llvm::any_of (NFC) adds b023cdeacce3 [llvm] Use llvm::all_of (NFC) adds b5c542d64b98 [mlir][sparse] add narrower choices for pointers/indices adds 8031785f4a7e [ELF][test] Improve --wrap tests adds f96ff3c0f8eb [ELF] --wrap: Produce a dynamic symbol for undefined __wrap_ adds 8ca4b174d703 [RISCV] Implement vlseg intrinsics. adds e22295385c7f [X86] Add segment and address-size override prefixes adds 7fce3b240b6b [lldb][docs] Remove -webkit-hyphens in table cells so that [...] adds 3c69ff4b03ab [lldb][docs] Filter out 'thisown' attribute and inheritanc [...] adds 255a507716bc [NFC][InstructionCost] Use InstructionCost in lib/Transfor [...] adds b3c260d8fa07 [lldb][docs] Expand CSS fix for LLDB doc tables adds 2aeaaf841b58 [GlobalISel] Add missing operand update when copy is required adds 4ab704d62820 [AMDGPU][MC] Add tfe disassembler support MIMG opcodes adds e20d46628a31 [clang][cli] Port more options to new parsing system adds fc6677f0bbaf [Test Commit] This is a test commit for https://reviews.ll [...] adds 536a1b0ea211 [clangd] Allow CDBs to have background work to block on. adds de4ba7073bd7 [clangd] Move DirBasedCDB broadcasting onto its own thread. adds e6be5c7cd6d2 [clangd] Remove the recovery-ast options. adds 2ab5fd2c8567 [clangd] Retire some flags for uncontroversial, stable features. adds a6a72dfdf2e1 [AMDGPU][GlobalISel] Avoid selecting S_PACK with constants adds c1bc7981babc [Coroutine] Remain alignment information when merging fram [...] adds 29aaae281403 [PostRASched] Regenerate Whole Test with update_llc_test_c [...] adds cf50f4f76456 [mlir] Link mlir_runner_utils statically into cuda/rocm-ru [...] adds 43f34f58349a Added check if there are regions that do not implement the [...] adds eff6e75c3f7c [LLD][ELF] Correct test temporary file paths adds eee2e8813f81 [LV] Add test cases with multiple exits which require versioning. adds f07403eb1a5f [llvm-symbolizer][doc] Reorder --relativenames in options list adds a1d4649a5b17 [clangd] Fix division by zero when computing scores adds f344c028dea3 [AArch64] Add missing "pauth" feature to the .arch_extensi [...] adds cab20f610577 [AArch64] Add missing "flagm" feature to the .arch_extensi [...] adds cba1ca902589 Fix cuda-runner tests. adds 42830f8bdc8f [clangd] Extend find-refs to include overrides. adds 985b9b7e421a [PM] Avoid duplicates in the Used/Preserved/Required sets adds 5d718374a68f [SCEV] Add a test with wrong exit counts. (NFC) adds 21bfd068b32e [AArch64] Add support for the GNU ILP32 ABI adds c056f824340f [TableGen] Improve algorithm for inheriting class template [...] adds 19d02842ee56 [X86][AVX] Fold extract_subvector(VSRLI/VSHLI(x,32)) -> VS [...] adds 4f5f29d40974 Revert "[TableGen] Improve algorithm for inheriting class [...] adds 8ba442bc2136 Revert "Following up on PR48517, fix handling of template [...] adds cad4275d697c [DAGCombiner] Enable SimplifyDemandedBits vector support f [...] adds 8000c778532b Make it possible to store a ASTNodeKind in VariantValue adds 537d90db827d [libc++] Split re.alg tests into locale-dependent and inde [...] adds e069662deb1f [libomptarget][devicertl] Wrap source in declare target pragmas adds e377c8eeb4aa Implement dynamic mapAnyOf in terms of ASTNodeKinds adds 40cd262c4339 Loop peeling: check that latch is conditional branch adds 6c1bc0d24cea [docs] Fix overly specific link to uploading patches on Ph [...] adds 8590d245434d [SLP] move reduction createOp functions; NFC adds 1c54112a5762 [SLP] refactor more reduction functions; NFC adds c09be0d2a0f9 [SLP] reduce reduction code for checking vectorizable ops; NFC adds c540ce9900ff [AMDGPU] pin lit test divergent-unswitch.ll to the old pas [...] adds fd70f70d1e02 [OpenMP][NVPTX] Replaced CUDA builtin vars with LLVM intrinsics adds 7dd198852b4d [mlir][Affine] Add support for multi-store producer fusion adds b11b6ab3e094 [RISCV] Add way to mark CompressPats that should only be u [...] adds cad16e4a9267 Avoid unused variable warning in opt mode adds 4c1eaf26ae70 [mlir] fix the rocm runtime wrapper to account for cuda / [...] adds 7169d3a315f4 [lldb/Commands] Refactor ProcessLaunchCommandOptions to us [...] adds 719b563ecf68 [PowerPC][Power10] Exploit splat instruction xxsplti32dx i [...] adds cc4244d55f98 [MLIR][Standard] Add log1p operation to std adds 36e62b1ff7e7 [AArch64] Fix -Wunused-but-set-variable in GCC -DLLVM_ENAB [...] adds b8b5e87e6b81 [X86][AVX] Handle vperm2x128 shuffling of a subvector splat. adds 9d792fef5778 [RISCV] Remove unnecessary APInt copy. NFC adds 16d6e8527189 [BuildLibcalls] Mark some libcalls with inaccessiblememonl [...] adds 69e0bc77a5d7 [COFF] Use range for on relocations, NFC adds b270fd59f0a8 Revert "[clang] Change builtin object size when subobject [...] adds a51226057fc3 Revert "[DAGCombiner] Enable SimplifyDemandedBits vector s [...] adds e8aec763a57e [NPM][Inliner] Factor ImportedFunctionStats in the InlineAdvisor adds ff3b51b05493 [flang] Fix ASSOCIATE statement name resolution adds d97f776be5f8 Revert "[NPM][Inliner] Factor ImportedFunctionStats in the [...] adds b3e73dc5af6b [lld-macho][easy] Create group for LLD-specific CLI flags adds 697f4e429b90 [lld-macho] Run ObjCContractPass during LTO adds 560d7e04113b [NFC][AMDGPU] Split AMDGPUSubtarget.h to R600 and GCN subtargets adds f5d8eb085af9 [mlir][Linalg] NFC - getAssumedNonShapedOperands now retur [...] adds 11802eced5d6 [WebAssembly] Prototype new f64x2 conversions adds 8776e3f289c1 [EXTINT][OMP] Fix _ExtInt type checking in device code adds b564b12bc665 [flang][driver] Refactor one unit-test case to use fixtures (nfc) adds ca4ed1e7aeeb [PredicateInfo] Generalize processing of conditions adds ea616f9026dc [libomptarget][devicertl][nfc] Remove some cuda intrinsics [...] adds 9e708ac6b992 [COFF] Fix relocation offsets in pdb-file-statics test input adds 599fdfc5db8f Revert "[lldb] Re-enable TestPlatformProcessConnect on macos" adds fbc1dcb94655 [libomptarget][devicertl][nfc] Simplify target_atomic abstraction adds c075572646a9 [mlir][Linalg] NFC - Expose getSmallestBoundingIndex as an [...] adds 1a9bd5b81328 Reland "[PDB] Defer relocating .debug$S until commit time [...] adds e406de77c6f3 [PredicateInfo][SCCP][NewGVN] Add tests for logical and/or (NFC) adds 8fc9b6c2c560 [lldb/Commands] Align process launch --plugin with process [...] adds 1c6d1e57c15b [PredicateInfo] Handle logical and/or adds 866cb2603904 [mlir] Fix SubTensorInsertOp semantics adds b1e1bbae0e30 [mlir] Add ComplexDialect to SCF->GPU pass. adds 8dd58a509cc8 [mlir][Linalg] NFC - Fully compose map and operands when c [...] adds 0996b590aaaf [flang] Infrastructure improvements in utility routines adds a3d7cee7f9bd [CodeView] Emit function types in -gline-tables-only. adds 33a5d212c619 [OpenMP][NVPTX] Added forward declaration to pave the way [...] adds bebbe64075ab [flang] Fix creation of deferred shape arrays by POINTER s [...] adds 95ce32c7878d [NFC] Move ImportedFunctionsInliningStatistics to Analysis adds 36b05d2e9f55 [gn build] Port 95ce32c7878d adds a2223b09b10a [mlir:async] Fix data races in AsyncRuntime adds ccec2cf1d9d7 Reland "[NPM][Inliner] Factor ImportedFunctionStats in the [...] adds 7b5d7c7b0a24 [hip] Fix `<complex>` compilation on Windows with VS2019. adds 079967cdf9e4 [NFC][AMDGPU] Document target ID syntax for code object V2 to V3 adds 555a395f2ccd [mlir] NFC - Fix unused variable in non-debug mode adds 6afdf13ae4cc Makefile.rules: Avoid redundant .d generation (make restar [...] adds 045d84f4e6d7 D94954: Fixes Snapdragon Kryo CPU core detection adds 5959c28f2485 [mlir][sparse] add asserts on reading in tensor data adds 735a07f04785 Revert "[mlir][Affine] Add support for multi-store produce [...] adds 0f8386c4f6aa [RISCV] Add addu.w and slliu.w test that uses getelementpt [...] adds e996f1d4194b [RISCV] Add another isel pattern for slliu.w. adds bb3f169b59e1 [BuildLibcalls, Attrs] Support more variants of C++'s new, [...] adds 1df0dbfcb5c0 [libc][NFC] add "LlvmLibc" as a prefix to all test names adds 689de5841c1c [libc][NFC][obvious] fix the names of MPFR tests adds 87a89549c4b1 [NFC] Minor cleanup for ValueHandle code. adds 6ccf2d62b487 [mlir] Add an interface for Cast-Like operations adds c78219f644c7 [mlir] Add a new builtin `unrealized_conversion_cast` operation adds 8a7ff7301a6c [mlir] Make MLIRContext::getOrLoadDialect(StringRef, TypeI [...] adds 825c2b4a41c7 [mlir][OpFormatGen] Fix incorrect kind used for RegionsDirective adds 96296d9220ee [DAGCombiner] Precommit test case for D95086 adds 3809e5dac965 [Clang][OpenMP] Use `clang_cc1` test for `declare_target_d [...] adds 34e8fcf63f82 [lld-macho] Add dependency on ObjCARC to fix shared build adds bff389120fa2 Fix a bug with setting breakpoints on C++11 inline initial [...] adds f86db34defc3 [MSan] Move origins for overlapped memory transfer adds 98feb08e449f Use CXX_SOURCES and point to the right source file. adds f354b87df237 [dsymutil] Compare object modification times using second [...] adds 6cab3f88ee4d [RISCV] Use update_llc_test_checks.py to regenerate check [...] adds baf6c2987e57 [lldb] Upstream eCore_arm_arm64e enum value in ArchSpec adds 47228f785460 [RISCV] Implement vsseg intrinsics. adds e5e329023bb1 [RISCV] Implement vlsseg intrinsics. adds a8b96eadfd93 [RISCV] Implement vssseg intrinsics. adds d6bb96e67775 [X86] Add experimental option to separately tune alignment [...] adds 8f5da41c4d1f [llvm] Construct SmallVector with iterator ranges (NFC) adds e53472de6886 [Transforms] Use llvm::append_range (NFC) adds 6de4865545da [llvm] Use hasSingleElement (NFC) adds dd8ae42674b4 [IndirectFunctions] Skip propagating attributes to address [...] adds 51f4958057d6 [yaml2obj/obj2yaml] - Improve dumping/creating of ELF vers [...] adds 20013d02f335 [X86][AMX] Fix tile config register spill issue. adds dd5c98280473 [llvm-nm][ELF] - Make -D display symbol versions. adds 71635ea5ffd6 MCDwarf: Delete uneeded parameter adds fc58bfd02f8d [mlir] Remove complex ops from Standard dialect. adds bee486851c1a [LoopUnswitch] Implement first version of partial unswitching. adds facea4a2d4fa [clangd] Fix a missing override keyword, NFC. adds 64132f541edd Revert "[X86][AMX] Fix tile config register spill issue." adds 86021d98d3f8 [X86] Avoid a std::string copy by replacing auto with cons [...] adds bc9ab9a5cd6b [DAG] CombineToPreIndexedLoadStore - use const APInt& for [...] adds ff41ae8b3677 MC: AArch64: Add support for gotpage_lo15 adds 99b7b41edf4f [lldb][import-std-module] Do some basic file checks before [...] adds 060b51e0524a [lldb] Make TestBSDArchives a no-debug-info-test adds ed2853d2c82d Reland [lldb] Fix TestThreadStepOut.py after "Flush local [...] adds 935bacd3a724 [DAG] SimplifyDemandedBits - correctly adjust truncated sh [...] adds 0ca81b90d19d [X86][SSE] Add uitofp(trunc(and(lshr(x,c)))) vector test adds 294e2544c992 Add log1p lowering from standard to NVVM intrinsics adds 69bc0990a918 [DAGCombiner] Enable SimplifyDemandedBits vector support f [...] adds 4ef38f9c1255 Add log1p lowering from standard to ROCDL intrinsics adds 2b4716d6dff1 [MC] Use std::make_tuple to make some toolchains happy again adds 070af1b7887f [InstCombine] avoid crashing on attribute propagation adds 726de41e2bfb [clang][AST] Add get functions for CXXFoldExpr paren locations. adds 37510f69b4cb [lldb][NFC] Fix build with GCC<6 adds 20566a2ed825 AMDGPU: Add occupancy to serialized MachineFunctionInfo adds e4eaf9d82064 [OpenMP] Add support for mapping names in mapper API adds 0eeb15741bda [flang][driver] Make the driver report diagnostics from th [...] adds dfac521da1b9 [ARM] Fix vector saddsat costs. adds ba7dcd8542ab [AMDGPU] Implement mir parseCustomPseudoSourceValue adds 35c535a7df3c AArch64/GlobalISel: Factor out parametersInCSRMatch adds 48c54f0f6234 [OpenMP][NVPTX] Added forward declaration for atomic operations adds 2a0db8d70eeb AMDGPU: Use more accurate fast f64 fdiv adds 94375d1083cc AMDGPU: Remove v_rsq_f64 patterns adds c0b3c5a06451 [AMDGPU][GlobalISel] Run SIAddImgInit adds 4234292ecf49 [mlir][SPIRV] Rename OpSpecConstantOperation -> OpSpecConstantOp adds 615167c9f749 [mlir]][SPIRV] Define OrderedOp and UnorderedOp and add lo [...] adds 9dd5aea1e039 [RISCV] Make LMUL field in VTYPE continuous. adds aba24c1580cf [flang][driver] Move fixed/free from detection out of Fron [...] adds 266820be352d [RISCV] Add new V instructions in v1.0-08a0b46. adds f3b979b65e9f [libc++] Use ioctl when available to get random_device entropy. adds 4dbdff66fed1 Revert "[AMDGPU] Implement mir parseCustomPseudoSourceValue" adds 6b7645dd31e5 [OpenMP] Add time profiling support in libomp adds b8921af63b0d [RISCV] Update V instructions constraints to conform to v1.0 adds b3a5abcb3696 [NFC][Doc] Mention SystemZ supports StackMap generation adds a75840a09c65 [flang] Better C_LOC and C_ASSOCIATED in flang/module adds 127091bfd5ed [CUDA] Normalize handling of defauled dtor. adds 119a9ea13f9f [OpenMP] Fix failing test due to change in offloading flags adds f2fd41d7897e X86: Fix use-after-realloc in X86AsmParser::ParseIntelExpression adds 65fd034b95d6 [FunctionAttrs] Infer willreturn for functions without loops adds 8e0b17931530 [ELF] report section sizes when output file too large adds d77753381fe0 [SLP] simplify reduction matching adds 4ab0f51a7518 Recommit "[RISCV] Legalize select when Zbt extension available" adds d7ff0036463f ADT: Fix reference invalidation in SmallVector::emplace_ba [...] adds 8827e07aaf21 Remove deprecated methods from OpState. adds bfec9148a042 Scalar: Don't visit constants in findInnerReductionPhi in [...] adds 2f03528f5e7f [SLP] rename reduction variable to avoid shadowing; NFC adds 39db5753f993 [LV][ARM] Inloop reduction cost modelling adds 39239f9b5666 [lldb-vscode] improve modules request adds 866d480fe054 [libc++abi] Add an option to avoid demangling in terminate. adds bd3a387ee76f Revert [mlir] Link mlir_runner_utils statically into cuda/ [...] adds d75b3719828f [WebAssembly] Test that invalid symbol/relocation types ge [...] adds 1deee5cacbb7 Fix crash when emitting NullReturn guards for functions re [...] adds 922b26cde4d1 Add Python bindings for the builtin dialect adds d38be2ba0e4e [llvm-mca] Initial implementation of serialization using J [...] adds cfe9ccbddd98 [libc++abi] Simplify scan_eh_tab adds 0cd1e47327e6 [gn build] Port d38be2ba0e4e adds b0143352634b [libc] Distinguish compiler and run failures adds b7ab6726b6de [RISCV] New vector load/store in V extension v1.0 adds 04af1ca2e908 [llvm-mca] Forgot a couple of override specifiers. adds 6e360460f14b [RISCV] Use v8-v23 as argument registers to conform to the [...] adds 3738447c96c7 [flang] Address name resolution problems adds 020c00b5d3d4 [llvm-mca] Test case was missing a triple. adds 0cfadb37f4fe [flang] Allow NULL() actual argument for pointer dummy adds 1be2524b7d21 [libcxx] Check return value for asprintf() adds 2de5ea3b3ed9 [flang] Fix bogus error message with binding adds 8120cfedf55a [NFC] [TargetRegisterInfo] add another API to get srcreg t [...] adds 3b5430eb0dad [RISCV] Add a VL output to vleff intrinsics. adds c6e8f81410a2 [llvm-mca] Addressing build failures due to missing overri [...] adds 0a7a1ac73d09 [mlir] Support FuncOpSignatureConversion for more Function [...] adds 3d349ed7e110 [CodeGen][ObjC] Fix broken IR generated when there is a ni [...] adds b6c3a59c3f55 [AMDGPU] Test case demonstrating issues with generation of [...] adds 449f2f7140e1 [PowerPC] Duplicate inherited heuristic from base scheduler adds bd3ca6666d14 [Inlining] Delete redundant optnone/alwaysinline check adds bea661d9a52f [RISCV] Add intrinsics for RVV 1.0 vrgatherei16 adds 976cf53cc7a5 [RISCV] Add intrinsics for vector unordered indexed load i [...] adds 96677503315e [RISCV] Add intrinsics for RVV1.0 VFRSQRTE7 & VFRECE7 adds 3dedad475da4 [AArch64][GlobalISel] Make G_USUBO legal and select it. adds f8f1b20e6b30 [RISCV] Don't create LMUL=8 pseudo instructions for ternar [...] adds 5d354220d44f [RISCV] Correct DWARF number for vector registers. adds be611431cd1f [NewPM][opt] Run the "default" AA pipeline by default adds c5c4dbd27907 [CodeGen] Use llvm::append_range (NFC) adds cfa241680fd6 [llvm] Don't include StringSwitch.h where unnecessary (NFC) adds 551aaa24afe6 [llvm] Use isDigit (NFC) adds aee622fa200d [mlir] Enable passing crash reproducer stream factory method adds ba9b4ea4eeae Revert "[NewPM][opt] Run the "default" AA pipeline by default" adds a11bf9a7fbd3 [AMDGPU][Inliner] Remove amdgpu-inline and add a new TTI i [...] adds c042aff8860d [NFC] Disallow unused prefixes under llvm/test adds b0e89906f5b7 [ASTReader] Allow controlling separately whether validatio [...] adds f9b5f6937ebe [JITLink][ELF/x86-64] Range check 32-bit relocs. adds 6699029b67bf [NewPM][opt] Run the "default" AA pipeline by default adds f374138058b6 [test] Make incorrect-exit-count.ll work under NPM adds 16d4bbef30a9 [mlir][Linalg] Introduce linalg.pad_tensor op. adds 2cb130f76611 [mlir][StandardToSPIRV] Add support for lowering uitofp to SPIR-V adds 541d98efa222 [AArch64][GlobalISel] Implement widenScalar for signed overflow adds 5660dc5968ec [TargetLowering] Simplify some code in SimplifySetCC that [...] adds c971bcd2102b [AMDGPU] Test clean up (NFC) adds f20bb857adda Update filename to workers.py file in documentation adds 75f10c957477 NFC: Remove simple_ilist comment mentioning ilist/iplist a [...] adds c953a8334707 [TargetLowering] Use getBoolConstant instead of assuming z [...] adds ff5f42e41338 [clang][cli] Port visibility LangOptions to marshalling system adds 4edb63bbbe33 [RISCV] Fix intrinsic CodeGen test cases for vrgather adds ff8a1cae1814 [AMDGPU] Fix the inconsistency in soffset for MUBUF stack [...] adds 3e8d1e8b12ba [APSInt][NFC] Clean up doxygen comments adds 2e080eb00ad7 [SVE] Add support for scalable vectorization of loops with [...] adds 14eea6b0ecdd [LegacyPM] Update InversedLastUser on the fly. NFC. adds 3b1f17ca5498 [JITLink][ELF/x86-64] Add support for weak and hidden symbols. adds 83e7a96c0683 Fix build failure caused by 2e080eb00ad76654313e0e119bb7fa [...] adds 481659c55c4e [X86][SSE] Add v16i8 02_20_uu_uu_uu_uu_uu_uu_uu_uu_uu_uu_u [...] adds 636b87785c1d [X86][SSE] Add PR48823 HSUB test case adds 8214982b5042 [AMDGPU] Implement mir parseCustomPseudoSourceValue adds 509741382f6d [gn build] Port 8214982b5042 adds 176c7f22172e [IR] Optimize adding attribute to AttributeList (NFC) adds 476de8cea353 [ARM] Add new and regenerate SSAT tests. NFC adds 4cca22227939 [clangd] Add documentation for building and testing clangd adds 9ae73cdbc1e5 [ARM] Adjust isSaturatingConditional to return a new SDValue. NFC adds ffe72f987f48 [X86][SSE] Don't fold shuffle(binop(),binop()) -> binop(sh [...] adds 5dbe5d2c9120 [DAG] Commute shuffle(splat(A,u), shuffle(C,D)) -> shuffle [...] adds def99ad68bce [NFC] Add CMakeUserPresets.json filename to .gitignore adds d972d4c74904 Revert "[clang] Suppress "follow-up" diagnostics on recove [...] adds e16959c9b855 Don't delete default constructor of PathDiagnosticConsumerOptions adds a0e30914f8c8 [clang][Tooling] Get rid of a hack in SymbolOccurrences, NFCI adds a4914dc1f2b4 [SLP] do not traverse constant uses adds b1166e1317c5 [X86][AVX] combineX86ShufflesRecursively - attempt to cons [...] adds 7388c3468595 [clangd][SwapIndex] ensure that the old index is alive whi [...] adds 60cd75a098d4 [clangd] Inject context provider rather than config into C [...] adds 2a8cbdd83006 [LTO] Add support for existing Config::Freestanding option. adds b46545542b30 Avoid fragile type lookups in GDB pretty printer adds af0332498405 [ARM] Disable sign extended SSAT pattern recognition. adds 98a8344895a8 [clang][ASTImporter] Add support for importing CXXFoldExpr. adds 0895b836d74e [SimplifyCFG] FoldBranchToCommonDest(): don't deal with un [...] adds aabed3718ae2 [NFCI-ish][SimplifyCFG] FoldBranchToCommonDest(): really d [...] adds 256a0357524b [NFC][SimplifyCFG] FoldBranchToCommonDest(): unclutter Con [...] adds 7b89efb55e4e [NFC][SimplifyCFG] FoldBranchToCommonDest(): somewhat bett [...] adds b482560a5976 [NFC][SimplifyCFG] FoldBranchToCommonDest(): extract check [...] adds efeb8caf8bd1 [NFC][SimplifyCFG] FoldBranchToCommonDest(): extract the a [...] adds 4ed0d8f2f07d [NFC][InstCombine] Extract freelyInvertAllUsersOf() out of [...] adds 62604906b5b2 [NFC][InstCombine] Add tests for `(~x) &/| y` --> `~(x |/& [...] adds 79b0d21ce92f [InstCombine] Fold `(~x) & y` --> `~(x | (~y))` iff it is [...] adds d1a6f92fd545 [InstCombine] Fold `(~x) | y` --> `~(x & (~y))` iff it is [...] adds 85e7578c6db8 Revert "[NFCI-ish][SimplifyCFG] FoldBranchToCommonDest(): [...] adds 9b19ecb8f1ec [libomptarget][devicertl] Drop templated atomic functions adds 87b628dadde0 [coro.async] Make sure we process async coroutines adds c8b4337911f4 [LoopUnswitch] Add test cases with atomic loads & call adds 86991d323133 [LoopUnswitch] Fix logic to avoid unswitching with atomic loads. adds 02e174e8f77f [flang] Fix typo in error message adds 4846f6ab815c [X86][AVX] combineTargetShuffle - simplify the X86ISD::VPE [...] adds c33d36e0667e [X86][AVX] canonicalizeLaneShuffleWithRepeatedOps - handle [...] adds bd122f6d2178 [X86][AVX] canonicalizeLaneShuffleWithRepeatedOps - handle [...] adds 06f8a4969395 [SystemZ][z/OS] Fix No such file or directory expression error adds 622eaa4a4cea [HIP] Support __managed__ attribute adds 14056dfb4dc7 [MLIR] Add support for extracting an integer sample point [...] adds 1b535df1ccd5 [mlir][StandardOps] Fix typos in the td file. adds d24b94f070ff [ELF] --wrap: retain __wrap_foo if foo is defined in an ob [...] adds edbcc17b7a0b [OpenMP] libomp: properly initialize buckets in __kmp_deph [...] adds 03b6dc300531 [libc++] Fix broken build when merging libc++abi into libc [...] adds 7143b6301752 [llvm-mca] Adding local lit config file for X86 targets adds cc77a2c7685a [mlir] Add coro intrinsics operations to LLVM dialect adds dc057e87f6c1 [LLDB] Fix how ObjCBOOLSummaryProvider deals with BOOL adds 167fb9b4b435 [mlir][spirv] Fix script for availability autogen and refresh ops adds 59bf9a89d825 [flang] Remove some needless operations in expr rewriting adds e27197f36054 [mlir][spirv] Define spv.IsNan/spv.IsInf and add lowerings adds e679eea6d20d [InstCombine] add tests for abs(sext X); NFC adds 411c144e4c99 [InstCombine] narrow abs with sign-extended input adds 07f1e1f44c87 [flang] Correct shape analysis for transformational intrin [...] adds 520b5ecf8561 [SystemZ][z/OS] Fix No such file or directory expression e [...] adds f187d64c80ac [flang][nfc] Fix comments, remove needless API, tweak script adds 8aa3ee241d52 [CSSPGO] LTO option for pseudo probe adds bce318f58da3 [mlir][Linalg] NFC: Refactor LinalgDependenceGraphElem to [...] adds 3317b38ef86e [NFC][libc++] Update the implementation status. adds 01defcc8d74e [mlir][Linalg] Extend tile+fuse to work on Linalg operatio [...] adds 73de3df1d285 Add more explicit assert for failures adds faa440786ccf [libc++] Bring back mach_absolute_time implementation of s [...] adds 45b259f99509 [SimplifyLibCalls] Skip unused calls in sincos transform adds 975086b10a6f Remove obsolete TODOs adds 29d420e0bf02 [mlir][OpFormatGen] Add support for anchoring optional gro [...] adds 72f863fd37c3 [CodeGen] Use getCharWidth() more consistently in CGRecord [...] adds ea2cfda386f1 [CGExpr] Use getCharWidth() more consistently in CCGExprCo [...] adds b973e2e2f27e [libc++] Introduce __bits adds 42d682a217b6 [NewPM][AMDGPU] Skip adding CGSCCOptimizerLate callbacks at O0 adds 9d2796210f71 [Tests] Add willreturn to libcalls in some tests adds 6aced6bf396b [RISCV] Rename pcnt->cpop to match 0.93 bitmanip spec. adds b2f859500f19 [RISCV] Remove addiwu, addwu, subwu, subuw, clmulw, clmulr [...] adds d985c7321f0b [RISCV] Swap encodings of max and minu to match 0.93 bitma [...] adds b825278364d9 [RISCV] Rename mnemonics slliu.w->slli.uw and addu.w->add. [...] adds 4e6ad11bc6f2 [RISCV] Add Zba feature and move add.uw and slli.uw to it. adds 83a93ae63b1c [RISCV] Add SH*ADD(.UW) instructions to Zba extension base [...] adds 1355458ef665 [RISCV] Move Shift Ones instructions from Zbb to Zbp to ma [...] adds efbcd66861db [RISCV] Rename Zbs instructions to start with just 'b' ins [...] adds 9d499e037e6b [RISCV] Modify add.uw patterns to put the masked operand i [...] adds 5ae92f1e11ab [RISCV] Change zext.w to be an alias of add.uw rd, rs1, x0 [...] adds 83c92fdeda6b [RISCV] Move pack instructions to Zbp extension only. adds 3c94cee63b40 [RISCV] Add zext.h instruction to Zbb. adds 4d5aa760a7d7 [RISCV] Add support for rev8 and orc.b to Zbb. adds f25f7e8ecd91 [RISCV] Add xperm.* instructions to Zbp extension. adds 20f2e32d2c54 [RISCV] Update B extension version to 0.93. adds 430d43e010bd [mlir][Linalg] Disable fusion of tensor_reshape op by expa [...] adds fdab28edef35 [InstSimplify] Add willreturn to more libcall tests (NFC) adds 99a0aa07e9f4 [Analysis] Support AIX vec_malloc routines adds 095e245e1645 [RISCV] Add isel patterns for SH*ADD(.UW) adds d6c763e0985f [Inline] Precommit tests for dead calls and willreturn. adds 083088d136ba [gn build] Port 622eaa4a4cea adds 041f3ee664c9 [lld-macho] Ignore -lto_library adds 607e5a5000bd [RISCV] Add B extension tests to make sure RV64 only instr [...] adds 2bb92bf451d7 [GlobalISel] LegalizerHelper - Extract widenScalarAddoSubo method adds 0be9ca7c0f9a [VFS] Fix inconsistencies between relative paths and fallthrough. adds 9bd8bcf993f6 [NFC][SimplifyCFG] PerformBranchToCommonDestFolding(): fix [...] adds e8387500059e [NFC][SimplifyCFG] fold-branch-to-common-dest.ll: reduce c [...] adds eae1cc0de5b9 [NFC][SimplifyCFG] PerformBranchToCommonDestFolding(): mov [...] adds 17422038442c [SimplifyCFG] FoldBranchToCommonDest(): re-lift restrictio [...] adds 554b3211fefd Revert "[GlobalISel] LegalizerHelper - Extract widenScalar [...] adds e3a7532cc95e Revert "[AArch64][GlobalISel] Implement widenScalar for si [...] adds 19ec559c665e Revert "[AArch64][GlobalISel] Make G_USUBO legal and select it." adds 0cc38acfc4e1 [Matrix] Propagate shape information through fneg adds 6e8ef3b76ab6 [mlir][Linalg] Make Fill operation work on tensors. adds d65e8ee507f8 [RISCV] Add more cmov isel patterns to handle seteq/ne wit [...] adds 6ef95056b9dc [RGT][ADT] Remove test assertion that will not be executed adds 3a50ed84f482 [lldb] FixFileSystem::GetExternalPath for VFS API change adds 6ea7ecbb72aa [RGT] Don't use EXPECT* macros in a subprocess that exits [...] adds 25fefa5a098e [RGT][TextAPI] Remove a zero-trip loop and the assertions [...] adds d18c3c7b18e9 [CodeComplete] Add ranged for loops code pattern. adds e92be7cd9f03 PR47682: Merge the DeclContext of a merged FunctionDecl be [...] adds 607bec0bb9f7 Change materializeFrameBaseRegister() to return register adds ca904b81e648 [AMDGPU] Fix FP materialization/resolve with flat scratch adds ad25bdcb8e4e Change static buffer to be BSS instead of DATA in HandlePa [...] adds 47e95e87a3e4 [libomptarget] Build cuda plugin without cuda installed locally adds ba5628f2c2a9 ADT: Use 'using' to inherit assign and append in SmallString adds ef51eed37b7e [LoopDeletion] Handle inner loops w/untaken backedges adds 97e33feb08aa [RISCV] Implement vloxseg/vluxseg intrinsics. adds a41cb92eb81b [RISCV] Add RV32 test cases for vluxseg. adds b23fe6ff6ff7 [RISCV] Add RV64 test cases for vluxseg. adds 9e5beadf1805 [RISCV] Add RV32 test cases for vloxseg. adds c28bbd97a15d [RISCV] Add RV64 test cases for vloxseg. adds 66a49aef690c [RISCV] Implement vsoxseg/vsuxseg intrinsics. adds a28755003782 [RISCV] Add RV32 test cases for vsuxseg. adds 438e118c29a0 [RISCV] Add RV64 test cases for vsuxseg. adds 408ed11c85d9 [RISCV] Add RV32 test cases for vsoxseg. adds dc94cecac036 [RISCV] Add RV64 test cases for vsoxseg. adds 480cbed31e74 [OpenMP] Remove unnecessary pointer checks in a few locations adds 867bdfeff178 [InstCombine] remove incompatible attribute when simplifyi [...] adds bd64ad3fe175 Recommit "[AArch64][GlobalISel] Make G_USUBO legal and sel [...] adds eda973bbc7ae [ELF][test] Add a test about --exclude-libs applying to ve [...] adds 6fe193bf2715 [test] Add -mtriple adds dd922bc2a621 [LSan] Introduce a callback mechanism to allow adding data [...] adds 147c0c263d88 [TargetLowering] Use isOneConstant to simplify some code. NFC adds 6c4356453036 [Coroutine] Improve coro-elide-musttail.ll test adds 018984ae6833 [PowerPC] Fix va_arg in C++, Objective-C on 32-bit ELF targets adds a3254904b28c [Analysis] Use llvm::append_range (NFC) adds 5f843b2dd2ee [llvm] Use isAlpha/isAlnum (NFC) adds 49231c1f8080 [llvm] Use static_assert instead of assert (NFC) adds 596d534ac352 [ASan] Stop blocking child thread progress from parent thr [...] adds 267a57a64572 [llvm-link] Fix for an assertion when linking global with [...] adds d4ce06234006 [RISCV][PrologEpilogInserter] "Float" emergency spill slot [...] adds 344afa853fcf [Support] TrigramIndex::insert - pass std::String argument [...] adds 2b9a834c43cb [InlineFunction] Use llvm.experimental.noalias.scope.decl [...] adds 08dbcc14e254 [LTO] Store target attributes as vector of strings (NFC). adds a49a3a3ed568 [LSR] Add test for PR46943 (NFC) adds 2325157c0568 [Clang] Move assembler into a separate file adds dbf87da739ba [gn build] Port 2325157c0568 adds 022da61f6b30 [SimplifyCFG] Change 'LoopHeaders' to be ArrayRef<WeakVH>, [...] adds 0057cc5a215e Revert "[Clang] Move assembler into a separate file" adds d5c4de40c679 [gn build] Port 0057cc5a215e adds 5997e8987f68 [lldb/Lua] add initial Lua typemaps adds 2bbc762b8ff8 [lldb/Lua] add 'Lua' before naming versions adds 25531a1d9657 [AVR] Optimize 8-bit logic left/right shifts adds 292077072ec1 [Local] Treat calls that may not return as being alive. adds 39e1e53a7c16 [SLP] add reduction test with mixed fast-math-flags; NFC adds a6f02212764a [SLP] fix fast-math-flag propagation on FP reductions adds 1eb8c5cd35ed [AVR] Optimize 16-bit comparison with constant adds 757b93bb7b38 [ASan] Fix broken Windows build due to 596d534ac3524052df2 [...] adds a8e06361ddba [libc++] Implements concept destructible adds d60b74c28a07 [InstCombine] Set MadeIRChange in replaceInstUsesWith. adds 2f1ffa94d74d [llvm] Forward-declare ICFLoopSafetyInfo (NFC) adds cc7a23828657 [Target] Use llvm::append_range (NFC) adds 1238378f1850 [llvm] Use pop_back_val (NFC) adds a5b895110f02 [Polly] Gist new access relations using the SCoP context. adds de0457a013a9 [Polly] Clean up hasFeasibleRuntimeContext. adds 02e8a5ad3c72 [Polly] Allow param sets for dumpPw(). adds 3b9677e1eced [Polly] Track defined behavior for PHI predecessor computation. adds 166d40f2ed3d [FuzzMutate] Add mutator to modify instruction flags. adds 99d5fad7a5ca [libc++] Remove invalid C++20 code from a test. adds e4847a7fcf77 Revert "[Target] Use llvm::append_range (NFC)" adds 5ad038aafa3a [Clang][OpenMP][NVPTX] Replace `libomptarget-nvptx-path` w [...] adds 5c62d661312a [SimplifyCFG] Regenerate test checks (NFC) adds cd3d80eaceba [PhaseOrdering] Add tests for PR44461 and PR48844 (NFC) adds 78b0630b72a9 [libomptarget][cuda] Call v2 functions explicitly adds a22ba5afc8d9 [test] Pin dead-calls-willreturn.ll to legacy PM adds c37dd3b6d553 [NewPM][opt] Make -enable-new-pm default to LLVM_ENABLE_NE [...] adds c83cff45c7a5 [IR] Add NoAliasScopeDeclInst (NFC) adds a4e6c2e647b0 [NFC][SimplifyCFG] Extract PerformValueComparisonIntoPrede [...] adds 67f9c87a651a [NFC][SimplifyCFG] Perform early-continue in FoldValueComp [...] adds 6f2753273ee6 [NFC][SimplifyCFG] Extract CloneInstructionsIntoPredecesso [...] adds 52586c46b088 [mlir][CAPI] Add result type inference to the CAPI. adds dc70c56be592 [libomptarget][amdgpu][nfc] Update comments adds d2927f786e87 [RISCV] Add isel patterns to remove (and X, 31) from sllw/ [...] adds 5a73daf90787 [RISCV] Add test cases for SRO/SLO with shift amounts mask [...] adds 998057ec06ae [RISCV] Add isel patterns to remove masks on SLO/SRO shift [...] adds 92bb81aac1f1 [SystemZ][ZOS] Provide PATH_MAX macro for libcxx adds c7d5d8fa33a0 [RISCV] Group some Zbs isel patterns together and remove a [...] adds b7dee667b64f [OpenMPIRBuilder] Implement tileLoops. adds b890fafe672c [OpenMPIRBuilder] Silence compiler warning. NFC. adds 2a4acf3ea8db [AVR] Optimize 8-bit int shift adds 45ad6fac6ad0 [JITLink] Use edge kind names for fixups in EHFrameEdgeFixer. adds c50457f3e420 [RISCV] Make the code in MatchSLLIUW ignore the lower bits [...] adds 5d12b976b004 [ValueTracking] Don't assume readonly function will return adds c3074d48d38c [libomptarget][nvptx] Replace cuda atomic primitives with [...] adds b3d7e761e347 [examples] Fix "Target does not support MC emission!" in H [...] adds 774629641bf3 [LoopUnroll] Use llvm.experimental.noalias.scope.decl for [...] adds 659c7bcde62e [LoopRotate] Use llvm.experimental.noalias.scope.decl for [...] adds dcc7706fcf24 [InstCombine] Remove unused llvm.experimental.noalias.scope.decl adds 06ab7953e982 [AArch64] Saturating add cost tests. NFC adds 1bc8daba4fa3 Fix x86 exegesis tests after c042aff8860df3cad2b274bf0a495 [...] adds 77adbe6a8c71 [SLP] fix fast-math requirements for fmin/fmax reductions adds f959d8195da9 [LTO] Move DisableVerify setting to LTOCodeGenerator class (NFC). adds 4cc94b731345 [CostModel] Tests for showing the cost of intrinsics from [...] adds 8b9df70bf7e7 [Utils] Use NoAliasScopeDeclInst in a few more places (NFC) adds cfd978d5d3c8 [OpenMP] Fixed test environment of `check-libomptarget-nvptx` adds e5e448aafa76 [libomptarget][cuda] Fix build, change missed from D95274 adds 116177afcce8 [RISCV] Use SRLIWPat in the PACKUW pattern. adds d44ca0cf2f64 [CodeGen] Forward-declare TargetMachine (NFC) adds 054444177b1e [Target] Use llvm::append_range (NFC) adds 16baad8f4e02 [llvm] Use pop_back_val (NFC) adds 50830e50031b [lldb] Add -Wl,-rpath to make tests run with fresh built libc++ adds 2afaf072f5c1 Implement vAttachOrWait adds f3f3c9c2549a [RISCV] Fix name of Zba extension (NFC) adds e841bd5f3358 [ARM] Extra MVE unaligned VLDn tests. NFC adds 60ebf6408e96 [RISCV] Add test cases for missed opportunities to use fcv [...] adds f22aa8f87931 [RISCV] Add test cases for missed opportunities to use *W [...] adds 12d0753aca22 [RISCV] Use bitsLE instead of strict == MVT::i32 in assert [...] adds afd483e57d16 [RISCV] Add support for Zvamo/Zvlsseg to driver adds a80ebd01798c [AMDGPU] Fix llvm.amdgcn.init.exec and frame materialization adds f4537935dcdb Suppress non-conforming GNU paste extension in all standar [...] adds 0ed4cf4bf3b6 [PowerPC] support register pressure reduction in machine c [...] adds b3fcc72eb07c Fix sign-comparison warnings in unit test EXPECTs adds 78d41a1295d9 lldb: Add support for printing variables with DW_AT_ranges [...] adds fd226c9b028d [mlir][Python] Roll up of python API fixes. adds 89a5147e5a0c [clang][AVR] Improve avr-ld command line options adds ffc3e800c65e [NFC] [DAGCombine] Correct the result for sqrt even the it [...] adds 6884fbc2c4fb [JITLink] Enable exception handling for ELF. adds 8fbc1437c605 [AArch64] Merge [US]MULL with half adds and subs into [US]ML[AS]L adds 46ec0254a97d [clang][cli] NFC: Move prefix to the front of BoolOption adds 209f46188913 [clang][cli] NFC: Pass CC1Option explicitly to BoolOption adds 01d9f13c3a59 Revert "[clang][AVR] Improve avr-ld command line options" adds f00a20e51c1d [clang-format] Add the possibility to align assignments sp [...] adds 7b9d88ab389e Revert "[clang-format] Add the possibility to align assign [...] adds 256314711f3f [clang-format] Add the possibility to align assignments sp [...] adds c6bd6607bf8a Fix a build-bot failure. adds d5bbaaaf9571 [XRay] Make __xray_customevent support non-Linux adds d745b82de1d2 [XRay] Support DW_TAG_call_site and delete unneeded PATCHA [...] adds 5e7a93a954e6 [libc++] Set CMAKE_FOLDER. NFC. adds 666815d61bc2 [RISCV] Implement new architecture extension macros adds a7c1239f3749 [RISCV] Add attribute support for all supported extensions adds 815dd4b29208 [AArch64] Add Cortex CPU subtarget features for instructio [...] adds 3747eb9c85b3 [mlir][Linalg] Add a padding option to Linalg tiling adds 7e5d41a68255 [clang] NFC: Remove else if after return adds b37a349ff244 [lld][ELF][test] Add testing for IE/LD TLS weak undef references adds 33a63a36d3cb [clang-format] [docs] Fix RST indentation. adds 9c89dcf80736 [yaml2obj, obj2yaml] - Implement section header table as a [...] adds c8d2ae52c15b [clang] NFC: Remove else-after-return pattern from some files adds 19245b781576 [ObjectYAML] - An attempt to fix BB after commit of D95140. adds 6367306a1be3 [mlir] Perfectly forward ImplicitLocOpBuilder ctors to OpBuilder adds da489946a9d8 [llvm-dwp] Automatically set the target triple adds fde24661718c [SelectionDAG] Support scalable-vector splats in more cases adds 8fdd5784f0d3 [OpenCL][Docs] Describe tablegen BIFs declarations. adds d196f9e2fca3 [InstructionCost] Prevent InstructionCost being created wi [...] adds 9641bd0f87dd [TableGen] RuleMatcher::defineComplexSubOperand avoid std: [...] adds f461e35cbafe [X86][AVX] combineX86ShuffleChain - avoid bitcasts around [...] adds 8e3adda820e8 [flang][driver] Remove newline in CompilerInvocation adds 14947cd04701 [clang] Fix signedness in vector bitcast evaluation adds 1b780cf32e3e [X86][AVX] LowerTRUNCATE - avoid bitcasts around extract_s [...] adds 171d12489f20 [SLPVectorizer] NFC: Migrate getVectorCallCosts to use Ins [...] adds 1c8f199f4499 [flang][driver] Update PP tests to use the new driver adds dbf9bedf4079 [mlir][Linalg] Add a hoistPaddingOnTensors transformation adds b16fb1ffc3ce Revert "[clang] Fix signedness in vector bitcast evaluation" adds 07b60d006068 [InstCombine] add tests for min/max intrinsics with extend [...] adds 09a136bcc694 [InstCombine] narrow min/max intrinsics with extended inputs adds d6d36baa33e7 Add a --use-color option to clang-query to allow forcing t [...] adds 84851a274e2b Revert "[SystemZ][z/OS] Fix No such file or directory expr [...] adds 978444d531dd Revert "[SystemZ][z/OS] Fix No such file or directory expr [...] adds 821a51a9cacf [X86][AVX] combineX86ShuffleChainWithExtract - widen to at [...] adds 68eee55ce6a4 [mlir][Linalg] Address missed review item adds d462aa5a619a [clang] Fix a nullptr dereference bug on invalid code adds 52e25523a98f [mlir][Linalg] Fix incorrect erase order adds 7163aa999060 [NFC] Fix title comment typo and provide description for L [...] adds 05d5125d8a9f [mlir] Generalize OpFoldResult usage in ops with offsets, [...] adds 3201274dea63 [VPlan] Handle scalarized values in VPTransformState. adds 3546b372219d [Doc][NFC] Fix Kaleidoscope links, typos and add blog post [...] adds 00054382b95a [clangd] Fix a crash when indexing invalid ObjC method dec [...] adds 7e506b30a1e1 [clangd] Allow diagnostics to be suppressed with configuration adds 6e530a3dac0c [Verifier] enable and limit llvm.experimental.noalias.scop [...] adds 13f2aee7831c [X86][AVX] Generalize vperm2f128/vperm2i128 patterns to su [...] adds 3b5d36ece21f [Verifier] disable llvm.experimental.noalias.scope.decl do [...] adds b45020cf63f6 [LLDB] Remove leftovers and typos from RegisterInfos_arm64_sve.h adds 2fd4d923a826 [LLDB] Define AUXV_AT_HWCAP2 in AuxVector.h adds e9a3fac76cf1 [LLDB] Skip TestPlatformProcessConnect on arm/aarch64 buildbot adds f80782590c6c Revert "[JITLink] Enable exception handling for ELF." adds 558b3bbb5b67 [AMDGPU][MC] Improved errors handling for SDWA operands adds 95f0d1edafe3 [libomptarget] Compile with older cuda, revert D95274 adds 51faba35fd81 [libc++] Implement P0655R1 visit<R>: Explicit Return Type [...] adds 17c3538aef65 Revert "Fix unused variable in CoroFrame.cpp when building [...] adds e123cd674c02 [OpenCL] Refactor of targets OpenCL option settings adds e9cc5fef6463 [scudo][standalone] Enable death tests on Fuchsia adds 193cda105d91 [libc++][doc] Update the release notes. adds 4eb4f8963f1e [RISCV] Use sign extend for i32 arguments and returns in m [...] adds 93eef7d8e978 [OpenMP][NFC] Fix SourceInfo.h variable names adds 9390b85ac6ae [ARM] Use half directly for args/return types in test. NFC adds 3395a336b025 [clang-format] add case aware include sorting adds 3fbd3eaf28c1 [libc++] Implement [P0769] "Add shift to algorithm" (shift [...] adds c4355670b4bb [Sema] Fix an assertion failure in -Wcompletion-handler adds f851db3dae5c [libc++] [P0879] constexpr std::reverse, partition, *_perm [...] adds c3324450b204 [clang] Add -fprofile-prefix-map adds 1e739552ee96 [mlir] Use more C99 comments in C API header files adds 1150bfa6bb09 [PowerPC] Add missing negate for VPERMXOR on little endian [...] adds 299b0e5ee9ee [lld] Consistent help text for `--save-temps` adds c9cd9a006632 [SampleFDO] Report error when reading a bad/incompatible p [...] adds c8fc5c0385db [mlir][Affine] Add support for multi-store producer fusion adds 988a5334ed40 [Win64] Ensure all stack frames are 8 byte aligned adds 9d5095875754 [libc++] Fix build after 51faba35fd81fbd3af407a29c136895a718ccd96 adds 239cfbccb050 [RISCV] Custom type legalize i8/i16 UDIV/UREM/SDIV on RV64 [...] adds f05b492aae4d [clangd][NFC] Simplify handing on methods with no params adds 27cc4a8138d8 [OpenMP][NVPTX] Rewrite CUDA intrinsics with NVVM intrinsics adds f5c7c031e249 [mlir] Add C API for IntegerSet adds d36812892c16 [GVN] do not repeat PRE on failure to split critical edge adds 4bb6244871c6 [ThreadPlan] fix exec on Linux adds 76afbf60ed7f [VPlan] Replace uses with new value in VPInstructionsToVPR [...] adds 9946b169c379 [lit] Use os.cpu_count() to cleanup TODO adds 9d9ceb37453f Revert "[clangd][NFC] Simplify handing on methods with no params" adds 53176c168061 [ObjC][ARC] Annotate calls with attributes instead of emit [...] adds 6cb288797122 [clang-format] [NFC] Use some constexpr StringRef adds 7c8b9c102f38 [clang-format] [NFC] Restructure getLineCommentIndentPrefix adds 9aa38a061511 [clang-format] [NFC] Remove unsued arguments adds 60bf5826cfd3 [clang-format] PR16518 Add flag to suppress empty line ins [...] adds f02eca0f3fef [clang-format] [NFC] Rerun dump_format_style.py adds a206d991f96b libcxx: Try to fix build after D92044 adds 12b34ffc35f6 [gn build] Port e123cd674c02 adds 71af5a19cbae Reland"[clangd][NFC] Simplify handing on methods with no params" adds 0f0462cacf34 [vscode] Improve runInTerminal and support linux adds f05dc40c31d1 Fix SBDebugger::CreateTargetWithFileAndArch to accept LLDB [...] adds 2cdb34efdac5 Revert "[IndirectFunctions] Skip propagating attributes to [...] adds 12049d888595 Fix 0f0462cacf34aa88ae71a13c4199c1b1e70f3ee6 adds db1a7089eaf0 Revert "[lit] Use os.cpu_count() to cleanup TODO" adds f50b8ee71fae [YAML I/O] Fix bug in emission of empty sequence adds d987b61b1dce [flang] Search for #include "file" in right directory adds 03f1c9fa85d4 [flang] Fix errors in ISO_FORTRAN_ENV module for REAL128 adds 925ae8c790c7 Revert "[ObjC][ARC] Annotate calls with attributes instead [...] adds aa8f3677f799 Recommit "[AArch64][GlobalISel] Implement widenScalar for [...] adds 3680cb99a770 [clangd] ignore parallelism level for quick tasks adds 9c53b8e52e05 [mlir:Async] Add intermediate async.coro and async.runtime [...] adds 1ac36b34db81 Fix 0f0462cacf34aa88ae71a13c4199c1b1e70f3ee6 adds 15141cd115e0 [RISCV] Add RVV insertelt/extractelt scalable-vector patterns adds 835104a1141a [LSR] Drop potentially invalid nowrap flags when switching [...] adds 118c33ef47ac [clangd] Allow configuration database to be specified in config. adds 1fba21778f84 Follow on to: f05dc40c31d1883b46b8bb60547087db2f4c03e3 adds b43c26d036dc Restore GNU , ## __VA_ARGS__ behavior in MSVC mode adds 50337fb933e0 Fix runInTerminal errors on ARM adds 68466861283f Fix -Wmissing-override in lldb adds 080952a9447a Support: Remove duplicated code in {File,clang::ModulesDep [...] adds c0e94e997473 [clang][Fuchsia] Add relative-vtables + asan multilibs adds 3333244d77c4 [OpenMP][deviceRTLs] Remove omp_is_initial_device adds ce7f9cdb50a9 [InlineAdvisor] Allow replay of inline decisions for the C [...] adds 532e4203c5be [lldb/Lua] add support for Lua function breakpoint adds eace81c48f71 [AMDGPU] Added -mcpu=tahiti to 3 tests. NFC. adds 91b61abafb5a [NFC] Disallow unused prefixes in clang/test/Analysis adds 3dd5ea9dd8d9 [lld-macho] Link against ObjCARCOpts instead of ObjCARC adds 5b648df1a842 AMDGPU: Reduce the number of expensive calls in SIFormMemo [...] adds 15f66cf74969 [RISCV] Add isel patterns to optimize slli.uw patterns wit [...] adds c9466ede7e87 Revert "Revert "[GlobalISel] LegalizerHelper - Extract wid [...] adds 70e251497c4e DebugInfo: Generalize the .debug_addr minimization flag to [...] adds f9b6fd269b6f [libc++] Support immovable return types in std::function. adds ea87cf2acd82 [TargetLowering][RISCV] Don't transform (seteq/ne (sext_in [...] adds 8b6aedc4c99a ExpressionParser: Migrate to FileEntryRef in ParseInternal, NFC adds d37b5393e891 [mlir:Async] Use LLVM coro operations in async.coro lowering adds cda4d3d37f14 [JITLink] Re-apply 6884fbc2c4f (ELF eh support) with fix f [...] adds 46b1645e6c4f SourceManager: Unify FileEntry/FileEntryRef versions of cr [...] adds 8d67b9e2461d SourceManager: Migrate to FileEntryRef in getOrCreateConte [...] adds 350395d82fdd [x86] Fix trivial typo in emmintrin.h adds 6f1d4fb8fc52 [lit] Update lit.py shebang for Python3 adds 03bce0bf4e37 [GlobalISel][Localizer] Don't localize phi operands which [...] adds f4d02fbe418d Frontend: Take VFS and MainFileBuffer by reference in Prec [...] adds 4b6d7fdd2079 [libcxx] random_device, for OpenBSD specify optimal entrop [...] adds 8b1171488575 Revert "Fix SBDebugger::CreateTargetWithFileAndArch to acc [...] adds 13cedcaf4538 [llvm-link] Fix crash when materializing appending global adds 231a82a150b3 [X86] Correct some cross references in avxintrin.h. adds fafd45c01f3a [libomptarget][cuda] Gracefully handle missing cuda library adds 8018f731f028 [PowerPC] Do not emit HW loop with half precision operations adds 236b0d040786 [JITLink] Disable ELF_ehframe_basic.s test on Windows. adds 2ba1f9c4e0e1 [Test][AArch64] Move overflow add/sub tests to their own f [...] adds fdbfda2178a7 [Test][AArch64] Add s32 legalizer test for UADDE/USUBE adds 357eea6e8bf7 Revert "[libomptarget][cuda] Gracefully handle missing cud [...] adds 9d64275ae08f [OpenMP] Added the support for hidden helper task in RTL adds 5d3f3d3a0598 [TableGen] Use llvm::append_range (NFC) adds 772134e3ec49 [StackSafety] Use ListSeparator (NFC) adds c85b6bf33c47 [AMDGPU] Forward-declare MachineIRBuilder (NFC) adds b69932b550ac [RISCV] Implement vlsegff intrinsics. adds f19849a07b67 [RISCV] Update V extension to v1.0-draft 08a0b464. adds bd756286d2e7 [OpenMP][FIX] Enforce a function boundary for a new data e [...] adds 8c7fdc4c61bf [OpenMP] Add source location information to the libomptarg [...] adds a2914e0c158c [mlir][Python] Fix comments of 'getCapsule' and 'createFro [...] adds 84c6f325840d [Object][WebAssembly] Update format of error messages adds d705c2fbd487 Revert "[WebAssembly] MC layer writes table symbols to obj [...] adds 90ebc489ded3 Add vp2intersect to AVX512 dialect. adds b61639985e21 [clang][cli] NFC: Simplify BoolOption API adds e72b22a40b09 [RISCV] Define different pseudo instructions for different FPR. adds 2154cffdc2a6 [clang][cli] Store LangStandard::Kind in LangOptions adds 956d8e02e8a5 [clang][cli] Port GNU language options to marshalling system adds 9338f3a586bc [clang][cli] Accept strings instead of options in ImpliedByAnyOf adds 64cdba65bbfa [clangd] Fix filename completion at the end of file adds b3b0acdc6fb5 [NFC] Refine some uninitialized used variables. adds bfc60acd9803 [RISCV] Adjust RISCVInstrInfoVSDPatterns.td for different [...] adds e98d5c31925d [libObject,llvm-readelf/obj] - Don't use @@ when printing [...] adds 68dbd1aefe5a [clangd] Add include-fixer fixit for no_member_template di [...] adds db92d47cf70e [llvm-nm][ELF] - Use @@ prefix when printing default versions. adds 029644ee5107 [yaml2obj] - Refine how we set the sh_link field. NFCI. adds 7025fef3f653 [clang][cli] Port GPU-related language options to marshall [...] adds 2a33b092f5b1 [LLDB][test] - Fix test after yaml2obj change. adds 2d7aa149a40b [update_llc_test_checks] Support AVR adds 510b3d4b3e02 [llvm-nm] Silence a gcc warning about a stray semicolon. NFC. adds d5e48f1347d5 [yaml2obj][obj2yaml] - Improve how we set/dump the sh_ents [...] adds 2f7baffdc134 [mlir:async] Use ODS to define async types adds 6d5c1cd2abaa Revert "[clang-format] add case aware include sorting" adds 7c164a92250f [SVE] Fix some logical arithmetic tests adds 25f80e16d103 [mlir] Async: add a separate pass to lower from async to a [...] adds 745064e36b87 [AMDGPU][MC] Refactored exp tgt handling adds 988cc0a08334 [LLD][ELF][AArch64] Add support for R_AARCH64_LD64_GOTPAGE [...] adds 91bd1156f3b6 [mlir] drop unused statics adds 4a63e53373f9 [LIBOMPTARGET]FIX define declaration, NFC adds b3e0135a6f27 [JITLink][ELF/x86-64] When building PLT stub, use -4 offse [...] adds 476abdb562d7 [ORC] Fix debug logging message. adds 028d7a36681f Remove requirement for -maltivec to be used when using -ma [...] adds e878589098c2 Revert "[flang] Search for #include "file" in right directory" adds 4dc110a4b83c [ORC] Attempt to auto-claim responsibility for weak defs i [...] adds 35b3989a30ee [Passes] Run peeling as part of simple/full loop unrolling. adds 608ac62540ad [AMDGPU] Fix use of HasModifiers in VopProfile adds b36370d15335 [AMDGPU] Add IntrWillReturn to three intrinsics adds b9417c3616d5 [CostModel] Handle CTLZ and CCTZ in getTypeBasedIntrinsicI [...] adds 110837fbf6a9 Fix signed/unsigned comparison warning. NFCI. adds b2b2aa1c6077 [LoopUnswitch] Add some additional tests. adds 1272f16d1426 [LoopUnswitch] Avoid partially unswitching too aggressively. adds 551a69e4184d AMDGPU: Clear IsSSA property in SIFormMemoryClauses adds 94cf89d1c2c5 [libomptarget][NFC] Fixed obsolete function names in comments adds ee3da8958a64 [AMDGPU] Fix null-dereference static analysis warnings. NFCI. adds feb0b4ec0a44 [Sema] diagnoseEquivalentInternalLinkageDeclarations - ass [...] adds 80966447a207 [mlir][nfc] Move `getInnermostParallelLoops` to SCF/Transf [...] adds 0c0d009a88f2 [NFC] Disallow unused prefixes under clang/test/CodeGen adds f82cff31d35d [AMDGPU] HSAMD::fromString - replace std::string arg with [...] adds 879c12d95a27 Fix null dereference static analysis warning. NFCI. adds 09b1c56366b5 [LoopUtils] do not initialize Cmp predicate unnecessarily; NFC adds 00773ef78aaa [LoopVectorize] add test for fmin/fmax FMF propagation; NFC adds b208e5bcd0be [mlir] Add Python bindings for IntegerSet adds 9190f17a7cc5 [clangd] Add std::size_t to StdSymbol mapping adds 90b8ae016bca [lldb] Remove unused ThreadPlanStack::GetStackOfKind (NFC) adds 7c03f7d7d04c [OpenMP][deviceRTLs] Build the deviceRTLs with OpenMP inst [...] adds 92d1195b5f76 AMDGPU: Add assertion to determineCalleeSaves adds 5f9707b7960e AMDGPU: Fix redundant FP spilling/assert in some functions adds 8262cd8a0e24 [mlir] Set CUDA/ROCm context before creating resources. adds 48e09faa9457 [lldb][NFC] Another attempt to fix GCC 5.x compilation adds 302432f75dad Reland "[lit] Use os.cpu_count() to cleanup TODO" adds 1d6df1fcf0a7 [mlir] sret and byval now require a type argument when con [...] adds f9d7f77267bc [RISCV] Have customLegalizeToWOp truncate to the original [...] adds dad55c22182e [ARM] [ELF] Fix ARMMaterializeGV for Indirect calls adds d92413a45e20 [clangd] Selection handles CXXBaseSpecifier adds 7730599c4164 [clangd] FindTarget resolves base specifier adds 32cc5564e270 [libomptarget][devicertl][amdgpu] Fix build, variable rena [...] adds 4edf35f11a9e Support for instrumenting only selected files or functions adds 96f09aa2fb19 [gn build] Port 4edf35f11a9e adds 683719bc0cc8 [OpenMP][Libomptarget] Introduce changes to support remote plugin adds 2291bd137d12 [AMDGPU] Update subtarget features for new target ID support adds 31d375f178c2 CGDebugInfo: Drop Loc.isInvalid() special case from getLineNumber adds 189f311130da CGDebugInfo CreatedLimitedType: Drop file/line for RecordT [...] adds d2abd62b9d12 [flang][openacc][NFC] Organize clause validity tests by directive adds 7636b1f6efd5 Make SBDebugger::CreateTargetWithFileAndArch work with lld [...] adds 1e634f3952aa Revert "Support for instrumenting only selected files or f [...] adds 34b60d8a5684 Add -fbinutils-version= to gate ELF features on the specif [...] adds 4210b87020b9 [libc++] Fix oss-fuzz build adds 15313f64be9d [llvm-elfabi] Support ELF file that lacks .gnu.hash section adds ec8f4a38c83e [OpenMP][Libomptarget] Introduce Remote Offloading Plugin adds fdeffd6fb0c1 [libomptarget][cuda] Only run tests when sure there is cud [...] adds 7baff00eeedb [libomptarget][cuda] Gracefully handle missing cuda library adds 79ce46e2753a [llvm-elfabi] Fix test after D95140 adds da9a3540e216 [gn build] Port 1e634f3952aa adds 810572cc96e9 [OpenMP][Libomptarget] Fix cmake error on remote plugin adds cbed865e1e66 [GlobalISel][IRTranslator] Ignore the llvm.experimental.no [...] adds 63273fc41fcc [NFC][lit] Cleanup code using string interpolation adds 74784a5aa47b [X86] In shrinkAndImmediate, place the new constant into t [...] adds c8df2d1bdeb9 [NFC] Show instcombine powi simplifications drop FMF adds 716b9dd0d84a [InstCombine] Preserve FMF for powi simplifications. adds 5f1d4d477902 [libomptarget][NFC] Use portable printf format specifiers. adds a9bd3d37bdec [NewPM] Add ExtraVectorizerPasses support adds 8cef45517e47 [ARM] Fix STRT/STRHT/STRBT input/output operands. adds 8afabff6b11c Frontend: Fix memory leak in CompilerInstance::setVerboseO [...] adds 0554541b4454 Salvage debug info for function arguments in coro-split funclets. adds f36007e81101 [GlobalISel] Implement computeKnownBits for G_SEXT_INREG adds 2f721476d10c Frontend: Simplify handling of non-seeking streams in Comp [...] adds 4d28f0a6a403 [llc] Add reportError helper and canonicalize error messages adds ad7aaa475e5e Frontend: Fix layering between create{,Default}OutputFile, NFC adds 3caa2d3354e3 [libomptarget][NFC] Avoid gcc 5/6 issue with lambda captures. adds f3c9687a4f79 llvm-lib: Pull error printing code out of two functions adds fae16fc0eed7 Disable rosegment for old Android versions. adds 4dcb5c440323 [gn build] restore build command removed in 9595a7ff55b6 f [...] adds 65e2fa50604c [gn build] fix get.py change adds 653655040f3e [libomptarget][cuda] Handle missing _v2 symbols gracefully adds 927af4b3c576 [OpenMP] Modify OMP_ALLOCATOR environment variable adds fc3192026b31 [libc++] Give `MoveOnly` all six comparison operators, not [...] adds bb9eb1982980 Support for instrumenting only selected files or functions adds e1d6178951de [RISCV] Add rv64 run lines to rv32 MC layer tests for B extension adds e7535f8fedb5 [OpenMP][NVPTX] Drop dependence on CUDA to build NVPTX `de [...] adds 145898740764 [gn build] Port bb9eb1982980 adds e4871c1e2e5d Rename clang/test/Frontend/output-{failures,paths}.c, NFC adds 8e464dd76bef Frontend: Use early returns in CompilerInstance::clearOutp [...] adds 5369517d20dd Bump the trunk major version to 13 adds 494ac2a607f6 [TableGen] Add isContradictoryImpl implementation to Check [...] adds 6bde08536655 [AMDGPU] Forward-declare TargetRegisterClass (NFC) adds 657f5b974308 [MemorySSA] Use ListSeparator (NFC) adds 48bdd676a1d1 [llvm-objdump] Use append_range (NFC) adds 7c15e0f64ccc [mlir][Linalg] Add canonicalization for init_tensor -> sub [...] adds b6d87e6a92a9 [clang][cli] Port LangOpts to marshalling system, pt.1 adds e3713f156b8c [clang-format] Avoid considering include directive as a te [...] adds f96767368f5d Fix an error about implicit fallthrough during self build [...] adds 5133673df421 [mlir] Extend semantic of OffsetSizeAndStrideOpInterface. adds dfb558b82d3f [clang][cli] Port LangOpts to marshalling system, pt.2 adds 498c4b6fc45a [OpenMP] libomp: fix build by clang-cl with vs2019 adds 7cd420649f9f [libc][NFC] Use a end of list marker for cpu feature detection. adds 79c727328b90 [clang] Fix signedness in vector bitcast evaluation adds 40f6599c20af [AArch64][GlobalISel] Make G_SADDE and G_SSUBE legal adds cde1f54fb3fa [Test][AArch64] Use named vregs in overflow legalization t [...] adds 9e2768a3d928 [ARM] Add neon FP16 scalar_to_vector patterns. adds fd5e93768181 [AMDGPU] Write "GFX6-GFX9" instead of "GFX6-9" in docs adds da83b869ab06 Fix "not all control paths return a value" warning. NFCI. adds a8f51ea2120b [flang][driver] Report prescanning diags during syntax-onl [...] adds 9a75a808c27f [RISCV] Fix a codegen crash in getSetCCResultType adds 0175cd00a1af [AArch64] Add vector saturating add intrinsic costs adds 48ecba350ed6 [MachineLICM][MachineSink] Move SinkIntoLoop to MachineSink. adds 30d9ca1bd9de [clang][AST] Encapsulate DeclarationNameLoc, NFCI adds 00fcc0368731 [SCEV] Fix incorrect loop exit count analysis. adds a5d85cbec58e clang-cl: Add /winsdkdir and /winsdkversion flags adds 3e206a5922c1 [analyzer] NFC: Introduce reusable bug category for "C++ m [...] adds d7cc3a083fce [OpenCL][Docs] Moved info from UsersManual into OpenCLSupport. adds ef0dcb506300 [DWARF] Create subprogram's DIE in DISubprogram's unit adds e2a1a718bbe4 [lldb] Add move_iterator to supported template list adds f63f28ed54e7 [mlir:async] Fix deadlock in async runtime await-and-execu [...] adds 88b8c1f2bc47 [LoopUnswitch] Add test cases not partially unswitched due [...] adds 9ad94c126aac [clang][cli] Port OpenMP-related LangOpts to marshalling system adds 05127fba4b66 [clang][cli] Parse HeaderSearch options separately adds d0e8a9e5a2f0 [clang][cli] Generate HeaderSearch options separately adds 412ac0e53688 clang-cl: Prefer /vctoolsdir, /winsdkdir over LIB for link [...] adds c0fc38ce1511 Try to fix cl-options.c on bots were the default triple is [...] adds 12de8e1399fe [clangd] Work around GCC bug 66735 adds bb40e6731843 [OpenMP] Fix building using LLVM_ENABLE_RUNTIMES adds 1e59c1a89851 [OpenMP][Libomptarget] Fix check-libomptarget adds af20232b8e18 [clangd] Treat "null" optional fields as missing adds 1edb76cc91e7 [X86] merge "={eax}" and "~{eax}" into "=&eax" for MSInlineASM adds 5e09a025277c [flang][openacc] Fix clause restriction for host_data directive adds b65896ef8b5a [flang][openacc] Fix clause restriction for exit data directive adds 7b3ba8dd020e [libcxx] Update include/__libcpp_version to match include/ [...] adds bc8d8e69a620 [mlir] Fold shape.eq %a, %a to true adds 5386aa26277f [libc++] [P0879] constexpr heap and partial_sort algorithms adds add98b246290 [compiler-rt] Support FreeBSD standalone (boot) environment adds 4de3bdd65fb1 [NFC] StackProtector: be consistent and to initialize Domi [...] adds 51a25846c198 [CodeGen] SafeStack: preserve DominatorTree if it is avaliable adds b3718eee0eb1 [Support] Fix clang-tidy auto warnings. NFCI. adds 30829a27ca4c [Support] CommandLine.cpp - Fix clang-tidy namespace comme [...] adds 5ded5ab78f9d ExecutionDomainFix.cpp - use const refs in for-range loops. NFCI. adds f3449ed6073c [TableGen] [DetailedRecords] Print record name that is nul [...] adds 28410d17f5f9 [LoopUtils] Pass SCEVExpander instead SE to addRuntimeChecks. adds 90407b16b1d3 [libc++] Fix extern template test failing on Windows adds f30c52366010 [flang][openacc] Allow multiple wait clauses adds 04570e98c85f [RISCV] Group the legal vector types into lists we can ite [...] adds 74c87a363fd0 [libc] Disable sqrtl_test on non-x86 platforms. adds 0b50fa99452f [FaultsMaps][llvm-objdump] Move FaultMapParser to Object/. [...] adds 54fb3ca96e26 [ThinLTO] Add Visibility bits to GlobalValueSummary::GVFlags adds 3e8068618682 [test] Fix clang/test/CodeGen tests adds e19ec9ca41b8 [gn build] Port 0b50fa99452f adds 61a66e4b5ec1 Revert "Suppress non-conforming GNU paste extension in all [...] adds 810599241868 [lit][NFC] Use enum to represent test order adds 98c21ae7a8ec [sanitizer][fuchsia] Implement ReleaseMemoryPagesToOS adds d90bb66dd931 [libc] Include only the relevant header files in the integ [...] adds ab93c18c125f [LoopVectorize] use IR fast-math-flags exclusively (not FP [...] adds 5748a71ba3da [builtins] Fix integer/pointer confusion in gcc_personality_v0.c adds e47a388bd648 [builtins] Fix build after D95537 due to missing size_t adds a40e01e4423c [RISCV] Rework fault first only load isel. adds e958d4915706 [libc] Fix the CMake var name of the list of public headers. adds ff038b316d77 [RISCV] Reduce field sizes in searchable tables to reduce [...] adds 9f87c6b47df9 [OpenMP] Fix HWLOC topology detection for 2.0.x adds 598c590b3c96 [OpenMP] Add cpuid leaf 1f topology discovery adds 8e6713436462 [OpenMP] Fix misleading warning for OMP_PLACES adds 9f2c7effd7f3 Parse different attribute syntaxes in arbitrary order adds 0436ec2128c9 Permit __VA_OPT__ in all language modes and allow it to be [...] adds ba379fe5276b [scudo][standalone] Restore GWP-ASan flag parsing adds c23a6dcb6660 Silence a -Wlogical-op-parentheses diagnostic; NFC adds ec5a782c10ae [libc] Fix list of public headers usable on aarch64. adds 5d3dca24aab8 Ignore unknown attribute warnings in this test adds 262c50856a37 [sanitizer] Fix crash on empty strings. adds ab5591e1d8f5 Fix runInTerminal failures on Windows adds 2fb0a0fef8bf [ARM] Add BE check variants for soft-fp test. NFC adds e53247ca4205 Revert "[sanitizer] Fix crash on empty strings." adds f79937140d07 [sanitizer] Fix crash on empty strings. adds 44f792966e0f [Demangle] Support demangling Swift calling convention in [...] adds 5dfa37a76153 Don't allow __VA_OPT__ to be detected by #ifdef. adds 58aa049b9b80 [RISCV] Move RISCVVPseudosTable from RISCVBaseInfo.h to RI [...] adds 9c7aeaebb3ac Itanium Mangling: Mangle `__alignof__` differently than `a [...] adds 8ca33605ff0c Itanium Mangling: Fix handling of <expr-primary> in <templ [...] adds a7246ba02a89 Itanium Mangling: In 'enable_if', omit X/E around <expr-primary>. adds 7e6c87ee0454 DebugInfo: Deduplicate addresses in debug_addr adds fb12df4a8e33 [OpenMP][NVPTX] Disable building NVPTX deviceRTL by defaul [...] adds 3d25fdc5c21f [AArch64][GlobalISel] Allow vector store legalization into [...] adds 7e88942d2548 [CodeGen] IndirectBrExpandPass: preserve Dominator Tree, i [...] adds 764a7a2155c6 clang: Fix static_assert in a few contexts in microsoft mode adds 6110e7716cd0 [flang] Search for #include "file" in right directory (take 2) adds 1487747e990c [LTO] Prevent devirtualization for symbols dynamically exported adds 727fc31a9898 [cxx_status] Mark P0732R2 as only 'partial', not 'Clang 12 [...] adds 6612c2bb68be [llvm-c] Move LLVMX86_AMXTypeKind & LLVMPoisonValueValueKi [...] adds d91ee2f782eb [AMDGPU] Do not reassign spilled registers adds 29472bb76915 [clangd] Log warning when using legacy (theia) semantic hi [...] adds c3df9d58c75e [clangd] Parse Diagnostics block, and nest ClangTidy block [...] adds 02bc4c95f072 [mlir][PassManager] Only reinitialize the pass manager if [...] adds 8a77056256d9 [OpenMP][Libomptarget] Fix conditional in CMake for remote plugin adds dd7297e1bffe DebugInfo: Fix bug in addr+offset exprloc to use DWARFv5 a [...] adds 8d8be879795a [AMDGPU][NFC] Generate llvm.amdgcn.set.inactive tests adds 0fc90873b2ef [libomptarget][NFC] Link plugins with threads support libr [...] adds 2b9ed4fca64d [AMDGPU][NFC] Pre-commit test for D95509 adds 5c1cea6f4063 [Support] Fix build for Haiku adds b7d63244226b IntrinsicEmitter: Change IntrinsicsToAttributesMap from ui [...] adds 5d05cdf55cdb [RISCV] Copy isUnneededShiftMask from X86. adds 7e99bddfeaab [CSSPGO] Support of CS profiles in extended binary format. adds 50f1aa1db5c5 [AVR] Optimize 16-bit int shift adds f82b5a647eb7 [DebugInfo] Forward-declare PDBFile (NFC) adds f890fd5f9130 [llvm] Use llvm::is_sorted (NFC) adds 0da15ea58129 [llvm] Use append_range (NFC) adds fc8e7411218c [AMDGPU] Avoid an illegal operand in si-shrink-instructions adds 68195b15a36c [yaml2obj] - Allow empty SectionHeaderTable definitions. adds bf649181504f [X86][AMX] Prevent shape def being scheduled across ldtilecfg. adds 8644eb024bbd [NFC][Transforms][Coroutines] Remove unused variable adds fc4e8a3e8b4a [NFC][IR][AsmWriter] Fix Wreturn-type gcc warning adds 01b9e613c28b [Clang][Codegen] Truncate initializers of union bitfield members adds b9ed8ebe0e2f [ARM][RegisterScavenging] Don't consider LR liveout if it [...] adds 374862d71c1a [clang][cli] Use variadic macros for parsing/generating adds 3ca502a7d607 Use DataExtractor to decode SLEB128 in android_relas. adds 2393b03239c5 Revert "[clang][cli] Use variadic macros for parsing/generating" adds fc2f27ccf3c5 [RISCV] Add support for RVV int<->fp & fp<->fp conversions adds 54e570d94af9 [PowerPC] Do not emit XXSPLTI32DX for sub 64-bit constants adds 4b422708bac7 [AMDGPU][GlobalISel] Handle G_PTR_ADD when looking for con [...] adds 3c979ae9ecdd [AMDGPU][GlobalISel] Remove redundant cmp when copying con [...] adds 9a2bbfae6c82 [NFC] Move scavenge-lr.mir From AArch64 to Thumb2 test directory. adds c1c1944e6993 [ARM] Regenerate constant hoisting test. NFC adds 279e7ea63bb8 [MLIR][LinAlg][Docs] Add missing example code and other sm [...] adds d0c9fb1b8ebf [mlir][Linalg] Improve codegen strategy adds 8cfa963463d0 [SimplifyCFG] If provided, preserve Dominator Tree adds 6617529a1dfe [CodeGen][DwarfEHPrepare] Preserve Dominator Tree adds 526c42e76c12 [OpenCL] Hide sampler-less read_image builtins before CL1.2 adds 7396f720f943 [DebugInfo] Remove some unused includes. NFCI. adds 0164d546d269 [Support] Add some missing namespace closure comments. NFCI. adds aa76cebab59e Fix "32-bit shift result used in 64-bit comparison" MSVC w [...] adds da8845fc3d3b [X86][AVX] Add PR48908 shuffle test case adds 6663330bc8c8 [X86][AVX] canonicalizeLaneShuffleWithRepeatedOps - don't [...] adds c571b168349f [OpenMP] Disabled profiling in `libomp` by default to unbl [...] adds 0805e40a94d7 AMDGPUPrintfRuntimeBinding - don't dereference a dyn_cast< [...] adds 42635856ed3c [AArch64][SVE] Allow accesses to SVE stack objects to use [...] adds 299cc5da6df6 [mlir][Linalg] Further improve codegen strategy and add a [...] adds 40f46cb0e430 [ARM] Add alignment checks for MVE VLDn adds 19248d30e4ed [OpenMP][deviceRTLs] Added `[[clang::loader_uninitialized] [...] adds 5a64794bbad4 [OpenMP][NVPTX] Added the missing -O1 when building NVPTX [...] adds 1b19c423029b [OpenMP][deviceRTLs] Separate declaration of target depend [...] adds b9ff5da0c8af [Orc] Remove unused header from TPC server adds 8900acc796bb [mlir][Linalg] Reenable test that was mistakenly disabled adds a112df63d4c8 [X86] Add extload test cases from D95086 adds 0024efc69ea6 Relax test expectations in debug-info-gline-tables-only-co [...] adds 7e6fe5c48a63 [mlir] Fix subview verifier. adds dfd2374ab6c3 [clang-tidy] Remove unnecessary #ifdef adds c818fa6729e0 [mlir][Linalg] Replace SimplePad with PadTensor in tile-and-pad adds 70ea15b88953 [MC][ELF] Fix accepting abbreviated form with sh_flags and [...] adds 5169627c1425 [APFloat] scalbn - pass DoubleAPFloat arg as const-ref. NFCI. adds b06ccc74467b [APFloat] Remove orphan ilogb(DoubleAPFloat) declaration. NFCI. adds bf5941afcda3 [libc++] Fix extern-templates.sh.cpp test on Linux adds 303ef609a38e [mlir] Fix gcc-8 build adds 469096d18efd [mlir][Linalg] Fix tests in tile-and-pad adds 5bdc771fc97e [mlir] Make cuda/rocm-runtime-wrappers not depend on LLVMSupport. adds f84efe97bce1 [X86][AVX] combineHorizOpWithShuffle - fix valuetype compa [...] adds e29552c5aff6 Revert "[DWARF] Create subprogram's DIE in DISubprogram's unit" adds 5c0164890c26 [lld][WebAssembly] Update comments mentioning legacy funct [...] adds 9cbef8c905cb [mlir] Fix integration tests adds 207d4be4d9d3 [libc++] [P0879] constexpr std::nth_element, and rewrite i [...] adds 081c1db02dd2 [libc++] Implement format_error. adds ae82a8c86331 [RISCV] Add support for scalable vector fneg using vfsgnjn.vv adds 6640b9aa8aeb [mlir][sparse] use typenames for opaque pointers adds 18fe3fe0e74b [libc++] Implements concept constructible_from adds c5d4b77b178a [RISCV] Remove isel patterns for Zbs *W instructions. adds 0f2901201e26 [mlir] Fix test by adapting to C util functions moving to [...] adds 0bca9a7ce2ee Fix lldb-vscode builds on Windows targeting POSIX adds 2dd0c4d84626 [libcxx][test] Update directory_entry test for C++20 adds b3af96d07b8b [llvm-nm] Display defined weak STT_GNU_IFUNC symbols as 'i' adds cfcc1110d773 [NFC] Disallow unused prefixes under clang/test/CodeGenCXX adds 62140d943cc2 Better document the limitations of coro::salvageDebugInfo() adds 51457cd50624 [mlir] NFC: split --shared-libs option into multiple lines. adds 39ef0965dfb2 [AMDGPU] Simplify some RUN lines. NFC. adds 658398c84201 [gn build] (semi-manually) port 081c1db02dd2 adds 275c6af7d7f1 [WebAssembly] Fix Fast ISEL not lowering 64-bit function pointers adds d6be27734764 [mlir] turn complex-to-llvm into a partial conversion adds 4318028cd2d7 DebugInfo: Add a DWARF FORM extension for addrx+offset ref [...] adds 8c54583b2e02 [gn build] (manually) port 3b625060fc915 adds eae50bb2105a [gn build] (manually) port 081c1db02dd2 more adds 8af0ccf5a498 [sparse][mlir] give all sparse kernels an explicit "output [...] adds acaf85f7000e Add convenience function for checking arrays of shapes com [...] adds 4b68b64dcc5b [WebAssembly] Prototype i8x16 to i32x4 widening instructions adds 1e790b745d7e [mlir][Linalg] Replace SimplePad with PadTensor in hoist-padding adds 2c7cc5fd20e6 Revert "[mlir][Linalg] Replace SimplePad with PadTensor in [...] adds 85b7b5625a00 Fix memory leak in 4318028cd2d7633a0cdeb0b5d4d2ed81fab87864 adds 2e470e03b49f [PowerPC][Power10] Fix XXSPLI32DX not correctly exploiting [...] adds fe190cf6c99e Removing the main to master sync GitHub workflow. adds 39ecfe614350 Support: Simplify __HAIKU__ #ifdef in llvm::sys::Wait, NFC adds 6f0df3cddb3e [ASTMatchers] Avoid pathological traversal over nested lambdas adds 3c79734f2928 [ASTMatchers] Add invocation matcher adds c4819eec1a2a [CMake][libc] Don't do CPU feature detection when cross-compiling adds 1daaa6432e84 [CMake][libc] Support cross-compiling libc-hdrgen adds bacf9cf2c5cd Revert "[PDB] Defer relocating .debug$S until commit time [...] adds f8122d35325d Add the ability to extract the unwind rows from DWARF Call [...] adds ac70a53653d4 [OpenMP] NFC: disabled two flakey tests as the bug in libo [...] adds 24261729a49f [GlobalISel] Add G_ASSERT_ZEXT adds f22f4557a749 [GlobalISel] Implement widenScalar for carry-in add/sub adds 2de2d84ed0b2 [NFC][EntryExitInstrumenter] Mark Dominator Tree as preser [...] adds 394685481c6f [NFC][PartiallyInlineLibCalls] Port to SplitBlockAndInsert [...] adds 0ea45a412ac6 [NFC][ScalarizeMaskedMemIntrin] scalarizeMaskedLoad(): por [...] adds 22b842115658 [NFC][ScalarizeMaskedMemIntrin] scalarizeMaskedStore(): po [...] adds 1356399a11e4 [NFC][ScalarizeMaskedMemIntrin] scalarizeMaskedGather(): p [...] adds e8efc03a1e83 [NFC][ScalarizeMaskedMemIntrin] scalarizeMaskedScatter(): [...] adds 2e4bb3f119ec [NFC][ScalarizeMaskedMemIntrin] scalarizeMaskedExpandLoad( [...] adds 573f74117b1a [NFC][ScalarizeMaskedMemIntrin] scalarizeMaskedCompressSto [...] adds 577fdcaa935b [PartiallyInlineLibCalls] Preserve Dominator Tree, if avaliable adds 056385921d8f [ScalarizeMaskedMemIntrin] Preserve Dominator Tree, if avaliable adds 98835e3d9849 [mlir][Linalg] Enable TileAndFusePattern to work with tensors. adds 231f418295ed [NFC][AMDGPU] Correct name of DWARF CFA extensions adds 4580acf6752e [GlobalISel] Walk through hints in getDefIgnoringCopies et al adds dcb5b5f1f2ab Revert "[GlobalISel] Walk through hints in getDefIgnoringC [...] adds daffab1985f1 Recommit "[GlobalISel] Walk through hints in getDefIgnorin [...] adds e056fc6cb676 [sanitizer] Fix msan test build on FreeBSD after 7afdc89c2054 adds 17c584551d57 ADT: Add SFINAE to the generic IntrusiveRefCntPtr constructors adds 2d430f902d72 ADT: Fix typo in static assert message from 17c584551d573f [...] adds dfe26d5f44d2 [mlir][Linalg] Fix SFINAE check to actually check the value. adds a1a3fdcdba52 Fix windows buildbot build errors from D89845. adds ab2d3ce47d6f [clang-tidy] Applied clang-tidy fixes. NFC adds e9dc94291e7d Introduce a new DialectIdentifier structure, extending Ide [...] adds be62b3ba347d [AArch64][GlobalISel] Add a combine to fold away truncate [...] adds d73564c51003 [DebugInfo][CodeView] Use <lambda_n> as the display name f [...] adds f19971d1ded2 [GlobalISel] Implement computeKnownBits for G_ASSERT_ZEXT adds 12b9b778d916 [AArch64][GlobalISel] Enable CSE for the prelegalizer combiner. adds 9b21d4b9434d Revert "[DebugInfo][CodeView] Use <lambda_n> as the displa [...] adds 0e8f50595e22 [AMDGPU] Mark V_SET_INACTIVE as defining SCC adds 43cc4f15008f Ensure that we traverse non-op() method bodys of lambdas adds d5736a2746d3 [GlobalISel] Implement regbankselect for G_ASSERT_ZEXT adds 0824694d68d3 [AMDGPU] Fix WMM Entry SCC preservation adds ad4a6ce10c43 [libcxx][test] MoveOnly's comparisons are non-member adds d4eea5cf0f5d [libc][NFC] Add a few casts to suppress loss of precision [...] adds edecee382608 [libcxx][test] move libc++-specific tests into the libcxx tree adds d5f5deee9ee9 Reland "[DebugInfo][CodeView] Use <lambda_n> as the displa [...] adds 7ef79bb8e240 Fix typo in "[DebugInfo][CodeView] Use <lambda_n> as the d [...] adds d6d0c09e84d6 [NFC][llvm-nm] Fix unused variable warning adds e5f258cb03f2 [NFC][DebugInfo] Fix Wreturn-type gcc warning adds b2545b71d121 [lldb] Use `foo is None` instead of `not foo` in darwin.py adds 892e4567e135 Support a list of CostPerUse values adds 8a4ad8849f48 [SCEV] Do not cache comparison result upon reached max dep [...] adds e15ae67a0a7b [LiveDebugVariables] Add cache for SkipPHIsLabelsAndDebug [...] adds 078f30e04d1f [clang-format] Add option to control the spaces in a line comment adds 046cfb856517 [llvm] Forward-declare formatted_raw_ostream (NFC) adds 7925aa091db0 [llvm] Populate SmallVector at construction time (NFC) adds 6cedffc0ad8d [MustExecute] Use ListSeparator (NFC) adds ec8128983180 [clang-tidy] bugprone-assert-side-effect: Improve warning [...] adds b92a39ac1319 [clang-tidy] bugprone-assert-side-effect: Warn on NSAssert [...] adds 59bd2068e954 [NFC][ScalarizeMaskedMemIntrin] Fix unused variable warning adds f25a57e248a0 [clangd] Add include-fixer fixit for field_incomplete_or_s [...] adds 4ad41f1daf0f Revert "[clang-format] Add option to control the spaces in [...] adds a5154ab9b0c1 [llvm-readobj/elf] - Report "bitcode files are not support [...] adds 83bd24220206 [libc][Obvious] Remove DEPS for unistd.h in CMake file of [...] adds cba2552bfec1 [llvm-jitlink] Replace use of deprecated gethostbyname by [...] adds d47ee525f9e9 [clang-tooling] Prevent llvm::fatal_error on invalid CLI option adds 1c762a81d20f [libc][Obvious] Fix typo adds 0c5e4a25ee23 [mlir] Prevent segfault in Tensor canonicalization adds 27f2fe9163ec Adapt lldb-instr to d47ee525f9e92898 APi change adds 7f5ad0e07162 [OpenMP] libomp: fix build by cl with vs2019 adds 305ac81e1d4b Fix macos target assumption in test adds 2ff8662b5d16 [libcxx] Implement the stat function family on top of nati [...] adds 592d62352933 [libcxx] Implement _FilesystemClock::now() and __last_writ [...] adds efec3cc6524b [libcxx] Hook up a number of operation functions to their [...] adds f65ba25cf37a [libcxx] Sanitize paths before creating symlinks on windows adds 64ced3ce89a6 [gn build] (semi-manually) port 2ff8662b5d16 adds f3a710cade93 [LTO] Update splitCodeGen to take a reference to the modul [...] adds 6e52eebc2a68 [MemCpyOpt] Add test for incorrect optimization across lif [...] adds 42a21778f61c [test] Use host platform specific error message substituti [...] adds e90e455d2a0c [Syntax] Add syntax-tree-dump in clang-check. adds 229c1cff510b [gn build] port e90e455d2a0cc adds f03f3a84747c [MachineLICM] Fix wrong and confusing comment. NFC. adds d0817b5f18c7 [clangd] Extract symbol-scope logic out of Quality, add te [...] adds 7d1b499caef6 Revert "[clangd] Extract symbol-scope logic out of Quality [...] adds 27924b126329 [mlir] Remove mlir_c_runner_utils_static. adds d6b68d134415 [X86][SSE] combineExtractWithShuffle - support zero-extend [...] adds 82847436e925 clang-cl: Invent a /winsysroot concept adds d087d805acb6 clang-cl: Accept /std:c11, /std:c17 flags adds 5046c5be8459 [TableGen] Fix instantiating multiclass in foreach adds 543cd89d3fb5 [flang] Fix problems with constant arrays with lower bound [...] adds 164c6de53058 [AMDGPU] Test all register names known to AMDGPUPALMetadata adds 1608ba09462d Revert "Disable rosegment for old Android versions." adds 5cf6412a2789 [GlobalISel] Fix modifying a G_OR without notifying the observer adds 9b64e0e20560 [flang][docs] Add New Flang Driver Biweekly call adds 010b176cdefb [mlir][docs] Fix typo: even -> event adds c5e7e649d537 [AArch64][Clang][Linux] Enable out-of-line atomics by default. adds 0217f1c7a31b Make the profile-filter.c test compatible with 32-bit systems adds 9f8ca86a87a7 [libcxx][test] explicitly discard bitset::test's return adds 5565092faa58 [libcxx][test] Silence false positive MSVC /analyze warning adds 7bc31018f71c [OpenMP][NFC] Added release note for new `deviceRTLs` and [...] adds 67773681c0ef [OpenMP] Add environment variable to force monotonic dynam [...] adds 605751790418 [libcxx][test] Silence MSVC narrowing warning adds caaaebcde462 [AIX] Actually push back "-mabi=vec-extabi" when option is on. adds ee4f8860e5f8 [VE] Add include for formatted_raw_ostream after 046cfb856 [...] adds d6656c3b258e [GlobalISel] Remove hint instructions in generic Instructi [...] adds 0703b0753c40 [CMake] Actually require python 3.6 or greater adds d3e8b9fdc0de Revert "[CMake] Actually require python 3.6 or greater" adds 8d7cbcf582c5 [mlir] Preserve lexicographic order after loop collapsing. adds 632545e8ce84 [clang-tidy] Fix linking tests to LLVMTestingSupport adds 9a81a4ef79cf Emit metadata when instr. profiles hash mismatch occurs. adds 49a6502cd5c2 [SVE] delete VectorType::getNumElements() adds a78d8feb48a5 [LowerConstantIntrinsics] Preserve Dominator Tree, if avaliable adds c2534a7097c0 [ShadowStackGCLowering] Preserve Dominator Tree, if avaliable adds ddc4b56eef9f [ExpandMemCmpPass] Preserve Dominator Tree, if available adds 9dbe736cbd2c [AMDGPU] Be more specific in needsFrameBaseReg adds e08b67f3a8ad [NFC][RISCV] Remove redundant pseudo instructions for vect [...] adds 282aca10aeb0 [RISCV] Update the version number to v0.10 for vector. adds ebe74d9592d0 [flang] Support disabled alternative PARAMETER statement adds 984702366046 [RISCV] Update the version number to v0.10 for vector. adds 0af25275364e Update ElementsAttr::isValidIndex to handle ElementsAttr w [...] adds 719f77844175 [VFS] Combine VFSFromYamlDirIterImpl and OverlayFSDirIterI [...] adds ad5307aaca7e [RISCV] Merge rv32 and rv64 vector fadd/fsub/fmul/fdiv sdn [...] adds 4d9336923ec3 Use type alias for large tuples adds c32f3998029d Detect Source Drift with Propeller. adds a5d9e0c79bef [X86] Fix tile config register spill issue. adds 61a5502a93ab [llvm-objdump-macho] print per-second-level-page encodings [...] adds 0ef25cf558bf [lld-macho][NFC] Add new option group for versions adds 49556b87ae9b [NFC][VFS] Fix a build warning due to an extra semicolon adds 7728cc003a87 [llvm] Use append_range (NFC) adds 1a2d67fa23b2 [llvm] Use llvm::lower_bound and llvm::upper_bound (NFC) adds 8ed163618478 [llvm] Use isa instead of dyn_cast (NFC) adds 3949a3ed49bb [ELF][test] Add --emit-relocs --gc-sections test for reloc [...] adds 6a59f0560648 [LTO] Use lto::backend for code generation. adds 7a6a2cc81aaf [LTO] Add option enable NewPM with LTOCodeGenerator. adds b01b964d3776 [compiler-rt][tests] Define TARGET_FLAGS adds 79125085f165 [ASTMatchers] Fix traversal below range-for elements adds 10c57268c074 [LoopUnswitch] Properly update MSSA if header has non-clob [...] adds bb57a3422a09 Fix traversal with hasDescendant into lambdas adds d22140687500 [llvm-symbolizer] - Fix the crash in GNU output style with [...] adds c87dd614fd4b [RISCV] Update extractelt tests to sign-extend results (NFC) adds b10d445307a0 [ASTMatchers] Fix definition of decompositionDecl adds e718869bf47a [TableGen] Use ListSeparator (NFC) adds b4e780697d1c [AMDGPU] Forward-declare AMDGPUTargetMachine (NFC) adds 627b5bda11a7 [llvm] Add missing header guards (NFC) adds 39486753d5c6 [ConstraintElimination] Verify CS and DFSInStack are in sy [...] adds 26d38f6d20ff [OpenMP][NVPTX] Refined CMake logic to choose compute capabilites adds 4e04a535d8f8 [TableGen] Avoid a couple vector copies in ExpandHwModeBas [...] adds b5e3a5785dab [TableGen] Use emplace_back to add to PatternsToMatch in G [...] adds 3fdf2a56dd00 [RISCV] Use MVT instead of EVT in RISCVISelDAGToDAG.cpp adds 6f3d322f250d [flang] Improve shape & length characterization adds 5ec59f021ceb [mlir][AVX512] Fix result type of vp2intersect adds be997cead7fa [RISCV] Add rv64 command line to bswap-ctlz-cttz-ctpop.ll. adds 095f08653f3a [docs] Clarify compile_flags.txt subtleties adds 0962f1d72b16 [clangd] Quote/escape argv included in log messages. adds 60053a9ce286 [clangd] Remove references to old future-based API. NFC adds 8869e2f96910 [libc++] Allow building with C++17. adds fb244ffb9f2d [dsymutil][DWARFLinker][NFC] make AddressManager not depen [...] adds 7a8008d0e888 Revert "[clangd] Quote/escape argv included in log messages." adds 7de711ecca99 Reland [clangd] Quote/escape argv included in log messages. adds 8f14a08863bf AMDGPU: Add missing consts adds 1801e2aa2494 RegAlloc: Fix assert if all registers in class reserved adds 177b8d1ad3cd [VE] Fix compiler warnings (NFC) adds 6bfb02cafe4f [TableGen] Use ListSeparator (NFC) adds 3d1200b9f6e3 [llvm] Drop unnecessary const from return types (NFC) adds f43c0707f66a [lldb] [Process/FreeBSDRemote] Introduce arm64 support adds 9d029362d1ed [lldb] [Process/FreeBSDRemote] Introduce arm (32-bit) support adds 2ae0f8d60083 [ConstraintElimination] Add tests for ICMP_EQ predicates. adds 0d487cf87aa1 [LTOCodeGenerator] Use lto::Config for options (NFC). adds 2de4f19ecdb2 [LSan][RISCV] Enable LSan for RISCV64 adds 2eb5f3454212 Fix omitted kw in type alias printer adds 70289ea6f591 [RISCV][LegalizeTypes] Try to expand BSWAP before promotin [...] adds 8f670d5b6d8f CFG: Create scope for non-compound range-for body. adds 3203c9684241 [CMake][compiler-rt][RISCV] Support RISC-V cross-compilation adds 68e5614b4282 [Sanitizer][RISCV] Fix FastUnwindTest adds 54842fa0bba0 [CodeGenPrepare] Also skip lifetime.end intrinsic when che [...] adds 20b1c1300c8f Fix test in "CFG: Create scope for non-compound range-for body." adds e94a35a744b7 [OpenMP] Fix comment and assertion strings (NFC). adds 6e58539659ae [JITLink] Add missing symbols for ELF ehframe testcase, re [...] adds 44cc5abbf916 [RISCV] Custom lower fshl/fshr with Zbt extension. adds d2bb07949b0e Revert "[JITLink] Add missing symbols for ELF ehframe test [...] adds ff4602689735 [X86] Cleanup isel patterns to use 'vnot' instead of (xor [...] adds 94206f1f90fe [PowerPC] Remove vnot_ppc and replace with the standard vnot. adds ce27b327158e [Mips] Cleanup isel patterns to use 'vnot' instead of (xor [...] adds bf416d166bdd [FPEnv] Intrinsic for setting rounding mode adds 77f077b8c3b2 [TableGen] Don't commute isel patterns if it would put an [...] adds c3c02d0d5a31 [OpenMP] Fix python3 compatibility in openmp's lit.cfg adds d9b953d84b33 [mlir][Linalg] Replace SimplePad with PadTensor in hoist-padding adds a4b7d52f3a21 [mlir] Fix missing null termination in cuLinkAddData argument. adds 2790cbedd0a8 Revert "[mlir][Linalg] Replace SimplePad with PadTensor in [...] adds 2939d2e1b46c [lldb][docs] Attempt to disable the generated GitHub butto [...] adds 80cdd30eb90c [LoopPeel] Use llvm.experimental.noalias.scope.decl for du [...] adds b8c81fa5c7f7 [LoopUnswitch] Add shortcut if unswitched path is a no-op. adds a9583a19237e [LoopUnswitch] Pacify compiler warnings. adds 4648098f97fa [VE] Change inetger constants 32-bit friendly adds 6ab792b68d57 [ARM] Simplify extract of VMOVDRR adds 5211af48181f [X86][AVX] combineExtractWithShuffle - combine extracts fr [...] adds b43c395e60d2 [Verifier] enable llvm.experimental.noalias.scope.decl dom [...] adds ad12e6ee9579 [ARM] Turn sext_inreg(VGetLaneu) into VGetLaneu adds 94fac81fccfe [Branch-Rename] Fix some links adds b8923c002207 [lldb/API] Expose Module::IsLoadedInTarget() to SB API (NFC) adds 99b5631649e0 [AMDGPU][MC] Corrected error position for invalid operands adds 11e74e512d64 [lldb] Remove a stray semicolon, fixing GCC warnings. NFC. adds eefa8a9ff859 Revert "[clang][cli] Port OpenMP-related LangOpts to marsh [...] adds 754ab803b8dc [lldb] Use current execution context in SBDebugger adds 3b8a1d581e6e NFC: Migrate SpeculativeExecution to work on InstructionCost adds 8cda227432f1 [LV] Fix crash when computing max VF too early adds c2b322fc19e8 GlobalISel: check type size before getZExtValue()ing it. adds ee562e2315cf [lldb/test] Skip `SBTarget::IsLoaded` test on windows (NFC) adds 972212d29c3a [ConstraintElimination] Add tests for signed predicates. adds 2556b413a7b8 Revert "[Verifier] enable llvm.experimental.noalias.scope. [...] adds f1e8136115ac [SCEV] Bail out if URem operand cannot be zero-extended. adds 9b4fcfaa9e8f [SVE][CodeGen] Remove performMaskedGatherScatterCombine adds b63cd4db915c [clangd] Rename: merge index/AST refs path-insensitively w [...] adds 313a36130f2a [gn build] Port b63cd4db915c adds 78c22fbce991 [clangd] Don't rely on builtin headers for document-link.test. adds c448ea948c28 [libc++] Fix for the Bug 41784 adds ce587529ad8b [APFloat] multiplySignificand - pass IEEEFloat as const re [...] adds 267b573b55f7 [TableGen] Fix anonymous record self-reference in foreach [...] adds ff4832dbff0c [clangd] Respect ReferencesParams.context.includeDeclarations adds 580552120785 [ARM] Simplify VMOVRRD from extracts of buildvectors adds 880b64aa228f [SimplifyCFG] NFC: Rename static methods to clang-tidy standards. adds bf294953e770 NFC: Migrate SimplifyCFG to work on InstructionCost adds 657e76968822 Revert rGce587529ad8b5 - "[APFloat] multiplySignificand - [...] adds 8712df7a621d [clangd] references: decls of overrides of x are refs to x [...] adds fda48539988d [OpenMP] Fix seg fault in libomptarget when using Info wit [...] adds 1eb7fd089e2f [clangd] Remove some obsolete options that are now always on adds 5f3c4923e4e4 [compiler-rt] Fix AArch64 out-of-line atomics visibility o [...] adds 0397dca0214a [AMDGPU] Fix crash with sgpr spills to vgpr disabled adds e068e236c3b8 [AMDGPU] Fix release build after 0397dca0. adds f0ffc690d5bc [flang] Fix parsing of WRITE(I+J) with more accurate look-ahead adds ce190e41445e [ConstraintElimination] Negate IR condition directly. adds 1097ee61bf3e [RISCV] Optimize (srl (and X, 0xffff), C) -> (srli (slli X [...] adds 4809663334ab [GlobalISel] Make sure G_ASSERT_ZEXT's src ends up with th [...] adds 6a3ab66625cf [RISCV] Update comment text from D95774. NFC adds 72b31ad4b8c1 [RISCV] Add scalable vector support for floating point FMA [...] adds 7f2e0879b5b4 [LTO] Move part of gold devirt test to v1.16 directory adds cf2be5e3bb3d [AArch64][GlobalISel] Emit G_ASSERT_ZEXT in assignValueToReg adds 3ffc53ba1627 [libc++] Implements concept default_initializable. adds f0129cc35ebd [OpenMP] Disable tests if FileCheck is not available in in [...] adds e640b209b24a [X86][SSE] LowerScalarImmediateShift - use APInt::getLowBi [...] adds e9514429a02b [X86][AVX] Add 'OK' tests cases for PR48877 adds 3f46c209f152 [flang][directive] Enforce basic semantic check for all clauses adds c4d6f2707a1e [NFC] Disallow unused prefixes under clang/test/Driver adds cb2e2d506814 [libc] Small adjustments to fenv tests adds d23b68a87989 [InstCombine] add tests for min/max with extend and consta [...] adds 0ce2920f1707 [InstCombine] try to narrow min/max intrinsics with consta [...] adds 08d46d50599a [clang][PATCH] Fix bug 48848 assertion related to recoverF [...] adds 771b35965457 [elfabi] Fix tests which failed on different timezones adds c691fe14da93 [X86] Accept 64-bit GPRs for vextractps when using a regis [...] adds 7739f9ff974a [NewPM][Unswitch] Add option to disable -O3 non-trivial un [...] adds 5b2626ea87f4 [ARM] Flatten identity shuffles through vqdmulh nodes adds c73c23f2a91f [libc][NFC] Add a death test API adaptation macro adds 35a57f39b5d1 [libc++][format] Add basic_format_parse_context. adds 8bfef787225c [ConstantHoisting] Fix bug where constant materialization [...] adds 0d9b17d0efe0 [WebAssembly] fixed wasm64 data segment init exp not 64-bit adds b3f611bfe7d4 [mlir][Linalg] Replace SimplePad with PadTensor in hoist-padding adds 2a53d9a6e773 [Loads] Plumb through TLI argument [NFC] adds d7b12004bd7d [OpenMP] libomp: implement nteams-var and teams-thread-lim [...] adds 21f1462106b9 [mlir][spirv] Add support for OpImageType adds 75347ba1fae2 Revert "[mlir][spirv] Add support for OpImageType" adds 0b28d756af18 [ConstraintElimination] Add support for EQ predicates. adds 32ef6d89f48b Avoid string comparisons on the fast path of MLIR Identifi [...] adds 68f66f37d7d7 Revert "[libc++][format] Add basic_format_parse_context." adds bbed5f2f8a04 [LoopVectorize] improve IR fast-math-flags propagation in [...] adds 68b0595ccb8d NFC: Re-generate out-of-date matchers docs adds 73ef96c49c29 [tests] highlight cornercase w/deref hoisting from D95815 adds 35f746c17fd0 [mlir][spirv] Add support for OpImageType adds 772eb24e0062 [clang-format] Add option to control the spaces in a line comment adds 224fee8219bb [CSSPGO] Tweaking inlining with pseudo probes. adds 8e661d3d9c52 [AMDGPU] Set s-memtime-inst feature from clang adds 93345e825a07 [llvm-objcopy] -O binary: consider SHT_NOBITS sections to [...] adds df3e39f60b35 [InstrProfiling] Use !associated metadata for counters, da [...] adds bb6c23b1f507 [NFC][X86] Avoid redundant work inspecting callee adds 9d09db941ff8 [NFC][X86] Use CallBase interface to simplify code adds 591869025555 [flang][NFC] Rename complex type. adds f1ff6d210a5f [obj2yaml, yaml2obj] Use Hex64 for BBAddressMap fields. adds fbd55071788a [lldb] Use the host architecture in TestAppleSimulatorOSType.py adds 46e764a628da [x86] introduce no_callee_saved_registers attribute adds b545667d0a4e [OpenMP][Libomptarget] Remove possible harmful copy constr [...] adds 87f8a08ce36e [Utils] Add a switch controlling prefix warnings in Update [...] adds 342d4662e1c9 [mlir] Add custom directive hooks for printing mixed integ [...] adds 41877b82f072 AMDGPU: Fix dbg_value handling when forming soft clause bundles adds 0fa61304d247 [LoopVectorize] Relax a FCmpInst assert to dyn_cast after D95690 adds 98768bab19b2 [test] Fix unuses FileCheck prefixes in clang/test/Modules adds 3f8dda50cbc8 [test] Fix unuses FileCheck prefixes in lld adds 7a37d981d905 [llvm] Use pop_back_val (NFC) adds 094fc4d5cf9b [TableGen] Use ListSeparator (NFC) adds b167303b772d [TableGen] Use range-based for loops (NFC) adds ecb00a77624c [VFS] Add support to RedirectingFileSystem for mapping a v [...] adds 0b70c86e2007 clang-extra: fix incorrect use of std::lock_guard by addin [...] adds 327196d68858 [test] Fix unused FileCheck prefixes in compiler-rt/test adds 0426be3df618 [AArch64] Homogeneous Prolog and Epilog Size Optimization adds 21724ddcb703 [MLIR][TOSA] Comparison based elementwise operations for t [...] adds 45db9d4594bd [test] Fix unused FileCheck prefixes in lldb adds 80f539526eec [test] Default clang/test to FileCheck --allow-unused-pref [...] adds d475030dc28a [SCEV] Apply loop guards to divisibility tests adds a59283a74529 [test] Fix unused FileCheck prefixes in compiler-rt adds 86b249c040ca [ORC] Clear unused materializing info entries. adds af6be9a7bb0f [test] Fix unused FileCheck prefixes in clang-tidy and one [...] adds ab1d977a16c4 [test] Fix unused FileCheck prefixes in test/Reduce adds 8f7f2c4211ca Revert "[AArch64] Homogeneous Prolog and Epilog Size Optim [...] adds 6ee1f64a2e82 [NFC][Docs] Fix RAVFrontendAction doc's CMakelists.txt for [...] adds 4553821815eb [SelectionDAG] Prevent scalable vector warning from Comput [...] adds 49c9c3a59e21 [mlir][Standard] Extend n-D vector lowering to LLVM to [s| [...] adds 6bae5973c476 [CSSPGO] Call site prioritized inlining for sample PGO adds e7f9a834996f [RISCV] Replace NoX0 SDNodeXForm with a ComplexPattern to [...] adds 62af0305b7cc Added clamp i64 to i16 global isel pattern. adds ec043967ecb4 clang-format adds d722924f2091 Added comments. adds fce3230be2c8 Added early exit. adds d41b7fa9bf80 Renames adds 88a832aef1a6 Refactored the pattern matching. adds dae85e467141 Fixed the lit tests and a bug in the implementation. adds 9a8da909f192 Reverted unintended git-format change. adds f2ef2fbc692e Renamed identifiers in lit adds cdfd9b3bf52e Move Combiner to PreLegalize step adds 3a46502264b6 Move step to PreLegalizer adds 79e729bdf14c Fixed tests. adds 7b2e701906c6 Code changes yielded from review. adds ecbed4e0ab3e Resolve formatting changes. adds bcd6c2d2031a Updating formatting changes. adds 7d24026ed2b7 Formatting changes. adds 52bfb50145ab Formatting changes adds 6604d81e1bb3 Added and used new target pseudo for v_cvt_pk_i16_i32, cha [...] adds c781c2541244 Implemented a MED3_S32 GIR opcode. adds fa3e840d3d7d Removed the generic virtual register creations. Reworked t [...] adds 602896b9d2f2 Renamed med3 opcode, removed superfluous copy. adds e630dd476ca7 Added missing includes. adds 09508d284960 Reverted whitespace changes. adds 6c85e98f0642 Fixed includes. adds faeed774d157 Fixed includes. adds 508329922dad Removed Diff file. adds 677a3529d3e6 [AMDGPU] Add new short clamp pattern in GlobalISel. adds 9a03058d6322 [CSSPGO] Factor out common part for CSSPGO inline and AFDO inline adds 09cd849fdef2 Fix build break from D95024 adds fc22de82182e [AMDGPU] Clarify calling conv about inactive lanes adds b91afa474e12 [AMDGPU] Mark epilog restores as frame-destroy adds 0479c53b6c52 [dllimport] Honor always_inline when deciding whether a dl [...] adds 0409eb287414 [mlir] Keep track of region signature conversions as argum [...] adds 679ef22f2e55 Fold one-use variable into assert. NFCI. adds d4d4ceeb8f3b [SVE][LoopVectorize] Add masked load/store and gather/scat [...] adds 760e6c4ce583 [flang][driver] Disallow non-existent input files in the f [...] adds 64421988e395 [ARM] Regenerate LowOverheadLoops mir tests. NFC adds 3a65ec4bf96b Revert "Fix build break from D95024" adds 48ca6da9d2f5 Revert "[CSSPGO] Factor out common part for CSSPGO inline [...] adds 48230355e930 [ARM] Remove DLS lr, lr adds dc00c96b2d1b [OpenCL] Change extension handling for -fdeclare-opencl-builtins adds 4d904776a77a [X86][AVX] Add missing VEX_WIG tags from VPACKUSDW/VPHSUBD [...] adds 0a2a260aab17 [mlir][Linalg] Refactor Linalg vectorization for better re [...] adds 94fedd266125 [X86] Fix disassembly of x86-64 GDTLS code sequence adds d46a6b3d55e6 [X86][AVX512] Support variable-index vector insertion on A [...] adds 586df38478b2 [AMDGPU][MC] Corrected parsing of optional modifiers adds 94f540cc7ceb [mlir][Linalg] Fix unused variable warning in Release buil [...] adds fbeff2ec2bc6 [clangd] Report only decl of overridding method in xref. adds f2b4cc91e083 Revert "[test] Default clang/test to FileCheck --allow-unu [...] adds 8fce22888bd2 [mlir][Linalg] Fix and properly test CodegenStrategy API adds d6a06365cf12 [ASTMatchers] Fix matching after generic top-level matcher adds 00da32278826 NFC: Migrate SimpleLoopUnswitch to work on InstructionCost adds 3d3ca8f8ebc4 NFC: Migrate SpeculateAroundPHIs to work on InstructionCost adds 0f2be195d5e5 Revert "[lldb] Use current execution context in SBDebugger" adds 8c2e075c2cee [X86][SSE] LowerINSERT_VECTOR_ELT - pull out repeated EltS [...] adds c72257563347 [ARM] Select VINS from vector inserts adds 467a04560143 [ASTMatchers] Add matchers for decomposition decls adds a8105b3766e4 [clang-format] Add case aware include sorting. adds c4fe29e0e5b6 [ARM] Extra shuffle tests. NFC adds 4f1320b77d17 Revert "[InstrProfiling] Use !associated metadata for coun [...] adds 9e5fc578f99a [ASTMatchers] Ignore parts of BindingDecls which are not s [...] adds 6ac3fd970604 [clangd] Fix race in Global CDB shutdown adds 9b0b435d7931 [AVR][clang] Fix a bug in AVR toolchain search paths adds e6a061ed9f94 [NFC][InstCombine] Add tests for (~x) a>> y --> ~(x a>> [...] adds 485c4b552b71 [InstCombine] Host inversion out of ashr's value operand ( [...] adds b24e3cc5423c [mlir] Put template specialization in the same namespace adds 9a5dc01e4b65 [clang][PATCH][NFC] Correct test case related to review D95482 adds 5bbf39704c2b [OpenCL] Add diagnostics for references to functions adds 903a153409b8 Ensure that the matcher is instantiated adds 3a5adf84834a [ARM] Add MVE insert-of-extract pattern adds 288f762b6ff2 [PowerPC] Materialize 34 bit constants with pli on Power 10. adds ed8943c08769 [OpenMP][NFC] Adding FAQ Entry for errors with static libraries adds 1645f465be85 [CSSPGO] Factor out common part for CSSPGO inline and AFDO inline adds eb3426a528d5 [AIX] Improve option processing for mabi=vec-extabi and ma [...] adds b2b35697dc51 [mlir] Fix scf.for single iteration canonicalization check adds e901188cf9e3 [mlir][spirv] Define sp.VectorShuffle adds a2e791e39695 Revert "[mlir] Fix scf.for single iteration canonicalizati [...] adds 6b6ae583cf87 [AMDGPU] Save fp/bp after csr saves adds 8b898b19a8cb [AMDGPU] Remove unused tmp register adds 844f01fc9589 Fixed failing OpenCL test adds 2753722b0fc1 [ARM] Mark MVE_VMOV_to_lane_32 as isInsertSubregLike adds 3e09bc250044 [ConstraintElimination] Add nicer way to dump constraints (NFC). adds af43440bd2f4 [flang][NFC] Update #include and comment. adds ffca74b8b82f [OpenMP] Fix sign comparison warnings from GCC adds 3e780616c46e [ARM] Correct some tablegen operand types. NFC adds 50c523a9d440 [InlineFunction] Only update noalias scopes once for an in [...] adds ce33bd0b86e5 [ExpandReductions] add test for fmin with FMF; NFC adds 1560a0003224 [yaml2obj/obj2yaml/llvm-readobj] Support SHF_GNU_RETAIN adds 1477ed846508 [MC] Support SHF_GNU_RETAIN as section flag 'R' adds 81af8149d8cb [test] Add basic _Unwind_ForcedUnwind + exception tests adds abc145182ced [ConstraintElimination] Add test with pointer bitcast. adds 3e8ab54ba072 [MC] Upgrade DWARF version to 5 upon .file 0 adds 870a58a75889 [debugserver] Fix -Winconsistent-missing-override warnings [...] adds d3e2e3740d07 [CSSPGO] Passing the clang driver switch -fpseudo-probe-fo [...] adds 57bfa2ddb6bf [ELF] Delete unused --warn-ifunc-textrel adds a3cc99658d52 [libcxx] Implement the space function for windows adds 3a9d2f1488f0 [lld-macho][NFC] refactor relocation handling adds ca98c15f2335 [OpenMP] Fix iterations calculation for dependent counters. adds 9a62b7242aea [debugserver] Fix -Wunused-function warnings on arm64 adds 912306ef21d7 [RISCV] Use a ComplexPattern to merge isel patterns for ve [...] adds 51da12680f9d [ConstraintElimination] Fix -Wunused-function in -DLLVM_EN [...] adds ec6815a72dfc [debugserver] Fix -Wsign-compare warnings on arm64 adds f1bdf9fa9bc5 [mlir][NFC] Use explicit `mlir` namespace in generated code adds d8c373815d35 [mlir][NFC] Add missing include guards to MlirOptMain.h adds 7cc799849790 [mlir] Allow to use constant lambda as callbacks for `Type [...] adds 95935849881c [mlir] Print more verbose message in case of type inference error adds 39047f6c2e5e [debugserver] Fix -Wmissing-field-initializers warnings on arm64 adds 67dfe9c8d70c [mlir] Return new Operation from `Rewriter::replaceOpWithNewOp` adds c4fd1981a745 [RISCV] Correct types in tablegen multiclasses found by D95874. adds b4106f9c7b8c [RISCV] Fix incorrect RVV sdiv/udiv lowering adds bb0212929e36 Fix CMake LLVM_TARGETS_TO_BUILD "Native" option to work with JIT adds 5b3881691f33 [mlir] Delay adding the __resume function adds 2aa1af9b1da0 [MLIR] [CMake] Support building MLIR standalone adds b7d80058ff46 Fix namespace for MLIR Async Runtime adds 74c94b5d9c2b [test] Default clang/test to FileCheck --allow-unused-pref [...] adds dc6fadf70828 [flang] Detect UBOUND() error on assumed-size array adds aa39ddd0a320 [flang] Implement IEEE_SUPPORT_xxx inquiry functions adds b481cd519e07 Ensure that InstructionCost actually implements a total ordering adds d3950072161f [flang][NFC] Update #include. adds 3d89b3cbec23 [CSSPGO] Introducing distribution factor for pseudo probe. adds e2bd29a0d680 [flang][NFC] Update the CG rewrite pass. Add description a [...] adds ec10f0660963 [mlir][Pattern] Create a new IRRewriter class to enable sh [...] adds ff1147c36356 Revert "Ensure that InstructionCost actually implements a [...] adds 619e2e095fb1 [lldb] Convert assertTrue(a == b) to assertEqual(a, b) adds bab74864168b Disable CFI in __get_elem to allow casting a pointer to un [...] adds 29fffff8d36a Revert "Fix namespace for MLIR Async Runtime" adds 3fb83853791c [libc++] Add new queues for specific macOS system versions adds 0c71c914faa3 [libcxx] Implement the current_path function for windows adds 83d705adb2e0 [libcxx] Implement the canonical function for windows adds d8e90716dfd1 [ConstraintElimination] Skip pointer casts. adds e1a4322f8136 [dfsan] Clean TLS after sigaction callbacks adds 32e98f05fe10 Diagnose if a SLEB128 is too large to fit in an int64_t. adds 9dc06762470c [GWP-ASan] Add aligned allocations. adds 30973f6fe01c [GWP-ASan] Add locking around unwinder for atfork protection. adds 0dcf3324cfb4 Revert "[GWP-ASan] Add aligned allocations." adds 4f58b1bd2974 [AArch64] Homogeneous Prolog and Epilog Size Optimization adds 2569ab4deb40 [gn build] Port 4f58b1bd2974 adds dd4dbad87bd0 [test][NewPM] Pin various tests to the legacy PM adds efc5926c2060 [flang] Add TypeAndShape::MeasureElementSizeInBytes() adds eec87db2a66d [FileCheck] Make --allow-unused-prefixes cl::ZeroOrMore adds cf5c517c05e0 [mlir][Vector] Add lowering to LLVM for vector.bitcast adds 5b7619c90b1c [mlir] Fix scf.for single iteration canonicalization check adds 2668714747c5 [libc] Add hardware implementations of ceil and ceilf for [...] adds 02d4b365bf4f [GlobalISel] Check if branches use the same MBB in matchOp [...] adds 1e377a273f59 AMDGPU: Don't consider global pressure when bundling soft clauses adds af2cbe8effca AMDGPU: Fix adding extra operands for i128 asm constraints adds 608ee55a317f [lldb/test] Stop recording fundamental return types (NFC) adds b0869a7d72f1 [PowerPC] [NFC] fix wording typos adds 8178a55b2570 [VFS] Fix Wreturn-type gcc warning (NFC) adds fb7c36636ded [yaml2obj][wasm] Support numeric relocation type adds ad50c8633321 [clang-format] Fix MSVC "unsafe use of type 'bool' in oper [...] adds c90c261e44e7 [CSSPGO] Fix MSVC initializing truncation warning (NFC) adds de305b04257d [Statepoint] Handle 'undef' operand tied to def adds c97592c5df09 [clang-tidy] Fix crash in readability-identifier-naming check adds 3f568e1fbb41 [dfsan] Wrap memmove adds 4454a9cd77e7 [NFC] Fix typo in comment adds 98b71c53517f [Docs] Update HowToSubmitABug adds c7189ba78578 [RISCV] Add new vector instructions in v0.10. adds fcf03e728007 [OpenMP] Add OpenMP offloading toolchain for AMDGPU adds 63baeec66e7f [RISCV] Load/store vector mask types. adds b86e9c83a6d1 [gn build] Port fcf03e728007 adds c18231e3dda0 [CodeGen] Drop unnecessary const from return types (NFC) adds dc3d5453bc5f [Transforms/Utils] Use range-based for loops (NFC) adds 511c9a76fb98 [AsmPrinter] Use ListSeparator (NFC) adds 97ba5cde5266 [InstrProfiling] Use !associated metadata for counters, da [...] adds 40117b700f72 [libcxx] Implement the permissions function for windows adds cdc60a3b9aa5 [libcxx] Implement the read_symlink function for windows adds 08274d7d5db7 [clang-include-fixer] Pre-reserve vector size. NFC adds fae6d129dac2 [X86] Correct types in tablegen multiclasses found by D95874. adds d4626eb0bd5b [VPlan][NFC] Introduce constructors for VPIteration adds 369f7de3135a [LIBC] Add optimized memcpy routine for AArch64 adds 2cbcf3e297d1 [AArch64][SVE]Add cost model for broadcast shuffle adds d49efdc9696a Revert "[AMDGPU] Add a new Clamp Pattern to the GlobalISel Path." adds d38973aa4d6a [clang][AVR] Improve avr-ld command line options adds 9caf364d69db [OpenCL] Add cl_khr_subgroup_ballot to TableGen BIFs adds e6a62ac62571 [OpenCL] Add cl_khr_subgroup_non_uniform_vote to TableGen BIFs adds 5bc6e75386e7 [Flang][OpenMP] Add semantic checks for invalid branches i [...] adds 54afcade3bbc [clangd] Report xref for base methods. adds 3fda262b7d7b [clang][AVR][NFC] Fix a typo adds dd2dac2fd076 Fix MLIR Async Runtime DLL on Windows adds e635feb15a91 [OpenCL] Fix address space in binding of initializer lists [...] adds e48f444751cf [Sema] Fix -Warray-bounds false negative when casting an o [...] adds 7a45f27ba156 [OpenCL][Docs] Fix command line flag in the example. adds 32b7c2fa42a2 [X86][SSE] Support variable-index float/double vector inse [...] adds 916c4121c10b [LoopVectorize] add test for fake min/max; NFC adds 9719f17011a2 AMDGPU: Move handling of allocation of fixed ABI inputs adds e59d336e75f4 [test] Use host platform specific error message substituti [...] adds 06829034ca64 Revert "[ConstantFold] Fold more operations to poison" adds 26ec78538638 [AMDGPU] Fix multiclass template parameter types. NFC. adds be0bf04b19ff [ConstraintElimination] Add some tests with conds in loop header. adds 81b69879c946 [FPEnv][X86] Platform builtins edition: clang should get f [...] adds 34eb0adaa9cd [flang] Add -fsyntax-only to f18; retain -fparse-only synonym adds 3562d253dacf [Hexagon] Add ELF flags for Hexagon V68 adds 93afc3452cd4 [dfsan] Clean TLS after signal callbacks adds 4463e39d91c6 [flang][NFCI] Relpace `LoopOp` Op with `DoLoopOp` Op in FI [...] adds ddc2f1e3fb4f [DWARF] Location-less inlined variables should not have DW [...] adds daaa0e350127 [VPlan] Manage induction value creation using VPValues. adds d32deaab4d53 Revert "[DWARF] Location-less inlined variables should not [...] adds 3c31b78455da [OpenMP] Fixed an issue that taskwait doesn't work on deta [...] adds f2879559ac11 [flang] Enable FIR types and Dialect round trip tests adds 34da12dd1fb3 [DAGCombiner] Remove (sra (shl X, C), C) if X has more tha [...] adds 6038d68bafa4 [AMDGPU] Added -mcpu to couple more tests. NFC. adds 477e3fe4f874 Revert "AMDGPU: Don't consider global pressure when bundli [...] adds d81069e796f7 [scudo/standalone] Use zx_system_get_page_size() on Fuchsia adds 09fe23a61c62 [gwp_asan] Use zx_system_get_page_size() on Fuchsia adds 5580fa10dbda [lldb] Fix debugserver-entitlements.plist path adds d886da042c65 RegisterCoalescer: Prune undef subranges from copy pairs in loops adds 163dcd851309 [lld-macho] Associate each Symbol with an InputFile adds f843bb82c042 [lld-macho] Force-loading should share code path with regu [...] adds 4b2169fb6b3c [lld-macho] Remove stray ehFrame change adds 2d2e0000d31f [lld-macho] Rename VERSION CONTROL to VERSION TARGETING in [...] adds 15aa78abb6ca [sanitizer_common] Use zx_system_get_page_size() on Fuchsia adds bbb755540385 [libc][NFC] Move generic math implementations to the gener [...] adds eb5c0a90e7d9 [dfsan] Test IGN and DFL for sigaction adds 15f26c5f5191 [dfsan] Wrap strcat adds 2018dafce50c [flang] Fix calls to LBOUND() intrinsic for arrays with lo [...] adds 39fbb5c3e307 RegisterCoalescer: Fix not setting undef on coalesced subr [...] adds 8a43ec7faa27 Set GPU context before {cu,hip}MemHostRegister. adds 62ce4b048ff7 [GlobalISel] Combine narrowScalar of G_ADD and G_SUB. NFC adds 4a35941dbde6 Delete CUDA context after linking device code. adds 0b2af1a28894 [NFC][CUDA] Refactor registering device variable adds b8f13db5b7aa [SampleFDO][NFC] Detach SampleProfileLoader from SampleCov [...] adds 554cf3729e65 [clang-tblgen] AnnotateAttr::printPretty has spurious comm [...] adds 0bb198510210 [Hexagon] Add LLVM instruction definitions for Hexagon V68 adds 8d73bee4edc2 [mlir] Add gpu async integration test. adds 6b14c1268849 Fix overflowing signed left shift, found by ubsan buildbot. adds 9da05cf6ed16 [asan] Fix pthread_create interceptor adds f02054460137 [NewPM][HelloWorld] Move HelloWorld to Utils adds ea5b75de4999 [lld-macho] Try to fix Windows build adds 9db61142965e Add API for adding arguments to blocks adds d41c6d51cbad [libc++] Rationalize our treatment of contiguous iterators [...] adds 4dc08cc3aa41 [Coverage] Propogate counter to condition of conditional operator adds 98e50a7d4c12 [lldb] Honor the CPU type & subtype when launching on macOS adds b3901ef09c74 [lldb] Check for both Lua 5.3 and 5.4 error messages in th [...] adds 1a13ee1efb62 [GlobalISel] Add sext(constant) -> constant artifact combine. adds b15cbaf5a03d PR49020: Diagnose brace elision in designated initializers [...] adds 669ddd1e9b12 Turn on the new pass manager by default adds b0a8e41cfff7 Revert "[LTOCodeGenerator] Use lto::Config for options (NFC)." adds 0a17664b47c1 Revert "[LTO] Add option enable NewPM with LTOCodeGenerator." adds 7db390cc7738 Revert "[LTO] Use lto::backend for code generation." adds 1f06f41993b6 PR44325 (and duplicates): don't issue -Wzero-as-null-point [...] adds c0199b2a2170 [clang-tidy] Use new mapping matchers adds 26e9c99010b6 [Docs] Add some documentation for constructor homing, a de [...] adds 493f1407927c [libc++] [P0879] constexpr std::sort adds a1f6bb20db14 [AArch64][GlobalISel] Emit G_ASSERT_ZEXT in assignValueToA [...] adds b9953141439b Revert "[InstrProfiling] Use !associated metadata for coun [...] adds 56fcd4ea8daf [AArch64][GlobalISel] Change store value type from p0 -> s [...] adds c82b24f4756e [CSSPGO][llvm-profgen] Pseudo probe based CS profile generation adds e3bb1c80fe68 [lldb] Rollback to using i386 for the watch simulator adds 26b5be66f9c5 [OpenMPIRBuilder] Implement collapseLoops. adds 0f0ce3c12ede [OpenMP][NVPTX] Take functions in `deviceRTLs` as `convergent` adds a1d5bdf8192f Make the folder more robust against op fold() methods that [...] adds c95c0db2eb68 [MLIR] Fix building unittests in in-tree build adds 0609f257dc2e [CSSPGO][llvm-profgen] Compress recursive cycles in callin [...] adds 1714ad233629 [CSSPGO][llvm-profgen] Aggregate samples on call frame tri [...] adds 781a1b1e3683 [test] Pin spir-codegen.ll to legacy PM adds aade0ec23b59 Fix the guaranteed alignment of memory returned by malloc/ [...] adds b4de30f6afe4 [Support] Drop unnecessary const from return types (NFC) adds 643c00f717a2 [TableGen] Use ListSeparator (NFC) adds be37475897c1 [Transforms/IPO] Use range-based for loops (NFC) adds 9511fa2ddab7 [NFC][Coroutine] Remove redundant comment adds 0ed758b26041 [lldb] Convert more assertTrue to assertEqual (NFC) adds b42ccdf38fe3 [NFC] Fix the noprofile attribute comment adds a2c1054c303f [ASTReader] Always rebuild a cached module that has errors adds 08e8bb60cf99 Revert "[CSSPGO][llvm-profgen] Aggregate samples on call f [...] adds 6bccdcdb350d Revert "[CSSPGO][llvm-profgen] Compress recursive cycles i [...] adds ac14bb14e7e4 [CSSPGO][llvm-profgen] Compress recursive cycles in callin [...] adds a2fdf9d4d734 [hip][cuda] Enable extended lambda support on Windows. adds 1029c82c1e19 [mlir][Linalg] NFC - Extract a standalone LinalgInterfaces adds cde8d2fddbff Fix miscompile when performing template instantiation of n [...] adds 3b9de993c9df Give this test a target triple. adds f245b7ad36ff [mlir][Linalg] Generalize the definition of a Linalg contraction. adds 6c1a23303de9 [Syntax] Support condition for IfStmt. adds 5eec9a380a24 [clangd] Detect rename conflicits within enclosing scope adds 6c59dc474dcc [AMDGPU] Save all lanes for reserved VGPRs adds e3f02302e318 [Support] Indent multi-line descr of enum cli options. adds 225ccf0c50a8 [clang][cli] Command line round-trip for HeaderSearch options adds 6625680a581c [clang-cl] Remove the /fallback option adds 5b91060dcc2e [mlir] Apply source materialization in case of transitive [...] adds aa56b30014d9 [lldb] Make TestLocalVariables.py compatible with the new [...] adds ba87f99168c9 [mlir] make vector to llvm conversion truly partial adds 649a3d00df93 [ARM] Handle f16 in GeneratePerfectShuffle adds 8998f5843503 Re-land D94976 after revert in e29552c5aff6 adds f4ac9f033406 [mlir][Linalg] Drop SliceOp adds 8f69da9f9759 [ElementCount] NFC: Set 'const' qualifier for getWithIncre [...] adds 26ca503bd24c [gn build] (manually) port 0609f257dc2e2c3 adds 4874ff024179 Revert "[hip][cuda] Enable extended lambda support on Windows." adds fa2cdb81407b [X86] Remove stale TODO comment. NFC. adds 3a1513c142f4 [flang][driver] Add forced form flags and -ffixed-line-length adds 62e4f22e297a [clang] Add AddClang.cmake to the list of the CMake module [...] adds 83e2710eb014 [AVR] Remove an assertion that causes generic CodeGen test [...] adds 6054a456daf3 AMDGPU: Add support for amdgpu-unsafe-fp-atomics attribute adds 09c18a6606e1 [mlir] Return scf.parallel ops resulted from tiling. adds 0c65993be186 [OpenCL] Fix default address space in template argument de [...] adds 703f6a6828b5 [ConstraintElimination] Support conditions from loop preheaders adds 0fb4341519ef [OpenCL][Docs] Link page explaining tooling for offline co [...] adds 75b2555d6ef4 NFC: Migrate LoopUnrollPass to work on InstructionCost adds d06e94031bcd [flang][driver] Add PrescanAction frontend action (nfc) adds c8e6cde95c8c [Dexter] Avoid infinite loop in dbgeng driver adds 85e8e6246e0f [AVR] Fix 14 Generic CodeGen tests by making address space [...] adds 0d890e4ce4f4 [AVR] Add 'XFAIL' to the remaining failing Generic CodeGen [...] adds 31b85e1c0bd9 [X86] Use VT::changeVectorElementType helper where possibl [...] adds b51756819a85 [libc++] Rename include/support to include/__support adds b10df8f7a594 [AVR] Fix up a few accidentally-regressed Generic CodeGen [...] adds 9d230295d925 [InstCombine] add tests for demanded/known bits of shifted [...] adds bc097f645e0d [Hexagon] Add clang builtin definitions for Hexagon V68 adds e275e629830f [libc++] Adds a make_string test helper function. adds a83475d34b45 [Hexagon] Add -mv68 option to driver adds 985a42fdf8ae [flang][driver] Add support for `-J/-module-dir` adds 1d51c699b9e2 [clang][Arm] Fix handling of -Wa,-march= adds 85b9c5ccc172 [libc++] Fix libcxx build on 32bit architectures with 64bi [...] adds 76fc35752d19 [libc++] Make feature-test macros consistent with availabi [...] adds 3869309a0c92 [CSSPGO][llvm-profgen] Aggregate samples on call frame tri [...] adds 1700ea730287 [libc++] Remove the ability to use braced-init for filesys [...] adds ba000628bdbd [flang][driver] Fix reading from stdin when using `-test-io` adds 727bd89b605b [lldb] Simplify the logic to detect compiler flag support adds e4a503a26d55 [mlir][Linalg] Introduce a ContractionOpInterface adds b3bb5c3efc97 [AMDGPU][GlobalISel] Use scalar min/max instructions adds d84e5fdac1a6 [AMDGPU][GlobalISel] Fix v2s16 right shifts adds 07fc85289713 [mlir][ODS] Small fixes for ODS classes adds eecbb1c77655 [llvm-objdump] --source: drop the warning when there is no [...] adds cafdf46878f4 [mlir][ODS] Add explicit namespace to `ViewLikeInterface` [...] adds 01b3627c71e9 [examples] Fix Target does not support MC emission in ParallelJIT adds b3165a70ae83 [ELF] Allow R_386_GOTOFF from .debug_info adds ed399d508ff6 [ELF] Make SHF_GNU_RETAIN sections GC roots adds 953086ddbb59 [mlir][ODS] Use StringLiteral instead of StringRef when ap [...] adds 215441fcb71d Remove dead code from Linalg vectorization to fix GCC warn [...] adds 567b3f8841d0 [OpenMP][deviceRTLs] Drop `assert` in common parts of `dev [...] adds 144ca1e5bc1c [PS4] Allow triple to reflect the new company name. adds 50578cf33922 [AMDGPU] Add f16 to i1 CodeGen patterns. adds 91e7a1713332 [NFC][llvm-mca] Fix compiler warning adds b8b054aa8aac Reland "Ensure that InstructionCost actually implements a [...] adds 056d31dd2a04 [ExpandReductions] fix FMF requirement for fmin/fmax adds f9f6b4f30b76 [mlir] Silence GCC warnings adds 57a371d70108 Remove overzealous verifier check on DW_OP_LLVM_entry_valu [...] adds 63dc26450b34 Revert "[mlir][ODS] Use StringLiteral instead of StringRef [...] adds 36496cc2992d [lldb-vscode] correctly use Windows macros adds e10b73f6463f [CSSPGO][llvm-profgen] Merge and trim profile for cold con [...] adds 644ef580735c Print the "no plugin" warning only when there is no plugin adds be9889b350f4 [MemorySSA] Don't treat lifetime.end as NoAlias adds 1361c5e7d703 [libc++] Add format check to CI adds 8cc9c42a0c26 [TargetLowering] Use LegalOnly operand to isOperationLegal [...] adds e8a2b7c91563 [clangd] Improve name conflict detection adds ae7e84285fb3 [flang][NFC] Rename IntType to IntegerType. adds cd2f65b71a42 Correct some confused diagnostic terminology adds aecdf15cc7f8 [ARM] Do not emit ldrexd/strexd on Cortex-M chips adds fcb90cbd3b4a Fix miscomputation of dependence for elaborated types that [...] adds eb4ab3358cd4 [CodeComplete] Guess type for designated initializers adds 0211877a0754 [HIP] Add __managed__ macro to header adds 042db54b2692 [mlir] Small touchups to LangRef attribute section adds dd5c2b8de92d [sanitizer] Add suffix to report file name adds 1484ad4137b5 Revert "[BuildLibcalls, Attrs] Support more variants of C+ [...] adds ab243efb261b Don't infer attributes on '::operator new'. adds b6ffece32035 Revert "[libc++] [P0879] constexpr std::nth_element, and r [...] adds bdb40dd14e84 [flang][msvc] Reapply "Explicitly reference "this" inside [...] adds 9673a0099536 [flang] Remove dims type and gendims op. adds e355110040d1 [CUDA][HIP] Fix checking dependent initalizer adds e21adfa32d88 [mlir] Mark LogicalResult as LLVM_NODISCARD adds 9ba623c655e9 [asan] Add %d variable to external_symbolizer_path option, [...] adds 4737aab53d7f Fix a test case after committing D94563. adds dd9e21901437 [CSSPGO][llvm-profgen] Fix bug with parsing hybrid sample [...] adds 8d7d2deb3790 Fix test case from D94563. adds 16fb1c7aaeba [RISCV] Add i8/i16 test cases to div.ll and i8/i16/i64 to [...] adds 807a8daf1b2e fix -Werror build issue. adds 96fb49c3ff8e [AST] Update LVal before evaluating lambda decl fields. adds b68a6b09e60a [OpenMP][libomptarget] Fixed an issue that device sync is [...] adds 3e5ce49e5371 [LV] Unconditionally branch from middle to scalar preheade [...] adds 56fa34ae3570 DebugInfo: Temporarily work around -gsplit-dwarf + LTO .de [...] adds 758928e3b86e [sanitizer] Fix the test on android adds 4cb7d034816c Add missing test update from 3e5ce49 adds 698c6b0a099b [WebAssembly] Support single-floating-point immediate value adds 95da64da23ac [WebAssembly] Use single-threaded mode when -matomics isn' [...] adds 11ef356d9e3a [TargetLowering] Use Align in allowsMisalignedMemoryAccesses. adds 1ac98044dfc2 [X86] Generate unaligned access for fixed slots in unalign [...] adds 25ff302a79f1 [RISCV] Split vrgather intrinsics into separate vrgather.v [...] adds 6b280ce34c13 [RISCV] Use LLVMScalarOrSameVectorWidth to make avoid need [...] adds e5269da9794f [ARM][WebAssembly] Fix incorrect MCOperand::createDFPImm a [...] adds 68d6918e7a13 [MC] Add createFPImm/isFPImm/setFPImm to smooth migration [...] adds dc6a5e070d1b [VE] Fix allowsMisalignedMemoryAccesses after D96097 adds 8d4cd2da1f26 [MC] Add isFPImm after D96091 adds 039567b664b4 [Darwin] Switch to new logging api for sanitizers adds 50e4e385a4be LLVMgold.so: Fix tests after D95380 adds d29562b29c60 [IR] Drop unnecessary const from return types (NFC) adds 5438e079b118 [GlobalISel] Use ListSeparator (NFC) adds fb74e1e78a27 [Transforms/Scalar] Use range-based for loops (NFC) adds bca0619a1bca [flang] Adapt mlir based error status handling in `tco` tool adds 6c097f73ca03 [Test] Add more tests demonstrating oddities in behavior of LSR adds 98d9f2dcaca0 [lldb/test] Reduce API test tools configuration boilerplate adds b90c4907ae81 [lldb/cmake] Reduce duplication in generation lldb-dotest adds a5b627aa4fe7 [OpenCL] Introduce new language options for OpenCL keywords. adds 7f58196ec797 [mlir][linalg] Linalg.fill on tensor should not have side-effects adds b0f4ffbfaa61 [llvm-objdump] Fix missing first line of license in header file adds 6e1afd858757 [lldb][NFC] Minor comment and inlining fixes for Args adds 502a67dd7f23 [CostModel] Remove VF from IntrinsicCostAttributes adds af48d2bfc23f [RISCV] Add patterns for scalable-vector fsqrt adds c3eb2da6c411 [RISCV] Optimize sign-extended EXTRACT_VECTOR_ELT nodes adds e046c0c28b10 [RISCV] Support scalable-vector integer reduction intrinsics adds 4b15156dca32 [NFC] inline variable adds 79b3ab725d31 [NFC] Simplify expression adds 91698fe45f60 [clangd] Take into account what is in the index (symbols, [...] adds 3d257fde75f8 [AArch64][SVE] Coalesce ptrue instrinsic calls where possible adds 2a957e3e877e DWARFDebugFrame.h - fix Wdocumentation warning. NFCI. adds edc8f0b407a1 TypeMismatchCheck.cpp - fix Wdocumentation warning. NFCI. adds 0712c2a2b895 CodeGenPassBuilder.h - fix Wdocumentation warning. NFCI. adds 89edda7084b3 IROutliner.cpp - fix Wdocumentation warnings. NFCI. adds 476b912e7c95 SampleProfile.cpp - fix Wdocumentation warning. NFCI. adds ba99ac37dca4 AArch64LowerHomogeneousPrologEpilog.cpp - fix Wdocumentati [...] adds f7d07dbb2972 IROutliner.cpp - fix Wdocumentation warning. NFCI. adds ef9e1e5a5965 [mlir][Linalg] Add option to anchor on func name in TestLi [...] adds 78935ea1e715 [Test] Add tests demonstrating missing case of usub with o [...] adds 7fe41ac3dff2 Revert "[LV] Unconditionally branch from middle to scalar [...] adds 0fcbbde2c7b0 [mlir][Linalg] NFC - Refactor vectorization to be more composable adds b40f9fb61d10 [mlir][Linalg] Fix spurious test change adds 45ccfd9c9d03 Treat opencl_unroll_hint subject errors as semantic rather [...] adds f349abc265eb [mlir] Add `const` qualifiers to `AffineMap` methods adds 22302b2be0c0 [LoopVectorize][ARM] Regenerate mve-gather-scatter-tailpre [...] adds 447dc856b243 Revert "[PowerPC] [Clang] Enable float128 feature on P9 by [...] adds d1978fa4bf0d [clangd] Deduplicate scopes in IncludeFixer queries adds 1b101038dc66 [mlir] Turn Linalg to LLVM into a partial conversion adds 6da8d6c68f6f [mlir][Linalg] NFC - Improve usage of mlir::linalg::isaCon [...] adds 3fe3946d9a95 [ObjC][ARC] Use operand bundle 'clang.arc.rv' instead of e [...] adds 2fbbb18c1dbe Revert "[ObjC][ARC] Use operand bundle 'clang.arc.rv' inst [...] adds 874ce9b80f87 [mlir][vector] Add patterns to cast away leading 1-dim adds 538677abbde4 Add an API to simplify setting TraversalKind in clang-tidy [...] adds 2cba22c23a76 [clang-tidy] Simplify implementation of container-size-empty adds 8a7f5ad0fdbc We can only move static allocas into the resume entry points adds 4a64d8fe3924 [ObjC][ARC] Use operand bundle 'clang.arc.rv' instead of e [...] adds 9f622b3d5d6a [mlir][spirv] Add more vector conversion patterns adds 8dae90997af7 [mlir][vector] Add constant folding for fp16 to fp32 bitcast adds 42e018997b23 [OpenCL] Add cl_khr_subgroup_shuffle* to TableGen BIFs adds a0749f9bcc7c [RGT][ProfileData] Correct a test assertion adds 38f28f4621ed [Test] Fix test case demonstrating oddities in behavior of LSR. adds 4cbea09431cd [ASTMatchers] Fix segfault when Action is nullptr adds d88c55ab95c9 [OpenCL] Add macro definitions of OpenCL C 3.0 features adds 22ebbc476557 LoopUnrollAndJam] Only allow loops with single exit(ing) blocks adds 01bf529db2cf Recommit of a2fdf9d4d734732a6fa9288f1ffdf12bf8618123. adds 1d0b02368eb1 Drop LLVM_i1, LLVM_i8, LLVM_i32, LLVM_IntBase types adds e5228ef556e5 [lldb] Emit type annotation in SWIG generated Python code. adds fed995ef9020 [clangd] Trace queue state for each TUScheduler action. adds bd1009224ac1 [MSP430] Fix multiclass template parameter types. NFC. adds 5d9565634c97 Revert "Revert "[libc++] [P0879] constexpr std::nth_elemen [...] adds 39ceb5c9cfe1 [gn build] Turn on new pass manager by default adds 04766c401ba5 [AMDGPU] Add Fiji target in fptosi/fptoui instruction-sele [...] adds 5f4d7b2f0ab2 [ELF] Improve --icf=safe diagnostic adds 0f3fd3b2810d [dfsan] Add thread registration adds a740af4de970 [CodeView][DebugInfo] Update the code for removing templat [...] adds 1b81117f88e4 [DAGCombiner][SVE] Fix invalid use of getVectorNumElements [...] adds 34f3249abdff [DebugInfo] Fix error from D95893, where I accidentally us [...] adds 00a62547da7e Stop traping on sNaN in __builtin_isnan adds c90c8d38d38e [libc] Add aarch64 flavors of floor, round, sqrt and trunc. adds ea3574561020 [flang][NFC] Update comments. adds a1a1d338e99d [flang][NFC] Make KindTy consistent and consistently used. adds e3c0b0fe0958 [WebAssembly] locals can now be indirect in DWARF adds 2303e93e666e [Codegen][ReplaceWithVecLib] add pass to replace vector in [...] adds 3d10a0bdabaa [Reassociate] add test for shl+or; NFC adds 8d9527a0bfc8 [PhaseOrdering] add test to show combined result of reasso [...] adds fab194898b5e [lic++][docs] Explain noexcept policy for narrow contracts. adds 526c0955c08b [NVPTX][NewPM] Temporarily disable NVPTX passes in new PM [...] adds 3c767b96dcc5 [RISCV] Correct types in tablegen multiclasses found by D95874. adds c981f6f8e16e Revert "[Codegen][ReplaceWithVecLib] add pass to replace v [...] adds b008ea304d43 [CUDA][HIP] Fix device variable linkage adds 85167fb7c292 [libc++] Further improve the contiguous-iterator story, an [...] adds f6342806dbfc [flang][fir] Add FIR's vector type. adds 4d292d531bea [libcxx] Use the posix code for directory_entry::__do_refresh adds d4f4e723d0b4 [libcxx] Implement temp_directory_path using GetTempPath o [...] adds a34b8b879e34 Various minor fixes for python 3 adds 9fd9b5a9c9ec Don't emit coverage mapping for excluded functions adds ec04e2850adc Allow SmallPtrSet to be used with a std::insert_iterator adds 5f76044c2512 [gn build] enable new pass manager more, follow-up to 39ceb5c9cfe adds 5e5b2cb131c2 [WebAssembly] Prevent data inside text sections in assembly adds 38a285885dd5 [clang][emscripten] Add builtin define for __EMSCRIPTEN_PT [...] adds a4fa667dee60 [libc++abi] Disable _Unwind_ForcedUnwind + exception tests [...] adds 7630520ae3c5 [mlir][vector] Add pattern to shuffle bitcast ops adds 53fcf6bb6271 [libc][aarch64] Enable a bunch of math functions. adds ac1242bce365 [debugserver] Fix more warnings in DNBArchImplARM64 adds 28c6b1e5522f [lldb] Re-enable TestExprsChar on arm64 adds a872ee2f36d1 [WebAssembly] ensure .functype applies to right label in a [...] adds c3e4f3b231db [lld-macho] Fix alignment & layout to match ld64 and satis [...] adds 917976471068 SPARCv9: recognize SIR trap instruction adds 79f46a30c2c4 Have stripDebugInfo() also strip !llvm.loop annotations fr [...] adds 0453d2ddb474 Add a link to the LLVM Dev recording from the MLIR tutoria [...] adds d6efb6fc86a6 Rework ExecutionEngine::invoke() to make it more friendly [...] adds 801d9cc7b949 [CSSPGO] Use merged base profile for hot threshold calculation adds 853a2649160c [AsmPrinter] __patchable_function_entries: Set SHF_LINK_OR [...] adds 7725b81822f4 [AMDGPU] Drop unnecessary const from a return type (NFC) adds aa5c09bead26 [llvm] Fix header guards (NFC) adds ea3175c15b60 [Transforms/Instrumentation] Use range-based for loops (NFC) adds 6a1235211dab [ELF] --gc-sections: collect unused SHF_LINK_ORDER .gcc_ex [...] adds e44a10094283 .gcc_except_table: Set SHF_LINK_ORDER if binutils>=2.36, a [...] adds 05c6c648ece3 [MLIR] [affine-loop-fusion] Fix a bug about non-result ops [...] adds ae27274b2ffe NFC: Migrate LoopFlatten to work on InstructionCost. adds 0f435a544a60 [AArch64] Correct some tablegen operand types. NFC adds 79a6cfc29eb3 NFC: Migrate LoopIdiomRecognize to work on InstructionCost adds ed41945faada [WebAssembly] Fix call unwind mismatches adds 9f770b36cbf6 [WebAssembly] Fix catch unwind mismatches adds 3c9073864ceb [Hexagon] Fix multiclass template parameter types. NFC. adds 859e66ff5567 [Sparc] Fix multiclass template parameter types. NFC. adds 518af8df44f4 [PowerPC] Fix multiclass template parameter types. NFC. adds e11729592266 [X86][AVX] canonicalizeLaneShuffleWithRepeatedOps - merge [...] adds be0efa1f2368 [WebAssembly] Handle EH terminate pads for cleanup adds 4af73572c744 [gn build] Port be0efa1f2368 adds 5afdd64a535c [WebAssembly] Update InstPrinter and AsmParser for new EH [...] adds 3a27933ec285 [LTT] Don't attempt to lower type tests used only by assumes adds 624ce59bbab2 [LSR] Add test for multi-edge latch (NFC) adds 378f4e5ec26c [AssumptionCache] Do not track llvm.assume calls (PR49043) adds b7d870eae7fd [AssumptionCache] Avoid dangling llvm.assume calls in the cache adds 6f4f0efd893d [X86] Don't pass a 1 to the second argument of ISD::FP_ROU [...] adds b3ec6a602db5 [IR] Drop unnecessary const from return types (NFC) adds 3289759b29a5 [TableGen] Use ListSeparator (NFC) adds 28d31320894c [Analysis] Use range-based for loops (NFC) adds 4b5dbc7a3b98 [ELF][test] Improve aarch64 tests adds 3cc37622921f [lldb] Use assertIn/NotIn over assertTrue/False (NFC) adds e6810cab09fc [Polly] Fix build after AssumptionCache change (D96168) adds 14da287e1884 [ConstraintElimination] Extend test coverage. adds 5f8ed1b2205d [TableGen] Make all the fields in PatternToMatch private. NFCI adds 853c52c988d4 [ConstraintElimination] Require GEPs to be inbounds for de [...] adds 598ceb25d4a4 [X86][AVX] Fold extract_subvector(splat, c) -> extract_sub [...] adds 86dabf4226af [DAG] SelectionDAG::isSplatValue - handle OR/XOR cases adds 79fedadd6af8 [ASTMatchers] Add static constructor for ArgKinds of Matchers adds e12d8279915c Make it possible to store NodeKinds in ArgKind adds 6fd91be35444 [Reassociate] allow or->add with shl operands adds d3bccdcd50e3 [ASTMatchers ]Make MatcherDescriptors indicate the node ty [...] adds 45e210dbebfa [ASTMatchers] Make it possible to build mapAnyOf through t [...] adds 8021078bc993 [ASTMatchers] Change internal method API adds 816cc4328127 [ASTMatchers] Extract parsing of bind token from the bind id adds 04b69d9a6013 Add clang-query support for mapAnyOf adds ddca007a291b Add code complete support for mapAnyOf adds 5229edd66742 [clang-tidy] fix modernize-loop-convert to retain needed a [...] adds 7b9f6c2d4283 [SelectionDAG] Drop unnecessary const from a return type (NFC) adds 92a6055835e2 [TableGen] Use ListSeparator (NFC) adds be23012d5a84 [Transforms/Utils] Use range-based for loops (NFC) adds a14a59f2f2d8 [ConstraintElimination] Add additional tests. adds 3bb6dc0b268b [LV] Replace some uses of VectorLoopValueMap with VPTransf [...] adds ca268ed28520 [ConstraintElimination] Decompose zext for unsigned compares. adds 980d28d9556a ELFObjectWriter: Don't sort local symbols adds 60420096332e [MC][test] Improve STT_FILE tests adds 09294642bea1 ELFObjectWriter: Make STT_FILE precede associated local symbols adds d3e13b58cd08 ELFObjectWriter: Don't de-duplicate STT_FILE symbols adds d72859ffa237 [scan-build-py] Update scan-build-py to allow outputing as SARIF adds 0fc1738eb75d [Test] Add failing test for PR49087 adds 035abe30c9a5 [mlir][ODS] Allow to specify custom namespace for `NativeOpTrait` adds 9abd8c1a4c38 [elf-core] Improve reading memory from core file adds 0e07383433d0 [clang][cli] Generate and round-trip analyzer options adds 7827753f9810 Reorder MLIRContext location in BuiltinAttributes.h adds 511dd4f4383b Revert "Reorder MLIRContext location in BuiltinAttributes.h" adds 0c42d87ea8e0 [clang][cli] Generate and round-trip preprocessor options adds 1b435eb8f3b7 [ARM] i16 insert-of-extract to VINS pattern adds c1b482e726a9 [clang][index] Mark file as C++ in parse-all-comments test adds 0ebf904bafce [modules] Put Frontend/OpenMP headers into a Clang module [...] adds bff6d9bb0f6d [clang][cli] Report result of ParseLangArgs adds bec6b5e3cec7 [LLDB] Disable TestExprsChar.py, still fails on Arm/Linux adds 8561ad9296b7 Use remote regnums in expedited list, value regs and inval [...] adds 63623982e1ad [clang][cli] NFC: Mirror CreateFromArgs order in generateC [...] adds 6039f821456f Revert "[clang][cli] Report result of ParseLangArgs" adds db5abfbbb477 [WebAssembly] Fix multiclass template parameter types. NFC. adds c2c83e97c3ac Revert "Revert "Reorder MLIRContext location in BuiltinAtt [...] adds 3bbaece5a027 [Analysis] Remove unused functions from TargetLibraryInfo adds b46aac125d52 [RISCV] Support the scalable-vector fadd reduction intrinsic adds e05c10380ce7 [DebugInfo] Re-engineer a test to be stricter, add XFails adds d813c37fc7ce [LLDB] Fix buildbot regression in symbol-binding.test adds a016374d079b [OpenCL] Do not enforce ASTContext for OCL2Qual adds ba8637ca84e0 [ValueTypes] Fix size of nxv1f16 (32 -> 16). adds 168ccc8ecb65 [AMDGPU][MC][GFX10] Improved errors reporting for invalid [...] adds 183fe9ddf254 [ARM] Add some float Biquad cases showing difficult shuffl [...] adds f953b3cce6c8 [ARM] Testing for stored extracted values. NFC adds 4fd29e4fd3c5 Follow up to e05c10380ce7: add aarch64 to test XFails adds 05433a8d034f [AMDGPU][MC] Corrected error position for invalid dim modifiers adds 11e415dc908e [ARM] Make v2f64 scalar_to_vector legal adds 86bde76b2905 [MLIR][LangRef doc] Fix a small typo. adds f89f6d1e5d7d [AMDGPU]: Fixes an invalid clamp selection pattern. adds a39bcbca92e1 [lldb] Debugger: reuse ExecutionContextRef to create Execu [...] adds 36de94cf54ef Reland "[lldb] Make CommandInterpreter's execution context [...] adds f9c5e1664e08 [lldb/tests] Un-skip TestGuiBasicDebug.py on Arm and AArch64 adds 05d7d6949c7c [lldb/tests] Removed add_test_categories decorator for pyt [...] adds e22677bbdbdc Reapply "[clang][cli] Report result of ParseLangArgs" adds f74318491134 [clang][CodeComplete] Fix crash on ParenListExprs adds 9083d0a40d98 Revert "[Sema] Fix -Warray-bounds false negative when cast [...] adds 6ade2dea7bd4 Revert "DebugInfo: Temporarily work around -gsplit-dwarf + [...] adds c1d45abda5c8 Revert "Re-land D94976 after revert in e29552c5aff6" adds d8323b1a86dd [AMDGPU] Generate test checks and add GFX10 test coverage adds 1f1f037ed310 [ConstraintElimination] Improve index handing during const [...] adds 88d5c4c2eeb6 [MLIR][SPIRV] NFC: Split serialization code among multiple files. adds cd880442ae66 [CodeGen][AArch64] Add TargetInstrInfo hook to modify the [...] adds eb8c27c60c33 [RISCV] Use std::make_tuple to make some toolchains happy again adds c5c690a83552 [DAG] visitVECTOR_SHUFFLE - move shuffle legality check in [...] adds 4b661b4059b0 Introduce -print-changed=[diff | diff-quiet] which show ch [...] adds c93d50dd7168 AArch64: use a constpool for blockaddress(...) on MachO adds 73aa09704a4c [libc++] Add a wait step in the BuildKite pipeline to shie [...] adds 981a38baf439 [AArch64AsmParser] Fix type-limits warning for VectorIndex. adds ecc8ac3f081b [OpenCL] Fix pipe type printing in arg info metadata adds 6b1e2fc89327 [FE] Manipulate the first byte of guard variable type in b [...] adds 7e20a4134833 [flang][fir] Update FIR's character type. adds 157ac423e004 [llvm-objdump] Support PLT decoding for aarch64_be adds 7605a9a009b5 [ELF] Support aarch64_be adds 5a63045fe788 [LLDB] Fix `Wunused-result` warning adds 8244fc505def [lldb] [Process/FreeBSDRemote] Introduce mips64 support adds a4b1df8af372 [AMDGPU] Use named unified buffer format constant. NFC. adds cc2c45dc54b3 [RISCV] Use SplatPat/SplatPat_simm5 to handle PseudoVMV_V_ [...] adds 04af72c5423e [Sanitizer] Fix failing sanitizer tests adds b7b4f4cbc3a6 [RISCV] Make scalable vector FMA commutable for register a [...] adds 68dc90b3472d [ConstraintElimination] Decompose a few more GEP indices. adds 2b92f21c6e97 [mlir] Drop deprecated syntax for LLVM dialect types adds eea34aae2e74 [ELF] Inspect -EL & -EB for OUTPUT_FORMAT(default, big, little) adds a719b667a979 [RISCV] Add initial support for converting fixed vectors t [...] adds 525bfa10ec1d [lld-macho] Emit personalities in compact unwind adds 511203575109 [lld-macho] Emit LSDA info in compact unwind adds d57a305fdf31 [mlir][Linalg] Fix padding related bugs. adds b8d719fbe81c [RISCV] Add support for fixed vector FMA. adds 8d8cafa32e83 [RISCV] Add support for splat fixed length build_vectors u [...] adds f31ea86c808c Revert "[Utils] Add a switch controlling prefix warnings i [...] adds 3d8823b8e48a [GWP-ASan] Add aligned allocations. adds b49aaed8c750 [RISCV] Use _COMMUTABLE fma pseudos for fixed vectors. adds ac9dd247da5a [lld-macho] Try to make ubsan happy adds 64b448b983b1 [dfsan] Refactor visitCallBase adds 2fa4186d4e1c [libomptarget][amdgcn] Fix language linkage post D95300, d [...] adds bdf3ad582e50 [flang][NFC] Update comments. adds 4c9adbb287e7 [scudo/standalone] Use .arch_extension memtag, not mte adds 6d766c8bf9df DebugInfo/Symbolize: Allow STT_NOTYPE/STT_GNU_IFUNC symbol [...] adds 71c29b4cf3fb [AArch64] Use '//' as comment string for MSVC assembly adds 3d471d7f06ff Revert "[Test] Add failing test for PR49087" adds ec41ed5b1b94 [AArch64][GlobalISel] Support the 'returned' parameter attribute. adds 99dfcfd14c1f [CMake] [MinGW] Enable use of LLVM_USE_SANITIZER in a MinG [...] adds 69f5bd2ec50c [gn build] reformat all gn files adds 0eda4547969e [SimpleLoopUnswitch] Don't non-trivially unswitch loops th [...] adds 0c7e044a7f62 [ARM] One-off identity shuffle adds ad60802a7187 [Verifier] Allow DW_TAG_class_type/DW_TAG_union_type to ha [...] adds 87dbdd2e3bb6 [FileCheck] Default --allow-unused-prefixes to false adds 830ead58fe07 [test] Fix unused check prefixes adds e892109c3e55 [flang][NFC] Add comment. adds e84a4650eb7e [NVPTX][NewPM] Re-enable NVVMReflectPass adds e855cc6d04ff AMDGPU/GlobalISel: Remove dead check prefixes adds bcf723b2fd6d AMDGPU: Stop adding stack passed wide arguments to call co [...] adds 87e280110d91 GlobalISel: Use correct calling convention in handleAssignments adds a5b07a221a57 [RISCV] Initial support of LoopVectorizer for RISC-V Vector. adds 549a1e2e5950 Renovate CMake files in the `llvm-exegesis` tool. adds 16e7973c5d8f Renovate CMake file for the `llvm-cfi-verify` tool adds 2cd0a113df2c [flang][fir] Add OpaqueAttr. adds 1dab94f9ede5 [CUDA][HIP] Pass -fgpu-rdc to host clang -cc1 adds a8cb39bab04c Make sure a module file with errors produced via '-fallow- [...] adds 10c1d290d92f Revert "Renovate CMake files in the `llvm-exegesis` tool." adds 45e33e8ba9e0 [SPARC] Recognize and handle the %lm(sym) operator adds 52f312c69e10 Fix failure in cuda-external-tools.cu adds 333d2cfc707d [MLIR][NFC] Fix std.copysign op documentation adds 622611f7e5b2 [TableGen] Use return value from EmitVBRValue instead of c [...] adds 01a48535c311 [MC][WebAssembly] Fix provisional values for data alias re [...] adds 87104faac433 [lld-macho] Add ARM64 target arch adds 71a79e7b4b93 [gn build] Port 87104faac433 adds 3e837e17357e [llvm-objcopy][test] Stablize build-id-link-dir.test adds c945dc4a5023 PR48587: is_constant_evaluated() should not evaluate to tr [...] adds 21e8bb83253e PR48606: The lifetime of a constexpr heap allocation alway [...] adds 920280624139 Revert "[CostModel] Remove VF from IntrinsicCostAttributes" adds 7dc324aafa2b [lldb] Fix crash in FormatEntity for mangled-name adds 98c21289f1d2 [CUDA][HIP] Add -fuse-cuid new 88e4056b44ad [lld][WebAssembly] Fix typo in function name new 8f130f108fed [MLIR] Add C API for navigating up the IR tree new 69653d44de87 Return "[Test] Add failing test for PR49087" new de6c49ae3182 [Transforms/Utils] Drop unnecessary const from a return ty [...] new 94c350847ac5 [TableGen] Use ListSeparator (NFC) new 302313a264c4 [Transforms] Use range-based for loops (NFC) new 4c23e42fe5b4 Mark 4 tests added in 6d766c8bf9df as requiring an x86 bac [...] new b48aea43d00d [test] Add REQUIRES: x86-registered-target to DebugInfo/Sy [...] new b79928991106 [test] Drop redundant REQUIRES: x86-registered-target new b6910fd31d85 [MLIR][AVX512] Add integration test for vp2intersect new 1473b00cf814 [Docs] Fix Typo new a2d19bad0745 [RISCV] Use whole register load/store for generic load/store. new 88d7876e1e46 [NFC] [Coroutine] Remove Unused Variables new 5b8db127a30f [ELF] Rewriting the path of sample profile file for --repr [...] new d1522d349f4d [-Wcompletion-handler] Support checks with builtins new d82679d80501 [ELF] Drop Android specific workaround -m aarch64_elf64_le_vec new 40c261c41c4c [clang][cli] Generate and round-trip language options new 76748b67d107 [gn build] Port 40c261c41c4c new 2ae580ab5da2 Revert "Follow up to e05c10380ce7: add aarch64 to test XFails" new d7d0b17de77e Revert "[DebugInfo] Re-engineer a test to be stricter, add [...] new ec12f5febed0 [clang][codegen] Remember string used to create llvm::Rege [...] new e721bc9effef [clang][cli] Generate and round-trip CodeGen options new 2f994d4ee920 [-Wcompletion-handler][NFC] Remove unexpected warnings on Windows new b60428c7ea68 [clangd] Fix false positive in local rename collision detetction new ea891099f2bc [NFC,Clang] Add LTO Driver Tsan tests new 9ff678f614d3 [NFC,Clang] Add LTO Driver DFsan tests new dde9f0fa9834 [NFC,Clang] Add LTO Driver MSan,KMsan tests new 4ddf7562d5cc [NFC,Clang] Add SanCov Driver tests new 03c6a6d9ef50 [NFC,Clang] Add more Asan Driver tests new b7b61a7b5bc6 Improve STRICT_FSETCC codegen in absence of no NaN new a50ab8672d16 Revert STRICT_FCMP nonan optimisation new 2ccb941740e6 [AVR] Fix global references to function symbols new 4756f76bce78 [libomptarget][amdgcn] Tolerate deadstripped env variable new f6e4b9fc060a [RISCV] Fix shared libs build new a5222aa0858a [DAGCombine] Do not remove masking argument to FP16_TO_FP [...] new dd2460ed5d77 [X86] Always assign reassoc flag for intrinsics *reduce_ad [...] new e0b8604e5d3c [lld/mac] Implement -u flag new 4c640e49c955 [mlir][linalg] Verify indexing map required attributes new 068bf9e80220 [mlir][linalg] Define a depthwise 2-D convolution op new 98146c1f5d0c [clang-tidy] fix modernize-use-nullptr false positive with [...] new fa581f943887 [mlir] Add stacksave, stackrestore to llvm dialect new 89d9ff82293f [X86][SSE] foldShuffleOfHorizOp - add SHUFPS v4f32 handling new 521e1733f149 [clang][cli] Store InputKind in FrontendOptions new 23cd8d51ad51 Try to fix compiler-rt tests after 87dbdd2e3bb63b on mac and win new 7369bfb8abb6 [clang][cli] Look up program action argument in a table new 396d6a3220ee [clang][cli] Store unsigned instead of OptSpecifier in table new bfa508efd589 [mlir][linalg] Fix one more missing NoSideEffect in linalg [...] new 7784ce078d88 [mlir][linalg] Fix depthwise conv C++ symbol to be consistent new 79b222c39f0e [OpenCL] Fix types with signed prefix in arginfo metadata. new dd8fb21227ce [clangd] Implement semanticTokens modifiers new 5e8a246ac996 [clang][cli] Generate and round-trip Frontend options The 51 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: .github/workflows/README.md | 1 + .github/workflows/main-branch-sync.yml | 25 - .gitignore | 5 + .../tool/ClangChangeNamespace.cpp | 9 +- .../clang-include-fixer/SymbolIndexManager.cpp | 1 + .../find-all-symbols/tool/FindAllSymbolsMain.cpp | 9 +- .../clang-include-fixer/tool/ClangIncludeFixer.cpp | 8 +- clang-tools-extra/clang-move/tool/ClangMove.cpp | 8 +- clang-tools-extra/clang-query/Query.cpp | 3 +- clang-tools-extra/clang-query/tool/ClangQuery.cpp | 21 + .../tool/ClangReorderFields.cpp | 10 +- clang-tools-extra/clang-tidy/ClangTidy.cpp | 6 +- .../clang-tidy/ClangTidyDiagnosticConsumer.cpp | 4 - clang-tools-extra/clang-tidy/ClangTidyOptions.cpp | 2 +- .../clang-tidy/ExpandModularHeadersPPCallbacks.cpp | 2 +- clang-tools-extra/clang-tidy/GlobList.cpp | 8 +- .../clang-tidy/abseil/DurationDivisionCheck.cpp | 12 +- .../abseil/DurationFactoryFloatCheck.cpp | 4 +- .../abseil/DurationFactoryScaleCheck.cpp | 26 +- .../clang-tidy/abseil/DurationRewriter.cpp | 4 +- .../abseil/DurationUnnecessaryConversionCheck.cpp | 20 +- .../clang-tidy/abseil/NoNamespaceCheck.cpp | 4 +- .../abseil/RedundantStrcatCallsCheck.cpp | 21 +- .../abseil/StringFindStrContainsCheck.cpp | 4 +- .../clang-tidy/abseil/TimeSubtractionCheck.cpp | 10 +- .../abseil/UpgradeDurationConversionsCheck.cpp | 4 +- .../abseil/UpgradeDurationConversionsCheck.h | 5 +- .../altera/KernelNameRestrictionCheck.cpp | 8 +- .../clang-tidy/android/AndroidTidyModule.cpp | 2 +- .../clang-tidy/bugprone/ArgumentCommentCheck.cpp | 2 +- .../clang-tidy/bugprone/AssertSideEffectCheck.cpp | 6 +- .../bugprone/BadSignalToKillThreadCheck.cpp | 4 +- .../clang-tidy/bugprone/BranchCloneCheck.cpp | 26 +- .../bugprone/CopyConstructorInitCheck.cpp | 4 +- .../bugprone/ForwardingReferenceOverloadCheck.cpp | 8 +- .../bugprone/IncorrectRoundingsCheck.cpp | 6 +- .../clang-tidy/bugprone/InfiniteLoopCheck.cpp | 12 +- .../bugprone/LambdaFunctionNameCheck.cpp | 10 +- .../bugprone/NotNullTerminatedResultCheck.cpp | 18 +- .../bugprone/ReservedIdentifierCheck.cpp | 4 +- .../clang-tidy/bugprone/SizeofExpressionCheck.cpp | 6 +- .../bugprone/SpuriouslyWakeUpFunctionsCheck.cpp | 48 +- .../bugprone/StringLiteralWithEmbeddedNulCheck.cpp | 4 +- .../bugprone/SuspiciousEnumUsageCheck.cpp | 16 +- .../bugprone/SuspiciousMissingCommaCheck.cpp | 4 +- .../bugprone/SuspiciousStringCompareCheck.cpp | 6 +- .../bugprone/TerminatingContinueCheck.cpp | 4 +- .../bugprone/UnhandledSelfAssignmentCheck.cpp | 9 +- .../clang-tidy/bugprone/UseAfterMoveCheck.cpp | 14 +- .../clang-tidy/cert/LimitedRandomnessCheck.cpp | 6 +- .../clang-tidy/cert/MutatingCopyCheck.cpp | 12 +- .../clang-tidy/cert/StrToNumCheck.cpp | 22 +- .../clang-tidy/concurrency/MtUnsafeCheck.cpp | 4 +- .../cppcoreguidelines/AvoidGotoCheck.cpp | 6 +- .../cppcoreguidelines/MacroUsageCheck.cpp | 4 +- .../NarrowingConversionsCheck.cpp | 8 +- .../cppcoreguidelines/ProTypeCstyleCastCheck.cpp | 6 +- .../cppcoreguidelines/ProTypeMemberInitCheck.cpp | 8 +- .../cppcoreguidelines/ProTypeVarargCheck.cpp | 4 +- .../SpecialMemberFunctionsCheck.cpp | 20 +- .../fuchsia/MultipleInheritanceCheck.cpp | 8 +- .../clang-tidy/google/AvoidCStyleCastsCheck.cpp | 4 +- .../AvoidUnderscoreInGoogletestNameCheck.cpp | 4 +- .../google/AvoidUnderscoreInGoogletestNameCheck.h | 2 +- .../clang-tidy/google/ExplicitConstructorCheck.cpp | 14 +- .../clang-tidy/google/FunctionNamingCheck.cpp | 4 +- .../clang-tidy/hicpp/MultiwayPathsCoveredCheck.cpp | 5 +- .../llvm/PreferIsaOrDynCastInConditionalsCheck.cpp | 5 +- .../clang-tidy/misc/NoRecursionCheck.cpp | 10 +- .../clang-tidy/misc/RedundantExpressionCheck.cpp | 25 +- .../clang-tidy/misc/UnusedParametersCheck.cpp | 6 +- .../clang-tidy/misc/UnusedUsingDeclsCheck.cpp | 4 +- .../modernize/DeprecatedIosBaseAliasesCheck.cpp | 2 +- .../clang-tidy/modernize/LoopConvertCheck.cpp | 57 +- .../clang-tidy/modernize/LoopConvertUtils.cpp | 8 +- .../clang-tidy/modernize/MakeSmartPtrCheck.cpp | 31 +- .../clang-tidy/modernize/RedundantVoidArgCheck.cpp | 4 +- .../modernize/ReplaceRandomShuffleCheck.cpp | 15 +- .../clang-tidy/modernize/UseAutoCheck.cpp | 4 +- .../clang-tidy/modernize/UseEqualsDefaultCheck.cpp | 15 +- .../clang-tidy/modernize/UseNullptrCheck.cpp | 33 +- .../clang-tidy/modernize/UseOverrideCheck.cpp | 12 +- .../modernize/UseTrailingReturnTypeCheck.cpp | 20 +- .../clang-tidy/modernize/UseUsingCheck.cpp | 12 +- .../clang-tidy/mpi/BufferDerefCheck.cpp | 20 +- .../clang-tidy/mpi/TypeMismatchCheck.cpp | 42 +- .../clang-tidy/objc/ForbiddenSubclassingCheck.cpp | 2 +- .../clang-tidy/objc/PropertyDeclarationCheck.cpp | 2 +- .../performance/FasterStringFindCheck.cpp | 16 +- .../performance/ImplicitConversionInLoopCheck.cpp | 6 +- .../InefficientStringConcatenationCheck.cpp | 2 +- .../InefficientVectorOperationCheck.cpp | 4 +- .../clang-tidy/performance/MoveConstArgCheck.cpp | 16 +- .../performance/TypePromotionInMathFnCheck.cpp | 50 +- .../performance/UnnecessaryCopyInitialization.cpp | 10 +- .../clang-tidy/plugin/ClangTidyPlugin.cpp | 5 +- .../clang-tidy/portability/SIMDIntrinsicsCheck.cpp | 8 +- .../readability/AvoidConstParamsInDecls.cpp | 10 +- .../readability/BracesAroundStatementsCheck.cpp | 11 +- .../readability/ContainerSizeEmptyCheck.cpp | 88 +- .../readability/ContainerSizeEmptyCheck.h | 3 + .../FunctionCognitiveComplexityCheck.cpp | 16 +- .../readability/IdentifierNamingCheck.cpp | 13 +- .../readability/ImplicitBoolConversionCheck.cpp | 37 +- .../readability/MakeMemberFunctionConstCheck.cpp | 14 +- .../readability/MisleadingIndentationCheck.cpp | 14 +- .../clang-tidy/readability/NamedParameterCheck.cpp | 2 +- .../readability/RedundantControlFlowCheck.cpp | 15 +- .../readability/RedundantDeclarationCheck.cpp | 2 +- .../readability/RedundantPreprocessorCheck.cpp | 12 +- .../readability/RedundantStringInitCheck.cpp | 10 +- .../readability/SimplifyBooleanExprCheck.cpp | 22 +- .../readability/SimplifySubscriptExprCheck.cpp | 4 +- .../readability/UppercaseLiteralSuffixCheck.cpp | 10 +- .../clang-tidy/readability/UseAnyOfAllOfCheck.cpp | 18 +- clang-tools-extra/clang-tidy/utils/ASTUtils.cpp | 10 +- .../clang-tidy/utils/DeclRefExprUtils.cpp | 5 +- .../clang-tidy/utils/ExceptionAnalyzer.cpp | 4 +- .../clang-tidy/utils/ExprSequence.cpp | 2 +- .../clang-tidy/utils/IncludeSorter.cpp | 37 +- clang-tools-extra/clangd/AST.cpp | 1 + clang-tools-extra/clangd/ASTSignals.cpp | 42 + clang-tools-extra/clangd/ASTSignals.h | 39 + clang-tools-extra/clangd/CMakeLists.txt | 1 + clang-tools-extra/clangd/ClangdLSPServer.cpp | 83 +- clang-tools-extra/clangd/ClangdLSPServer.h | 8 +- clang-tools-extra/clangd/ClangdServer.cpp | 187 +- clang-tools-extra/clangd/ClangdServer.h | 65 +- clang-tools-extra/clangd/CodeComplete.cpp | 22 +- clang-tools-extra/clangd/CodeComplete.h | 23 +- clang-tools-extra/clangd/CollectMacros.cpp | 8 +- clang-tools-extra/clangd/CollectMacros.h | 18 +- clang-tools-extra/clangd/CompileCommands.cpp | 27 + clang-tools-extra/clangd/CompileCommands.h | 5 + clang-tools-extra/clangd/Compiler.cpp | 5 - clang-tools-extra/clangd/Compiler.h | 4 +- clang-tools-extra/clangd/Config.h | 32 +- clang-tools-extra/clangd/ConfigCompile.cpp | 67 +- clang-tools-extra/clangd/ConfigFragment.h | 71 +- clang-tools-extra/clangd/ConfigYAML.cpp | 17 +- clang-tools-extra/clangd/Diagnostics.cpp | 18 + clang-tools-extra/clangd/Diagnostics.h | 9 + clang-tools-extra/clangd/FindSymbols.cpp | 14 +- clang-tools-extra/clangd/FindTarget.cpp | 3 +- .../clangd/GlobalCompilationDatabase.cpp | 410 +- .../clangd/GlobalCompilationDatabase.h | 19 +- clang-tools-extra/clangd/IncludeFixer.cpp | 49 +- clang-tools-extra/clangd/JSONTransport.cpp | 56 +- clang-tools-extra/clangd/ParsedAST.cpp | 22 +- clang-tools-extra/clangd/Preamble.cpp | 3 +- clang-tools-extra/clangd/Protocol.cpp | 55 +- clang-tools-extra/clangd/Protocol.h | 9 +- clang-tools-extra/clangd/Quality.cpp | 72 +- clang-tools-extra/clangd/Quality.h | 10 + clang-tools-extra/clangd/QueryDriverDatabase.cpp | 4 +- clang-tools-extra/clangd/README.md | 21 +- clang-tools-extra/clangd/Selection.cpp | 3 + clang-tools-extra/clangd/SemanticHighlighting.cpp | 197 +- clang-tools-extra/clangd/SemanticHighlighting.h | 23 + clang-tools-extra/clangd/TUScheduler.cpp | 144 +- clang-tools-extra/clangd/TUScheduler.h | 18 +- clang-tools-extra/clangd/TidyProvider.cpp | 2 +- clang-tools-extra/clangd/XRefs.cpp | 171 +- clang-tools-extra/clangd/XRefs.h | 15 +- clang-tools-extra/clangd/index/Background.cpp | 11 +- clang-tools-extra/clangd/index/Background.h | 7 +- clang-tools-extra/clangd/index/BackgroundQueue.cpp | 26 +- .../clangd/index/CanonicalIncludes.cpp | 4 + clang-tools-extra/clangd/index/FileIndex.cpp | 28 +- clang-tools-extra/clangd/index/FileIndex.h | 10 +- clang-tools-extra/clangd/index/Index.cpp | 10 +- clang-tools-extra/clangd/index/Index.h | 33 +- clang-tools-extra/clangd/index/IndexAction.cpp | 2 + clang-tools-extra/clangd/index/MemIndex.cpp | 6 +- clang-tools-extra/clangd/index/MemIndex.h | 8 +- clang-tools-extra/clangd/index/Merge.cpp | 71 +- clang-tools-extra/clangd/index/Merge.h | 2 +- clang-tools-extra/clangd/index/ProjectAware.cpp | 6 +- clang-tools-extra/clangd/index/Serialization.cpp | 4 +- clang-tools-extra/clangd/index/SymbolCollector.cpp | 26 +- clang-tools-extra/clangd/index/SymbolCollector.h | 5 +- clang-tools-extra/clangd/index/dex/Dex.cpp | 7 +- clang-tools-extra/clangd/index/dex/Dex.h | 8 +- clang-tools-extra/clangd/index/remote/Client.cpp | 11 +- .../clangd/quality/model/features.json | 18 +- clang-tools-extra/clangd/quality/model/forest.json | 583744 ++++++++++-------- clang-tools-extra/clangd/refactor/Rename.cpp | 137 +- .../refactor/tweaks/AnnotateHighlightings.cpp | 17 +- .../clangd/refactor/tweaks/ExpandAutoType.cpp | 12 +- clang-tools-extra/clangd/support/CMakeLists.txt | 1 + clang-tools-extra/clangd/support/Context.h | 2 - clang-tools-extra/clangd/support/Function.h | 2 +- clang-tools-extra/clangd/support/Path.cpp | 30 + clang-tools-extra/clangd/support/Path.h | 6 + clang-tools-extra/clangd/test/document-link.test | 26 +- .../test/index-serialization/Inputs/sample.idx | Bin 476 -> 476 bytes .../clangd/test/initialize-params.test | 9 +- clang-tools-extra/clangd/test/references.test | 26 +- clang-tools-extra/clangd/test/semantic-tokens.test | 12 +- clang-tools-extra/clangd/tool/Check.cpp | 6 +- clang-tools-extra/clangd/tool/ClangdMain.cpp | 87 +- .../clangd/unittests/ASTSignalsTests.cpp | 75 + .../clangd/unittests/BackgroundIndexTests.cpp | 140 +- clang-tools-extra/clangd/unittests/CMakeLists.txt | 1 + .../clangd/unittests/ClangdLSPServerTests.cpp | 27 + clang-tools-extra/clangd/unittests/ClangdTests.cpp | 3 +- .../clangd/unittests/CodeCompleteTests.cpp | 65 +- .../clangd/unittests/CollectMacrosTests.cpp | 12 +- .../clangd/unittests/CompileCommandsTests.cpp | 10 +- .../clangd/unittests/ConfigCompileTests.cpp | 107 +- .../clangd/unittests/ConfigYAMLTests.cpp | 13 +- clang-tools-extra/clangd/unittests/DexTests.cpp | 8 +- .../clangd/unittests/DiagnosticsTests.cpp | 149 +- .../clangd/unittests/FileIndexTests.cpp | 14 +- .../clangd/unittests/FindSymbolsTests.cpp | 18 +- .../clangd/unittests/FindTargetTests.cpp | 18 + .../unittests/GlobalCompilationDatabaseTests.cpp | 120 +- clang-tools-extra/clangd/unittests/IndexTests.cpp | 29 +- .../clangd/unittests/ParsedASTTests.cpp | 4 +- .../clangd/unittests/PreambleTests.cpp | 6 +- clang-tools-extra/clangd/unittests/RenameTests.cpp | 156 +- .../clangd/unittests/SelectionTests.cpp | 21 + .../clangd/unittests/SemanticHighlightingTests.cpp | 641 +- .../clangd/unittests/SymbolCollectorTests.cpp | 59 +- .../clangd/unittests/TUSchedulerTests.cpp | 47 +- clang-tools-extra/clangd/unittests/TestTU.cpp | 5 +- clang-tools-extra/clangd/unittests/XRefsTests.cpp | 184 +- .../tweaks/AnnotateHighlightingsTests.cpp | 12 +- .../unittests/tweaks/ExpandAutoTypeTests.cpp | 3 + clang-tools-extra/docs/ReleaseNotes.rst | 140 +- clang-tools-extra/docs/clang-rename.rst | 4 +- clang-tools-extra/docs/clang-tidy/Contributing.rst | 4 +- clang-tools-extra/docs/clang-tidy/Integrations.rst | 2 +- clang-tools-extra/docs/conf.py | 4 +- .../test/clang-query/invalid-command-line.cpp | 2 +- .../checkers/bugprone-assert-side-effect.cpp | 22 +- .../checkers/bugprone-assert-side-effect.m | 53 + .../modernize-loop-convert-multidimensional.cpp | 79 + .../checkers/modernize-loop-convert-reverse.cpp | 7 + .../modernize-loop-convert-rewritten-binop.cpp | 60 + .../checkers/modernize-use-nullptr-cxx20.cpp | 34 + .../readability-container-size-empty-cxx20.cpp | 44 + .../checkers/readability-container-size-empty.cpp | 3 - .../readability-function-cognitive-complexity.cpp | 2 +- .../infrastructure/invalid-command-line.cpp | 2 +- .../unittests/clang-tidy/CMakeLists.txt | 2 +- clang/CMakeLists.txt | 10 +- clang/cmake/caches/Fuchsia-stage2.cmake | 18 +- clang/cmake/modules/CMakeLists.txt | 1 + clang/docs/ClangCommandLineReference.rst | 10 +- clang/docs/ClangFormatStyleOptions.rst | 474 +- clang/docs/ClangPlugins.rst | 6 +- clang/docs/ClangTools.rst | 2 +- clang/docs/ControlFlowIntegrityDesign.rst | 4 +- clang/docs/InternalsManual.rst | 18 +- clang/docs/JSONCompilationDatabase.rst | 18 +- clang/docs/LibASTMatchersReference.html | 435 +- clang/docs/LibASTMatchersTutorial.rst | 16 +- clang/docs/LibTooling.rst | 2 +- clang/docs/OpenCLSupport.rst | 232 +- clang/docs/RAVFrontendAction.rst | 9 +- clang/docs/ReleaseNotes.rst | 190 +- clang/docs/UsersManual.rst | 344 +- clang/docs/analyzer/conf.py | 4 +- clang/docs/tools/dump_ast_matchers.py | 19 +- clang/docs/tools/dump_format_style.py | 19 +- clang/include/clang/AST/APValue.h | 2 + clang/include/clang/AST/ASTContext.h | 20 +- clang/include/clang/AST/ASTNodeTraverser.h | 14 +- clang/include/clang/AST/ASTTypeTraits.h | 2 + .../clang/AST/CXXRecordDeclDefinitionBits.def | 4 + clang/include/clang/AST/DeclCXX.h | 17 +- clang/include/clang/AST/DeclarationName.h | 90 +- clang/include/clang/AST/DependenceFlags.h | 14 + clang/include/clang/AST/DependentDiagnostic.h | 6 +- clang/include/clang/AST/Expr.h | 39 +- clang/include/clang/AST/ExprCXX.h | 12 + clang/include/clang/AST/Mangle.h | 14 + clang/include/clang/AST/MangleNumberingContext.h | 5 + clang/include/clang/AST/RecursiveASTVisitor.h | 12 + clang/include/clang/AST/TemplateBase.h | 8 +- clang/include/clang/AST/Type.h | 9 +- clang/include/clang/ASTMatchers/ASTMatchFinder.h | 11 + clang/include/clang/ASTMatchers/ASTMatchers.h | 336 +- .../clang/ASTMatchers/ASTMatchersInternal.h | 612 +- .../clang/ASTMatchers/Dynamic/Diagnostics.h | 6 +- clang/include/clang/ASTMatchers/Dynamic/Parser.h | 21 + clang/include/clang/ASTMatchers/Dynamic/Registry.h | 25 + .../clang/ASTMatchers/Dynamic/VariantValue.h | 63 +- clang/include/clang/Analysis/PathDiagnostic.h | 14 +- clang/include/clang/Basic/Attr.td | 19 +- clang/include/clang/Basic/AttrDocs.td | 11 + clang/include/clang/Basic/BuiltinsAArch64.def | 6 + clang/include/clang/Basic/BuiltinsHexagon.def | 10 +- clang/include/clang/Basic/BuiltinsHexagonDep.def | 2778 +- .../clang/Basic/BuiltinsHexagonMapCustomDep.def | 240 +- clang/include/clang/Basic/BuiltinsWebAssembly.def | 10 + clang/include/clang/Basic/CodeGenOptions.h | 23 +- clang/include/clang/Basic/Diagnostic.h | 1 + clang/include/clang/Basic/DiagnosticDriverKinds.td | 19 +- clang/include/clang/Basic/DiagnosticGroups.td | 3 +- clang/include/clang/Basic/DiagnosticOptions.def | 1 - clang/include/clang/Basic/DiagnosticParseKinds.td | 3 - clang/include/clang/Basic/DiagnosticSemaKinds.td | 31 +- clang/include/clang/Basic/LangOptions.def | 4 + clang/include/clang/Basic/LangOptions.h | 14 + clang/include/clang/Basic/OpenCLExtensions.def | 123 +- clang/include/clang/Basic/OpenCLOptions.h | 244 +- clang/include/clang/Basic/ProfileList.h | 58 + clang/include/clang/Basic/Sanitizers.h | 4 + clang/include/clang/Basic/SourceManager.h | 35 +- clang/include/clang/Basic/TargetInfo.h | 30 +- clang/include/clang/Basic/TargetOptions.h | 2 +- clang/include/clang/Basic/XRayInstr.h | 5 + clang/include/clang/Driver/Action.h | 8 +- clang/include/clang/Driver/Job.h | 20 - clang/include/clang/Driver/Options.td | 2188 +- clang/include/clang/Driver/ToolChain.h | 6 + clang/include/clang/Format/Format.h | 497 +- .../include/clang/Frontend/CommandLineSourceLoc.h | 7 + clang/include/clang/Frontend/CompilerInstance.h | 63 +- clang/include/clang/Frontend/CompilerInvocation.h | 59 +- clang/include/clang/Frontend/FrontendOptions.h | 4 + clang/include/clang/Frontend/PrecompiledPreamble.h | 4 +- clang/include/clang/Frontend/TextDiagnostic.h | 3 +- clang/include/clang/Frontend/Utils.h | 4 +- clang/include/clang/Lex/PreprocessorOptions.h | 26 +- clang/include/clang/Lex/VariadicMacroSupport.h | 10 +- clang/include/clang/Parse/Parser.h | 94 +- clang/include/clang/Sema/DeclSpec.h | 83 +- clang/include/clang/Sema/Designator.h | 49 +- clang/include/clang/Sema/Initialization.h | 18 +- clang/include/clang/Sema/Sema.h | 121 +- clang/include/clang/Serialization/ASTReader.h | 34 +- clang/include/clang/Serialization/ASTWriter.h | 5 + .../clang/Serialization/ModuleFileExtension.h | 11 + .../Core/BugReporter/CommonBugCategories.h | 1 + clang/include/clang/Tooling/CommonOptionsParser.h | 26 +- .../Tooling/Refactoring/Rename/SymbolOccurrences.h | 13 +- .../clang/Tooling/Transformer/RewriteRule.h | 10 +- clang/lib/AST/ASTContext.cpp | 28 +- clang/lib/AST/ASTImporter.cpp | 22 + clang/lib/AST/ASTTypeTraits.cpp | 13 + clang/lib/AST/CXXABI.h | 5 +- clang/lib/AST/Decl.cpp | 47 +- clang/lib/AST/DeclBase.cpp | 51 +- clang/lib/AST/DeclCXX.cpp | 20 +- clang/lib/AST/DeclarationName.cpp | 27 +- clang/lib/AST/Expr.cpp | 29 +- clang/lib/AST/ExprConstant.cpp | 48 +- clang/lib/AST/ItaniumCXXABI.cpp | 6 + clang/lib/AST/ItaniumMangle.cpp | 380 +- clang/lib/AST/MicrosoftCXXABI.cpp | 33 +- clang/lib/AST/MicrosoftMangle.cpp | 42 + clang/lib/AST/RecordLayoutBuilder.cpp | 21 +- clang/lib/AST/TemplateBase.cpp | 4 +- clang/lib/ASTMatchers/ASTMatchFinder.cpp | 94 +- clang/lib/ASTMatchers/ASTMatchersInternal.cpp | 9 +- clang/lib/ASTMatchers/Dynamic/Diagnostics.cpp | 8 + clang/lib/ASTMatchers/Dynamic/Marshallers.h | 150 +- clang/lib/ASTMatchers/Dynamic/Parser.cpp | 262 +- clang/lib/ASTMatchers/Dynamic/Registry.cpp | 146 +- clang/lib/ASTMatchers/Dynamic/VariantValue.cpp | 52 +- clang/lib/Analysis/CFG.cpp | 6 + clang/lib/Analysis/CalledOnceCheck.cpp | 29 +- clang/lib/Basic/CMakeLists.txt | 2 + clang/lib/Basic/LangOptions.cpp | 2 +- clang/lib/Basic/OpenCLOptions.cpp | 106 + clang/lib/Basic/ProfileList.cpp | 114 + clang/lib/Basic/Sanitizers.cpp | 9 + clang/lib/Basic/SourceLocation.cpp | 8 + clang/lib/Basic/SourceManager.cpp | 23 +- clang/lib/Basic/TargetInfo.cpp | 5 +- clang/lib/Basic/Targets.cpp | 29 +- clang/lib/Basic/Targets/AArch64.cpp | 3 + clang/lib/Basic/Targets/AMDGPU.cpp | 2 + clang/lib/Basic/Targets/AMDGPU.h | 37 +- clang/lib/Basic/Targets/Hexagon.cpp | 4 + clang/lib/Basic/Targets/NVPTX.h | 20 +- clang/lib/Basic/Targets/OSTargets.h | 2 + clang/lib/Basic/Targets/PPC.cpp | 3 - clang/lib/Basic/Targets/RISCV.cpp | 101 +- clang/lib/Basic/Targets/RISCV.h | 13 + clang/lib/Basic/Targets/SPIR.h | 2 +- clang/lib/Basic/Targets/WebAssembly.cpp | 9 + clang/lib/Basic/Targets/WebAssembly.h | 2 + clang/lib/Basic/Targets/X86.h | 4 +- clang/lib/Basic/XRayInstr.cpp | 27 + clang/lib/CodeGen/BackendUtil.cpp | 2 + clang/lib/CodeGen/CGBlocks.cpp | 6 +- clang/lib/CodeGen/CGBuiltin.cpp | 262 +- clang/lib/CodeGen/CGCUDANV.cpp | 190 +- clang/lib/CodeGen/CGCUDARuntime.h | 23 +- clang/lib/CodeGen/CGDebugInfo.cpp | 77 +- clang/lib/CodeGen/CGExprConstant.cpp | 6 +- clang/lib/CodeGen/CGObjC.cpp | 121 +- clang/lib/CodeGen/CGObjCMac.cpp | 3 +- clang/lib/CodeGen/CGOpenMPRuntime.cpp | 85 +- clang/lib/CodeGen/CGOpenMPRuntimeGPU.cpp | 23 +- clang/lib/CodeGen/CGRecordLayoutBuilder.cpp | 19 +- clang/lib/CodeGen/CGStmt.cpp | 17 + clang/lib/CodeGen/CodeGenFunction.cpp | 4 + clang/lib/CodeGen/CodeGenFunction.h | 5 +- clang/lib/CodeGen/CodeGenModule.cpp | 212 +- clang/lib/CodeGen/CodeGenModule.h | 7 + clang/lib/CodeGen/CodeGenPGO.cpp | 3 + clang/lib/CodeGen/CodeGenTypeCache.h | 3 + clang/lib/CodeGen/CoverageMappingGen.cpp | 26 +- clang/lib/CodeGen/CoverageMappingGen.h | 6 +- clang/lib/CodeGen/ItaniumCXXABI.cpp | 5 +- clang/lib/CodeGen/TargetInfo.cpp | 5 +- clang/lib/Driver/Action.cpp | 4 +- clang/lib/Driver/CMakeLists.txt | 1 + clang/lib/Driver/Driver.cpp | 73 +- clang/lib/Driver/Job.cpp | 44 - clang/lib/Driver/ToolChain.cpp | 15 +- clang/lib/Driver/ToolChains/AMDGPU.h | 7 + clang/lib/Driver/ToolChains/AMDGPUOpenMP.cpp | 262 + clang/lib/Driver/ToolChains/AMDGPUOpenMP.h | 106 + clang/lib/Driver/ToolChains/AVR.cpp | 500 +- clang/lib/Driver/ToolChains/Arch/ARM.cpp | 59 +- clang/lib/Driver/ToolChains/Arch/RISCV.cpp | 30 +- clang/lib/Driver/ToolChains/Clang.cpp | 159 +- clang/lib/Driver/ToolChains/Clang.h | 4 - clang/lib/Driver/ToolChains/CommonArgs.cpp | 5 + clang/lib/Driver/ToolChains/Cuda.cpp | 94 +- clang/lib/Driver/ToolChains/Flang.cpp | 17 +- clang/lib/Driver/ToolChains/Flang.h | 15 + clang/lib/Driver/ToolChains/Fuchsia.cpp | 10 + clang/lib/Driver/ToolChains/HIP.cpp | 6 +- clang/lib/Driver/ToolChains/HIP.h | 9 - clang/lib/Driver/ToolChains/Linux.cpp | 16 +- clang/lib/Driver/ToolChains/Linux.h | 2 + clang/lib/Driver/ToolChains/MSVC.cpp | 311 +- clang/lib/Driver/ToolChains/MSVC.h | 28 +- clang/lib/Format/BreakableToken.cpp | 145 +- clang/lib/Format/BreakableToken.h | 27 +- clang/lib/Format/ContinuationIndenter.cpp | 9 +- clang/lib/Format/Format.cpp | 100 +- clang/lib/Format/FormatToken.h | 1 + clang/lib/Format/FormatTokenLexer.cpp | 4 + clang/lib/Format/NamespaceEndCommentsFixer.cpp | 9 +- clang/lib/Format/TokenAnnotator.cpp | 3 +- clang/lib/Format/UnwrappedLineFormatter.cpp | 79 +- clang/lib/Format/UnwrappedLineParser.cpp | 15 +- clang/lib/Format/UnwrappedLineParser.h | 2 +- clang/lib/Format/WhitespaceManager.cpp | 84 +- clang/lib/Frontend/ASTUnit.cpp | 9 +- clang/lib/Frontend/ChainedIncludesSource.cpp | 11 +- clang/lib/Frontend/CompilerInstance.cpp | 183 +- clang/lib/Frontend/CompilerInvocation.cpp | 2160 +- clang/lib/Frontend/FrontendAction.cpp | 6 +- clang/lib/Frontend/FrontendActions.cpp | 23 +- clang/lib/Frontend/InitPreprocessor.cpp | 5 +- clang/lib/Frontend/ModuleDependencyCollector.cpp | 52 +- clang/lib/Frontend/PrecompiledPreamble.cpp | 23 +- clang/lib/Frontend/TestModuleFileExtension.cpp | 7 + clang/lib/Frontend/TestModuleFileExtension.h | 11 +- clang/lib/Frontend/TextDiagnostic.cpp | 25 +- clang/lib/Frontend/TextDiagnosticPrinter.cpp | 3 +- .../Headers/__clang_cuda_math_forward_declares.h | 3 + clang/lib/Headers/__clang_hip_cmath.h | 7 + clang/lib/Headers/__clang_hip_runtime_wrapper.h | 1 + clang/lib/Headers/amxintrin.h | 2 +- clang/lib/Headers/arm_acle.h | 26 + clang/lib/Headers/avx512fintrin.h | 16 +- clang/lib/Headers/avxintrin.h | 6 +- clang/lib/Headers/emmintrin.h | 2 +- clang/lib/Headers/opencl-c-base.h | 15 + clang/lib/Lex/Preprocessor.cpp | 8 +- clang/lib/Parse/ParseDecl.cpp | 51 +- clang/lib/Parse/ParseDeclCXX.cpp | 16 +- clang/lib/Parse/ParseExprCXX.cpp | 9 +- clang/lib/Parse/ParseInit.cpp | 29 +- clang/lib/Parse/ParseObjc.cpp | 20 +- clang/lib/Parse/ParsePragma.cpp | 31 +- clang/lib/Parse/ParseStmt.cpp | 25 +- clang/lib/Sema/DeclSpec.cpp | 20 +- clang/lib/Sema/OpenCLBuiltins.td | 224 +- clang/lib/Sema/Sema.cpp | 24 +- clang/lib/Sema/SemaAttr.cpp | 151 +- clang/lib/Sema/SemaCUDA.cpp | 10 +- clang/lib/Sema/SemaCodeComplete.cpp | 107 +- clang/lib/Sema/SemaDecl.cpp | 28 +- clang/lib/Sema/SemaDeclAttr.cpp | 33 +- clang/lib/Sema/SemaDeclCXX.cpp | 13 +- clang/lib/Sema/SemaExpr.cpp | 3 +- clang/lib/Sema/SemaExprCXX.cpp | 27 +- clang/lib/Sema/SemaInit.cpp | 53 +- clang/lib/Sema/SemaLambda.cpp | 25 +- clang/lib/Sema/SemaLookup.cpp | 21 +- clang/lib/Sema/SemaOpenMP.cpp | 16 +- clang/lib/Sema/SemaOverload.cpp | 22 +- clang/lib/Sema/SemaStmtAttr.cpp | 6 + clang/lib/Sema/SemaTemplate.cpp | 5 + clang/lib/Sema/SemaTemplateDeduction.cpp | 2 +- clang/lib/Sema/SemaTemplateInstantiate.cpp | 7 +- clang/lib/Sema/SemaTemplateInstantiateDecl.cpp | 3 + clang/lib/Sema/SemaType.cpp | 35 +- clang/lib/Sema/TreeTransform.h | 18 +- clang/lib/Serialization/ASTReader.cpp | 112 +- clang/lib/Serialization/ASTReaderDecl.cpp | 1 + clang/lib/Serialization/ASTWriter.cpp | 22 +- clang/lib/StaticAnalyzer/Checkers/MoveChecker.cpp | 9 +- .../Checkers/StdLibraryFunctionsChecker.cpp | 2 +- .../StaticAnalyzer/Core/CommonBugCategories.cpp | 1 + clang/lib/Tooling/CommonOptionsParser.cpp | 3 +- .../Refactoring/Rename/SymbolOccurrences.cpp | 5 +- clang/lib/Tooling/Syntax/BuildTree.cpp | 28 + clang/lib/Tooling/Transformer/RewriteRule.cpp | 7 +- clang/test/AST/Inputs/cuda.h | 54 + clang/test/AST/ast-dump-managed-var.cu | 28 + clang/test/AST/ast-dump-recovery.cpp | 11 - clang/test/AST/ast-print-attr.c | 6 + clang/test/Analysis/NewDelete-intersections.mm | 9 +- clang/test/Analysis/auto-obj-dtors-cfg-output.cpp | 55 +- clang/test/Analysis/cfg-rich-constructors.cpp | 8 +- clang/test/Analysis/cfg-rich-constructors.mm | 8 +- clang/test/Analysis/cfg.c | 2 +- .../Analysis/exploded-graph-rewriter/trimmers.dot | 10 +- clang/test/Analysis/free.c | 20 +- clang/test/Analysis/lit.local.cfg | 2 +- clang/test/Analysis/taint-generic.c | 4 +- .../basic.namespace/namespace.udecl/p15.cpp | 12 +- clang/test/CXX/drs/dr15xx.cpp | 14 + clang/test/CXX/special/class.ctor/p6-0x.cpp | 31 + clang/test/CXX/special/class.inhctor/p1.cpp | 12 +- clang/test/CXX/special/class.inhctor/p2.cpp | 6 +- clang/test/CodeCompletion/desig-init.cpp | 18 +- clang/test/CodeCompletion/function-overloads.cpp | 6 + clang/test/CodeCompletion/member-access.c | 7 + clang/test/CodeGen/X86/amx_api.c | 8 +- .../CodeGen/X86/avx-builtins-constrained-cmp.c | 7 +- clang/test/CodeGen/X86/avx512-reduceIntrin.c | 68 +- .../CodeGen/X86/avx512dq-builtins-constrained.c | 269 + .../CodeGen/X86/avx512f-builtins-constrained.c | 13 +- clang/test/CodeGen/X86/fma-builtins-constrained.c | 11 +- clang/test/CodeGen/X86/sse-builtins-constrained.c | 11 +- clang/test/CodeGen/X86/strictfp_builtins.c | 46 + clang/test/CodeGen/X86/x86_64-arguments.c | 12 +- clang/test/CodeGen/aarch64-ls64.c | 164 + clang/test/CodeGen/aarch64-strictfp-builtins.c | 44 + clang/test/CodeGen/aarch64-tme.cpp | 2 +- clang/test/CodeGen/altivec.c | 26 +- clang/test/CodeGen/basic-block-sections.c | 4 +- clang/test/CodeGen/builtins-hexagon-v68-128B.c | 34 + clang/test/CodeGen/builtins-wasm.c | 48 + ...-assumption-attribute-align_value-on-lvalue.cpp | 2 +- ...-attribute-alloc_align-on-function-variable.cpp | 2 +- ...ibute-assume_aligned-on-function-two-params.cpp | 2 +- ...uiltin_assume_aligned-three-params-variable.cpp | 2 +- ...umption-builtin_assume_aligned-three-params.cpp | 2 +- ...ssumption-builtin_assume_aligned-two-params.cpp | 2 +- .../CodeGen/catch-alignment-assumption-openmp.cpp | 2 +- .../catch-implicit-integer-sign-changes-incdec.c | 8 +- ...-implicit-integer-sign-changes-true-negatives.c | 8 +- ...ch-implicit-signed-integer-truncations-incdec.c | 8 +- .../catch-nullptr-and-nonzero-offset-blacklist.c | 8 +- ...tr-and-nonzero-offset-when-nullptr-is-defined.c | 8 +- .../CodeGen/catch-nullptr-and-nonzero-offset.c | 10 +- .../test/CodeGen/catch-pointer-overflow-volatile.c | 4 +- clang/test/CodeGen/catch-pointer-overflow.c | 4 +- clang/test/CodeGen/cmse-clear-return.c | 2 +- clang/test/CodeGen/enable_if.c | 34 +- clang/test/CodeGen/incomplete-function-type.c | 1 + clang/test/CodeGen/math-builtins-long.c | 97 +- clang/test/CodeGen/ms-inline-asm.c | 4 +- clang/test/CodeGen/object-size.c | 10 +- clang/test/CodeGen/profile-filter.c | 65 + clang/test/CodeGen/pseudo-probe-emit.c | 8 +- clang/test/CodeGen/strictfp_builtins.c | 151 + clang/test/CodeGen/strictfp_fpclassify.c | 130 - .../test/CodeGen/thinlto-distributed-cfi-devirt.ll | 2 +- clang/test/CodeGen/thinlto-distributed-cfi.ll | 2 +- clang/test/CodeGen/thinlto-distributed-newpm.ll | 9 - clang/test/CodeGen/ubsan-blacklist-vfs.c | 8 +- clang/test/CodeGenCUDA/Inputs/cuda.h | 3 + clang/test/CodeGenCUDA/device-stub.cu | 62 +- clang/test/CodeGenCUDA/device-var-linkage.cu | 65 + clang/test/CodeGenCUDA/managed-var.cu | 121 + clang/test/CodeGenCUDA/unnamed-types.cu | 27 +- clang/test/CodeGenCUDA/usual-deallocators.cu | 18 + .../aix-static-init-temp-spec-and-inline-var.cpp | 13 +- clang/test/CodeGenCXX/aix-static-init.cpp | 3 +- clang/test/CodeGenCXX/bitfield-layout.cpp | 66 + .../CodeGenCXX/builtin-is-constant-evaluated.cpp | 92 + clang/test/CodeGenCXX/clang-abi-compat.cpp | 99 +- clang/test/CodeGenCXX/cxx11-thread-local.cpp | 8 +- .../debug-info-codeview-display-name.cpp | 48 +- .../CodeGenCXX/debug-info-codeview-unnamed.cpp | 2 +- .../debug-info-gline-tables-only-codeview.cpp | 59 + clang/test/CodeGenCXX/dllimport.cpp | 7 + clang/test/CodeGenCXX/enable_if.cpp | 2 +- .../test/CodeGenCXX/fdebug-info-for-profiling.cpp | 21 + clang/test/CodeGenCXX/global-init.cpp | 4 +- clang/test/CodeGenCXX/instantiate-init.cpp | 29 + clang/test/CodeGenCXX/mangle-abi-tag.cpp | 2 +- clang/test/CodeGenCXX/mangle-alignof.cpp | 25 + clang/test/CodeGenCXX/mangle-concept.cpp | 4 +- clang/test/CodeGenCXX/mangle-template.cpp | 24 +- clang/test/CodeGenCXX/mangle.cpp | 2 +- clang/test/CodeGenCXX/matrix-type.cpp | 16 +- .../CodeGenCXX/microsoft-abi-member-pointers.cpp | 10 + .../test/CodeGenCXX/microsoft-uuidof-mangling.cpp | 42 +- clang/test/CodeGenCXX/ms-inline-asm-return.cpp | 45 +- .../CodeGenCXX/ms-lookup-template-base-classes.cpp | 15 + clang/test/CodeGenCXX/ppc32-varargs-method.cpp | 20 + clang/test/CodeGenCXX/static-data-member.cpp | 2 +- clang/test/CodeGenObjC/arc-rv-attr.m | 177 + clang/test/CodeGenObjC/arc-unsafeclaim.m | 5 +- clang/test/CodeGenObjC/ns_consume_null_check.m | 26 +- clang/test/CodeGenObjC/null-check-bool-ret.m | 38 + clang/test/CodeGenObjC/ppc32-varargs-id.m | 33 + clang/test/CodeGenOpenCL/amdgpu-features.cl | 48 +- clang/test/CodeGenOpenCL/convergent.cl | 2 +- .../test/CodeGenOpenCL/fdeclare-opencl-builtins.cl | 2 +- clang/test/CodeGenOpenCL/kernel-arg-info.cl | 34 +- clang/test/CodeGenOpenCL/vector_literals.cl | 7 + .../test/CodeGenOpenCLCXX/addrspace-references.cl | 25 +- clang/test/CoverageMapping/if.cpp | 5 +- clang/test/CoverageMapping/macro-expressions.cpp | 11 +- .../gcc/aarch64-unknown-linux-gnu/10/crtbegin.o | 0 .../lib/gcc/aarch64-unknown-linux-gnu/10/libgcc.a | 0 .../gcc/aarch64-unknown-linux-gnu/7.5.0/crtbegin.o | 0 .../gcc/aarch64-unknown-linux-gnu/7.5.0/libgcc.a | 0 .../gcc/aarch64-unknown-linux-gnu/9.3.0/crtbegin.o | 0 .../gcc/aarch64-unknown-linux-gnu/9.3.0/libgcc.a | 0 .../gcc/aarch64-unknown-linux-gnu/9.3.1/crtbegin.o | 0 .../gcc/aarch64-unknown-linux-gnu/9.3.1/libgcc.a | 0 .../Driver/Inputs/basic_avr_tree/usr/bin/avr-ld | 0 .../Inputs/basic_avr_tree/usr/lib/avr/lib/libavr.a | 0 .../basic_avr_tree/usr/lib/gcc/avr/5.4.0/libgcc.a | 0 .../c++/relative-vtables+asan+noexcept/libc++.so | 0 .../c++/relative-vtables+asan/libc++.so | 0 .../libomptarget-nvptx-cuda_80-sm_20.bc | 0 .../libomptarget/libomptarget-nvptx-sm_20.bc | 0 .../Inputs/libomptarget/libomptarget-nvptx-test.bc | 0 clang/test/Driver/aarch64-features.c | 57 + clang/test/Driver/aix-pragma-pack.c | 4 + clang/test/Driver/amdgpu-macros.cl | 104 +- clang/test/Driver/amdgpu-openmp-toolchain.c | 36 + clang/test/Driver/arm-target-as-march-mcpu.s | 104 + clang/test/Driver/arm-target-as-mthumb.s | 8 +- clang/test/Driver/asan.c | 67 +- clang/test/Driver/avr-ld.c | 44 + clang/test/Driver/cl-fallback.c | 95 - clang/test/Driver/cl-options.c | 15 +- clang/test/Driver/cl-pch.cpp | 33 - clang/test/Driver/cl-sysroot.cpp | 34 + clang/test/Driver/clang-offload-bundler.c | 8 +- clang/test/Driver/crash-report-null.test | 2 +- clang/test/Driver/cuda-detect.cu | 8 +- clang/test/Driver/cuda-external-tools.cu | 4 +- clang/test/Driver/debug-prefix-map.c | 11 + clang/test/Driver/dfsan.c | 22 + clang/test/Driver/fbinutils-version.c | 29 + clang/test/Driver/fsanitize.c | 16 +- clang/test/Driver/fuchsia.cpp | 27 + clang/test/Driver/hip-cuid-hash.hip | 35 + clang/test/Driver/hip-cuid.hip | 93 + clang/test/Driver/hip-rdc-device-only.hip | 12 +- clang/test/Driver/hip-toolchain-rdc-separate.hip | 14 +- clang/test/Driver/hip-toolchain-rdc-static-lib.hip | 14 +- clang/test/Driver/hip-toolchain-rdc.hip | 13 +- ...s-apple-silicon-slice-link-libs-darwin-only.cpp | 4 +- clang/test/Driver/msan.c | 21 + clang/test/Driver/openmp-offload-gpu.c | 39 +- clang/test/Driver/ppc-f128-support-check.c | 4 +- clang/test/Driver/ps4-visibility-dllstorageclass.c | 4 +- clang/test/Driver/pseudo-probe-lto.c | 10 + clang/test/Driver/riscv-arch.c | 54 +- clang/test/Driver/rocm-device-libs.cl | 28 +- clang/test/Driver/sancov.c | 22 + clang/test/Driver/split-debug.c | 9 + clang/test/Driver/tsan.c | 10 +- clang/test/Format/access-modifiers.cpp | 63 + clang/test/Format/style-on-command-line.cpp | 8 +- clang/test/Frontend/diagnostics-order.c | 2 +- clang/test/Frontend/fixed_point_unary.c | 4 +- .../Frontend/optimization-remark-line-directive.c | 2 +- clang/test/Frontend/optimization-remark-new-pm.c | 4 +- .../optimization-remark-with-hotness-new-pm.c | 24 +- clang/test/Frontend/optimization-remark.c | 26 +- clang/test/Frontend/output-failures.c | 4 - clang/test/Frontend/output-paths.c | 4 + clang/test/Frontend/round-trip-cc1-args.c | 7 + clang/test/Frontend/stats-file.c | 4 +- clang/test/Headers/opencl-c-header.cl | 84 + .../Inputs/preamble-reparse-changed-module/head.h | 3 + .../module.modulemap | 3 + .../preamble-reparse-changed-module/new-head.h | 3 + clang/test/Index/implicit-attrs.m | 2 +- clang/test/Index/parse-all-comments.c | 2 +- clang/test/Index/preamble-reparse-changed-module.m | 18 + clang/test/Layout/aix-double-struct-member.cpp | 9 +- .../test/Layout/aix-power-natural-interaction.cpp | 146 + clang/test/Misc/diag-format.c | 13 +- clang/test/Misc/nvptx.languageOptsOpenCL.cl | 4 - ...pragma-attribute-supported-attributes-list.test | 1 + clang/test/Misc/r600.languageOptsOpenCL.cl | 6 - clang/test/Modules/Inputs/error.h | 8 - clang/test/Modules/Inputs/error/error.h | 9 + clang/test/Modules/Inputs/error/module.modulemap | 3 + clang/test/Modules/Inputs/module.map | 1 - clang/test/Modules/codegen.test | 3 +- clang/test/Modules/load-module-with-errors.m | 88 +- clang/test/Modules/preprocess-nested.cpp | 5 + clang/test/OpenMP/declare_mapper_codegen.cpp | 102 +- .../declare_target_device_only_compilation.cpp | 20 + clang/test/OpenMP/for_codegen.cpp | 22 + clang/test/OpenMP/for_loop_messages.cpp | 7 +- clang/test/OpenMP/lit.local.cfg | 5 + .../OpenMP/nvptx_unsupported_type_messages.cpp | 4 + clang/test/OpenMP/parallel_if_codegen.cpp | 13 + clang/test/OpenMP/target_attribute_convergent.cpp | 13 + clang/test/OpenMP/target_data_codegen.cpp | 52 +- ...et_data_map_pointer_array_subscript_codegen.cpp | 4 +- .../OpenMP/target_data_use_device_addr_codegen.cpp | 8 +- .../OpenMP/target_data_use_device_ptr_codegen.cpp | 32 +- .../target_data_use_device_ptr_if_codegen.cpp | 2 +- clang/test/OpenMP/target_depend_codegen.cpp | 2 +- clang/test/OpenMP/target_enter_data_codegen.cpp | 24 +- .../OpenMP/target_enter_data_depend_codegen.cpp | 8 +- clang/test/OpenMP/target_exit_data_codegen.cpp | 16 +- .../OpenMP/target_exit_data_depend_codegen.cpp | 8 +- ...arget_map_member_expr_array_section_codegen.cpp | 6 +- clang/test/OpenMP/target_map_names.cpp | 14 + clang/test/OpenMP/target_update_codegen.cpp | 60 +- clang/test/OpenMP/target_update_depend_codegen.cpp | 8 +- clang/test/PCH/aix-pragma-pack.c | 119 + clang/test/PCH/cxx-reference.h | 4 + clang/test/Parser/attr-availability.c | 2 +- clang/test/Parser/attr-order.cpp | 24 + clang/test/Parser/opencl-unroll-hint.cl | 19 +- clang/test/Preprocessor/aarch64-target-features.c | 6 + clang/test/Preprocessor/hexagon-predefines.c | 10 + clang/test/Preprocessor/init-aarch64.c | 3 + clang/test/Preprocessor/init-arm.c | 3 + clang/test/Preprocessor/init.c | 22 + clang/test/Preprocessor/macro_vaopt_check.cpp | 12 +- clang/test/Preprocessor/macro_vaopt_expand.cpp | 4 +- clang/test/Preprocessor/riscv-target-features.c | 130 +- clang/test/Profile/profile-prefix-map.c | 14 + clang/test/Sema/aix-pragma-pack-and-align.c | 229 + clang/test/Sema/attr-min-vector-width.c | 2 +- clang/test/Sema/static-assert.c | 11 + clang/test/SemaCUDA/Inputs/cuda.h | 1 + clang/test/SemaCUDA/bad-attributes.cu | 4 +- clang/test/SemaCUDA/dependent-device-var.cu | 18 + clang/test/SemaCUDA/device-var-init.cu | 206 +- clang/test/SemaCUDA/function-overload.cu | 2 +- clang/test/SemaCUDA/managed-var.cu | 54 + clang/test/SemaCUDA/union-init.cu | 4 +- clang/test/SemaCUDA/usual-deallocators.cu | 9 + clang/test/SemaCXX/constant-expression-cxx2a.cpp | 10 + clang/test/SemaCXX/cxx1z-decomposition.cpp | 15 + clang/test/SemaCXX/cxx2a-constexpr-dynalloc.cpp | 34 + .../test/SemaCXX/cxx2a-initializer-aggregates.cpp | 27 + clang/test/SemaCXX/cxx2a-three-way-comparison.cpp | 20 +- clang/test/SemaCXX/default1.cpp | 8 + clang/test/SemaCXX/pr48848.cpp | 15 + .../SemaCXX/subst-func-type-invalid-ret-type.cpp | 16 + clang/test/SemaCXX/typo-correction-delayed.cpp | 9 - clang/test/SemaObjC/warn-called-once.m | 71 +- clang/test/SemaObjCXX/warn-called-once.mm | 7 + clang/test/SemaOpenCL/address-spaces.cl | 3 +- clang/test/SemaOpenCL/fdeclare-opencl-builtins.cl | 52 +- clang/test/SemaOpenCL/features.cl | 48 + clang/test/SemaOpenCL/invalid-kernel-attrs.cl | 6 +- .../test/SemaOpenCLCXX/address-space-references.cl | 12 + .../test/SemaOpenCLCXX/address-space-templates.cl | 17 +- clang/test/SemaOpenCLCXX/members.cl | 20 +- clang/test/SemaOpenCLCXX/references.cl | 46 + .../test/SemaTemplate/instantiation-dependence.cpp | 103 + .../test/SemaTemplate/partial-spec-instantiate.cpp | 18 +- clang/test/SemaTemplate/temp_arg_nontype_cxx1z.cpp | 25 + clang/test/SemaTemplate/temp_class_spec.cpp | 14 + .../test/Tooling/clang-check-syntax-tree-dump.cpp | 9 + .../VFS/Inputs/vfsoverlay-directory-relative.yaml | 11 + clang/test/VFS/Inputs/vfsoverlay-directory.yaml | 10 + clang/test/VFS/directory.c | 48 + clang/tools/c-index-test/c-index-test.c | 17 + clang/tools/c-index-test/core_main.cpp | 25 +- clang/tools/clang-check/CMakeLists.txt | 1 + clang/tools/clang-check/ClangCheck.cpp | 39 +- .../clang-extdef-mapping/ClangExtDefMapGen.cpp | 9 +- clang/tools/clang-format/ClangFormat.cpp | 8 +- clang/tools/clang-refactor/ClangRefactor.cpp | 7 +- clang/tools/clang-rename/ClangRename.cpp | 8 +- clang/tools/driver/cc1_main.cpp | 16 +- clang/tools/libclang/CIndex.cpp | 6 +- clang/tools/scan-build-py/libscanbuild/analyze.py | 21 +- .../tools/scan-build-py/libscanbuild/arguments.py | 8 + clang/tools/scan-build-py/libscanbuild/report.py | 98 + .../tools/scan-build-py/tests/unit/test_analyze.py | 27 +- .../tools/scan-build-py/tests/unit/test_report.py | 514 + clang/unittests/AST/ASTImporterTest.cpp | 32 + clang/unittests/AST/ASTTraverserTest.cpp | 109 + clang/unittests/AST/ASTTypeTraitsTest.cpp | 12 + .../ASTMatchers/ASTMatchersNarrowingTest.cpp | 441 + .../unittests/ASTMatchers/ASTMatchersNodeTest.cpp | 31 + .../ASTMatchers/ASTMatchersTraversalTest.cpp | 955 + clang/unittests/ASTMatchers/Dynamic/ParserTest.cpp | 53 +- .../unittests/ASTMatchers/Dynamic/RegistryTest.cpp | 20 + .../ASTMatchers/Dynamic/VariantValueTest.cpp | 19 + clang/unittests/Basic/CMakeLists.txt | 1 + clang/unittests/Basic/SanitizersTest.cpp | 49 + clang/unittests/Format/FormatTest.cpp | 1594 +- clang/unittests/Format/FormatTestCSharp.cpp | 35 +- clang/unittests/Format/FormatTestComments.cpp | 522 +- clang/unittests/Format/SortImportsTestJava.cpp | 2 +- clang/unittests/Format/SortIncludesTest.cpp | 45 +- .../unittests/Frontend/CompilerInvocationTest.cpp | 45 + clang/unittests/Frontend/OutputStreamTest.cpp | 8 + clang/unittests/Sema/CodeCompleteTest.cpp | 1 + clang/unittests/Tooling/Syntax/BuildTreeTest.cpp | 101 +- clang/unittests/Tooling/Syntax/SynthesisTest.cpp | 13 +- clang/utils/TableGen/ClangAttrEmitter.cpp | 97 +- clang/utils/TableGen/ClangOpenCLBuiltinEmitter.cpp | 17 +- clang/utils/creduce-clang-crash.py | 3 +- clang/www/analyzer/checker_dev_manual.html | 6 +- clang/www/analyzer/open_projects.html | 4 +- clang/www/cxx_dr_status.html | 2 +- clang/www/cxx_status.html | 2 +- clang/www/hacking.html | 6 +- clang/www/menu.html.incl | 2 +- compiler-rt/CMakeLists.txt | 4 - compiler-rt/cmake/config-ix.cmake | 4 +- .../include/sanitizer/tsan_interface_atomic.h | 2 +- compiler-rt/lib/asan/asan_allocator.cpp | 28 + compiler-rt/lib/asan/asan_fuchsia.cpp | 2 +- compiler-rt/lib/asan/asan_interceptors.cpp | 41 +- compiler-rt/lib/asan/asan_thread.cpp | 37 +- compiler-rt/lib/asan/asan_thread.h | 5 +- compiler-rt/lib/asan/asan_win.cpp | 2 +- compiler-rt/lib/builtins/assembly.h | 5 +- compiler-rt/lib/builtins/gcc_personality_v0.c | 11 +- compiler-rt/lib/builtins/int_lib.h | 11 +- compiler-rt/lib/builtins/int_types.h | 12 + compiler-rt/lib/dfsan/CMakeLists.txt | 2 + compiler-rt/lib/dfsan/dfsan.cpp | 25 +- compiler-rt/lib/dfsan/dfsan.h | 4 + compiler-rt/lib/dfsan/dfsan_custom.cpp | 229 +- compiler-rt/lib/dfsan/dfsan_thread.cpp | 115 + compiler-rt/lib/dfsan/dfsan_thread.h | 70 + compiler-rt/lib/dfsan/done_abilist.txt | 3 + compiler-rt/lib/gwp_asan/CMakeLists.txt | 21 +- compiler-rt/lib/gwp_asan/common.cpp | 2 +- compiler-rt/lib/gwp_asan/common.h | 4 +- compiler-rt/lib/gwp_asan/crash_handler.cpp | 2 +- .../lib/gwp_asan/guarded_pool_allocator.cpp | 113 +- compiler-rt/lib/gwp_asan/guarded_pool_allocator.h | 28 +- compiler-rt/lib/gwp_asan/optional/backtrace.h | 48 +- .../lib/gwp_asan/optional/backtrace_fuchsia.cpp | 11 +- .../lib/gwp_asan/optional/backtrace_linux_libc.cpp | 17 +- .../optional/backtrace_sanitizer_common.cpp | 16 +- .../lib/gwp_asan/optional/options_parser.cpp | 249 +- compiler-rt/lib/gwp_asan/optional/options_parser.h | 12 +- compiler-rt/lib/gwp_asan/optional/printf.h | 33 + compiler-rt/lib/gwp_asan/optional/segv_handler.h | 71 +- .../lib/gwp_asan/optional/segv_handler_fuchsia.cpp | 8 +- .../lib/gwp_asan/optional/segv_handler_posix.cpp | 173 +- compiler-rt/lib/gwp_asan/options.inc | 25 +- .../guarded_pool_allocator_fuchsia.cpp | 5 +- compiler-rt/lib/gwp_asan/tests/CMakeLists.txt | 6 +- compiler-rt/lib/gwp_asan/tests/alignment.cpp | 124 +- compiler-rt/lib/gwp_asan/tests/basic.cpp | 31 + .../lib/gwp_asan/tests/crash_handler_api.cpp | 5 +- compiler-rt/lib/gwp_asan/tests/harness.h | 13 +- .../tests/optional/printf_sanitizer_common.cpp | 20 - compiler-rt/lib/gwp_asan/tests/options.cpp | 63 + .../platform_specific/printf_sanitizer_common.cpp | 19 + compiler-rt/lib/gwp_asan/utilities.cpp | 63 - compiler-rt/lib/gwp_asan/utilities.h | 13 - compiler-rt/lib/lsan/lsan_allocator.cpp | 10 + compiler-rt/lib/lsan/lsan_allocator.h | 2 +- compiler-rt/lib/lsan/lsan_common.cpp | 24 + compiler-rt/lib/lsan/lsan_common.h | 4 + compiler-rt/lib/msan/msan_poisoning.cpp | 79 +- compiler-rt/lib/msan/tests/msan_test.cpp | 2 + .../lib/sanitizer_common/sanitizer_common.cpp | 8 + .../lib/sanitizer_common/sanitizer_common.h | 1 + .../lib/sanitizer_common/sanitizer_file.cpp | 3 + .../lib/sanitizer_common/sanitizer_flags.cpp | 7 + .../lib/sanitizer_common/sanitizer_flags.inc | 2 + .../lib/sanitizer_common/sanitizer_fuchsia.cpp | 68 +- .../lib/sanitizer_common/sanitizer_linux.cpp | 44 +- compiler-rt/lib/sanitizer_common/sanitizer_mac.cpp | 52 +- .../sanitizer_platform_interceptors.h | 4 +- .../sanitizer_symbolizer_libcdep.cpp | 2 +- .../sanitizer_symbolizer_posix_libcdep.cpp | 7 + .../sanitizer_common/sanitizer_symbolizer_win.cpp | 9 +- .../sanitizer_common/sanitizer_thread_registry.cpp | 4 +- .../sanitizer_common/sanitizer_thread_registry.h | 3 +- compiler-rt/lib/sanitizer_common/sanitizer_win.cpp | 21 +- .../lib/sanitizer_common/tests/CMakeLists.txt | 1 + .../tests/sanitizer_common_test.cpp | 3 - .../tests/sanitizer_stacktrace_test.cpp | 16 +- compiler-rt/lib/scudo/scudo_allocator.cpp | 11 +- compiler-rt/lib/scudo/standalone/combined.h | 16 +- compiler-rt/lib/scudo/standalone/flags_parser.h | 2 +- compiler-rt/lib/scudo/standalone/fuchsia.cpp | 3 +- compiler-rt/lib/scudo/standalone/memtag.h | 24 +- .../lib/scudo/standalone/tests/scudo_unit_test.h | 7 +- .../lib/scudo/standalone/tests/wrappers_c_test.cpp | 7 +- compiler-rt/lib/tsan/rtl/tsan_interface.h | 2 +- .../test/asan/TestCases/asan_update_allocation.cpp | 4 +- .../test/asan/TestCases/large_func_test.cpp | 10 +- .../test/asan/TestCases/strncpy-overflow.cpp | 21 +- .../suppressions-exec-relative-location.cpp | 1 - .../test/asan/TestCases/use-after-delete.cpp | 14 +- .../test/asan/TestCases/use-after-free-right.cpp | 24 +- compiler-rt/test/asan/TestCases/use-after-free.cpp | 24 +- compiler-rt/test/asan/lit.cfg.py | 2 +- compiler-rt/test/dfsan/custom.cpp | 92 +- compiler-rt/test/dfsan/pthread.c | 29 + compiler-rt/test/dfsan/sigaction.c | 49 + compiler-rt/test/dfsan/sigaction_stress_test.c | 63 + .../test/hwasan/TestCases/register-dump-read.c | 12 +- compiler-rt/test/lsan/TestCases/use_registers.cpp | 4 + compiler-rt/test/lsan/lit.common.cfg.py | 2 +- compiler-rt/test/msan/chained_origin_memmove.cpp | 57 + compiler-rt/test/msan/death-callback.cpp | 5 +- compiler-rt/test/profile/instrprof-value-prof-2.c | 1 + .../TestCases/Posix/create_thread_fail.cpp | 31 + .../TestCases/external_symbolizer_path.cpp | 34 + .../TestCases/suffix-log-path_test.c | 22 + compiler-rt/test/sanitizer_common/print_address.h | 2 +- compiler-rt/test/tsan/blacklist2.cpp | 2 +- compiler-rt/test/tsan/free_race.c | 2 +- compiler-rt/test/tsan/longjmp3.cpp | 2 +- compiler-rt/test/tsan/longjmp4.cpp | 2 +- compiler-rt/test/tsan/race_on_heap.cpp | 2 +- compiler-rt/test/tsan/race_top_suppression.cpp | 2 +- compiler-rt/test/tsan/simple_stack.c | 6 +- compiler-rt/test/tsan/sleep_sync.cpp | 2 +- .../test/ubsan/TestCases/Misc/missing_return.cpp | 2 +- .../nullptr-and-nonzero-offset-constants.cpp | 1 + .../Pointer/nullptr-and-nonzero-offset-summary.cpp | 2 + .../TestCases/nullptr-and-nonzero-offset.c | 3 +- compiler-rt/tools/gwp_asan/CMakeLists.txt | 15 +- .../tools/gwp_asan/options_parser_fuzzer.cpp | 12 + compiler-rt/www/menu.html.incl | 2 +- .../memvars/inline-escaping-function.c | 45 + .../dexter-tests/memvars/merged-store.c | 43 + .../dexter-tests/memvars/unused-merged-value.c | 44 + .../dexter/dex/debugger/dbgeng/dbgeng.py | 7 +- .../llvm-prettyprinters/gdb/mlir-support.cpp | 4 +- flang/CMakeLists.txt | 20 +- flang/README.md | 2 +- flang/docs/Extensions.md | 3 +- flang/docs/GettingInvolved.md | 8 + flang/docs/ImplementingASemanticCheck.md | 2 +- flang/docs/Overview.md | 4 +- flang/docs/_templates/indexsidebar.html | 10 +- flang/docs/flang-c-style.el | 2 +- flang/include/flang/Common/Fortran-features.h | 1 + flang/include/flang/Evaluate/call.h | 10 +- flang/include/flang/Evaluate/characteristics.h | 41 +- flang/include/flang/Evaluate/fold.h | 24 +- flang/include/flang/Evaluate/shape.h | 86 +- flang/include/flang/Evaluate/tools.h | 63 +- flang/include/flang/Evaluate/traverse.h | 2 +- flang/include/flang/Evaluate/type.h | 7 +- flang/include/flang/Frontend/CompilerInstance.h | 5 + flang/include/flang/Frontend/CompilerInvocation.h | 12 + flang/include/flang/Frontend/FrontendAction.h | 8 +- flang/include/flang/Frontend/FrontendActions.h | 14 +- flang/include/flang/Frontend/FrontendOptions.h | 42 +- flang/include/flang/Frontend/PreprocessorOptions.h | 5 + flang/include/flang/Optimizer/CodeGen/CGPasses.td | 6 +- flang/include/flang/Optimizer/CodeGen/CodeGen.h | 1 + flang/include/flang/Optimizer/Dialect/FIRAttr.h | 32 +- flang/include/flang/Optimizer/Dialect/FIRDialect.h | 4 + flang/include/flang/Optimizer/Dialect/FIROps.h | 4 +- flang/include/flang/Optimizer/Dialect/FIROps.td | 112 +- flang/include/flang/Optimizer/Dialect/FIRType.h | 122 +- flang/include/flang/Optimizer/Transforms/Passes.td | 2 +- flang/include/flang/Parser/dump-parse-tree.h | 2 +- flang/include/flang/Parser/parse-tree.h | 4 +- flang/include/flang/Parser/provenance.h | 9 +- flang/include/flang/Parser/source.h | 6 +- flang/include/flang/Semantics/expression.h | 2 + flang/include/flang/Semantics/scope.h | 1 + flang/include/flang/Semantics/semantics.h | 4 +- flang/include/flang/Semantics/symbol.h | 2 +- flang/include/flang/Semantics/tools.h | 16 + flang/include/flang/Version.inc.in | 3 + flang/lib/Evaluate/call.cpp | 9 +- flang/lib/Evaluate/characteristics.cpp | 161 +- flang/lib/Evaluate/check-expression.cpp | 138 +- flang/lib/Evaluate/fold-implementation.h | 51 +- flang/lib/Evaluate/fold-integer.cpp | 60 +- flang/lib/Evaluate/fold-logical.cpp | 12 + flang/lib/Evaluate/fold.cpp | 7 + flang/lib/Evaluate/intrinsics.cpp | 143 +- flang/lib/Evaluate/shape.cpp | 317 +- flang/lib/Evaluate/tools.cpp | 229 +- flang/lib/Evaluate/variable.cpp | 16 +- flang/lib/Frontend/CompilerInstance.cpp | 20 +- flang/lib/Frontend/CompilerInvocation.cpp | 106 +- flang/lib/Frontend/FrontendAction.cpp | 54 +- flang/lib/Frontend/FrontendActions.cpp | 75 +- flang/lib/Frontend/FrontendOptions.cpp | 26 +- flang/lib/Lower/ComplexExpr.cpp | 4 +- flang/lib/Lower/ConvertType.cpp | 4 +- flang/lib/Lower/DoLoopHelper.cpp | 2 +- flang/lib/Lower/FIRBuilder.cpp | 4 +- flang/lib/Lower/IO.cpp | 10 +- flang/lib/Lower/IntrinsicCall.cpp | 8 +- flang/lib/Lower/Mangler.cpp | 2 +- flang/lib/Lower/OpenMP.cpp | 5 +- flang/lib/Optimizer/Dialect/FIRAttr.cpp | 117 +- flang/lib/Optimizer/Dialect/FIRDialect.cpp | 9 +- flang/lib/Optimizer/Dialect/FIROps.cpp | 43 +- flang/lib/Optimizer/Dialect/FIRType.cpp | 299 +- flang/lib/Parser/Fortran-parsers.cpp | 3 +- flang/lib/Parser/io-parsers.cpp | 2 +- flang/lib/Parser/openmp-parsers.cpp | 26 +- flang/lib/Parser/parsing.cpp | 9 +- flang/lib/Parser/preprocessor.cpp | 11 +- flang/lib/Parser/prescan.cpp | 12 +- flang/lib/Parser/provenance.cpp | 26 +- flang/lib/Parser/source.cpp | 10 +- flang/lib/Parser/unparse.cpp | 31 +- flang/lib/Semantics/assignment.cpp | 2 +- flang/lib/Semantics/check-acc-structure.cpp | 1 + flang/lib/Semantics/check-acc-structure.h | 50 +- flang/lib/Semantics/check-call.cpp | 50 +- flang/lib/Semantics/check-declarations.cpp | 50 +- flang/lib/Semantics/check-directive-structure.h | 23 +- flang/lib/Semantics/check-do-forall.cpp | 45 +- flang/lib/Semantics/check-io.cpp | 9 +- flang/lib/Semantics/check-omp-structure.cpp | 280 +- flang/lib/Semantics/check-omp-structure.h | 60 +- flang/lib/Semantics/compute-offsets.cpp | 2 +- flang/lib/Semantics/expression.cpp | 51 +- flang/lib/Semantics/mod-file.cpp | 78 +- flang/lib/Semantics/resolve-directives.cpp | 136 + flang/lib/Semantics/resolve-names-utils.cpp | 12 + flang/lib/Semantics/resolve-names-utils.h | 2 + flang/lib/Semantics/resolve-names.cpp | 203 +- flang/lib/Semantics/runtime-type-info.cpp | 2 +- flang/lib/Semantics/scope.cpp | 43 + flang/lib/Semantics/semantics.cpp | 42 +- flang/lib/Semantics/symbol.cpp | 4 +- flang/lib/Semantics/tools.cpp | 212 +- flang/lib/Semantics/type.cpp | 1 + flang/module/__fortran_builtins.f90 | 9 + flang/module/ieee_arithmetic.f90 | 56 + flang/module/iso_c_binding.f90 | 40 +- flang/module/iso_fortran_env.f90 | 4 +- flang/test/Evaluate/folding09.f90 | 22 +- flang/test/Evaluate/folding16.f90 | 15 +- flang/test/Evaluate/folding18.f90 | 75 + flang/test/Evaluate/folding19.f90 | 22 + flang/test/Evaluate/test_folding.sh | 6 +- flang/test/Fir/fir-ops.fir | 10 +- flang/test/Fir/fir-types.fir | 13 +- flang/test/Flang-Driver/Inputs/basic-header-one.h | 1 + flang/test/Flang-Driver/Inputs/basic-header-two.h | 1 + .../Flang-Driver/Inputs/basictestmoduleone.mod | 5 + flang/test/Flang-Driver/Inputs/fixed-form-test.f | 3 + .../Flang-Driver/Inputs/fixed-line-length-test.f | 3 + flang/test/Flang-Driver/Inputs/free-form-test.f90 | 2 + .../Inputs/header-dir/basic-header-one.h | 1 + .../Inputs/header-dir/basic-header-two.h | 1 + .../Inputs/module-dir/basictestmoduleone.mod | 5 + .../Inputs/module-dir/basictestmoduletwo.mod | 3 + flang/test/Flang-Driver/driver-help-hidden.f90 | 6 + flang/test/Flang-Driver/driver-help.f90 | 12 + flang/test/Flang-Driver/fixed-free-detection.f90 | 40 + flang/test/Flang-Driver/fixed-free-flag.f90 | 25 + flang/test/Flang-Driver/fixed-line-length.f90 | 56 + flang/test/Flang-Driver/include-header.f90 | 77 + flang/test/Flang-Driver/include-module.f90 | 56 + flang/test/Flang-Driver/input-from-stdin.f90 | 44 + flang/test/Flang-Driver/missing-input.f90 | 32 +- flang/test/Flang-Driver/parse-error.f95 | 2 +- .../predefined-macros-compiler-version.f90 | 26 + flang/test/Flang-Driver/syntax-only.f90 | 2 +- flang/test/Flang-Driver/write-module.f90 | 10 + .../test/Frontend}/Inputs/empty.h | 0 flang/test/Frontend/input-output-file.f90 | 6 +- flang/test/Frontend/prescanner-diag.f90 | 17 + flang/test/Lower/pre-fir-tree01.f90 | 2 +- flang/test/Lower/pre-fir-tree02.f90 | 2 +- flang/test/Lower/pre-fir-tree03.f90 | 2 +- flang/test/Lower/pre-fir-tree04.f90 | 2 +- flang/test/Lower/pre-fir-tree05.f90 | 2 +- flang/test/Preprocessing/assert.F90 | 2 +- .../test/Preprocessing/compiler_defined_macros.F90 | 2 +- flang/test/Preprocessing/defines.F90 | 2 +- flang/test/Preprocessing/fixed-rescan.F | 2 +- flang/test/Preprocessing/hollerith.f | 2 +- flang/test/Preprocessing/include-comment.F90 | 2 +- flang/test/Preprocessing/pp001.F | 2 +- flang/test/Preprocessing/pp002.F | 2 +- flang/test/Preprocessing/pp003.F | 2 +- flang/test/Preprocessing/pp004.F | 2 +- flang/test/Preprocessing/pp005.F | 2 +- flang/test/Preprocessing/pp006.F | 2 +- flang/test/Preprocessing/pp007.F | 2 +- flang/test/Preprocessing/pp008.F | 2 +- flang/test/Preprocessing/pp009.F | 2 +- flang/test/Preprocessing/pp010.F | 2 +- flang/test/Preprocessing/pp011.F | 2 +- flang/test/Preprocessing/pp012.F | 2 +- flang/test/Preprocessing/pp013.F | 2 +- flang/test/Preprocessing/pp014.F | 2 +- flang/test/Preprocessing/pp015.F | 2 +- flang/test/Preprocessing/pp016.F | 2 +- flang/test/Preprocessing/pp017.F | 2 +- flang/test/Preprocessing/pp018.F | 2 +- flang/test/Preprocessing/pp019.F | 2 +- flang/test/Preprocessing/pp020.F | 2 +- flang/test/Preprocessing/pp021.F | 2 +- flang/test/Preprocessing/pp022.F | 2 +- flang/test/Preprocessing/pp023.F | 2 +- flang/test/Preprocessing/pp024.F | 2 +- flang/test/Preprocessing/pp025.F | 2 +- flang/test/Preprocessing/pp026.F | 2 +- flang/test/Preprocessing/pp027.F | 2 +- flang/test/Preprocessing/pp028.F | 2 +- flang/test/Preprocessing/pp029.F | 2 +- flang/test/Preprocessing/pp030.F | 2 +- flang/test/Preprocessing/pp031.F | 2 +- flang/test/Preprocessing/pp032.F | 2 +- flang/test/Preprocessing/pp033.F | 2 +- flang/test/Preprocessing/pp034.F | 2 +- flang/test/Preprocessing/pp035.F | 2 +- flang/test/Preprocessing/pp036.F | 2 +- flang/test/Preprocessing/pp037.F | 2 +- flang/test/Preprocessing/pp038.F | 2 +- flang/test/Preprocessing/pp039.F | 2 +- flang/test/Preprocessing/pp040.F | 2 +- flang/test/Preprocessing/pp041.F | 2 +- flang/test/Preprocessing/pp042.F | 2 +- flang/test/Preprocessing/pp043.F | 2 +- flang/test/Preprocessing/pp044.F | 2 +- flang/test/Preprocessing/pp101.F90 | 2 +- flang/test/Preprocessing/pp102.F90 | 2 +- flang/test/Preprocessing/pp103.F90 | 2 +- flang/test/Preprocessing/pp104.F90 | 2 +- flang/test/Preprocessing/pp105.F90 | 2 +- flang/test/Preprocessing/pp106.F90 | 2 +- flang/test/Preprocessing/pp107.F90 | 2 +- flang/test/Preprocessing/pp108.F90 | 2 +- flang/test/Preprocessing/pp109.F90 | 2 +- flang/test/Preprocessing/pp110.F90 | 2 +- flang/test/Preprocessing/pp111.F90 | 2 +- flang/test/Preprocessing/pp112.F90 | 2 +- flang/test/Preprocessing/pp113.F90 | 2 +- flang/test/Preprocessing/pp114.F90 | 2 +- flang/test/Preprocessing/pp115.F90 | 2 +- flang/test/Preprocessing/pp116.F90 | 2 +- flang/test/Preprocessing/pp117.F90 | 2 +- flang/test/Preprocessing/pp118.F90 | 2 +- flang/test/Preprocessing/pp119.F90 | 2 +- flang/test/Preprocessing/pp120.F90 | 2 +- flang/test/Preprocessing/pp121.F90 | 2 +- flang/test/Preprocessing/pp122.F90 | 2 +- flang/test/Preprocessing/pp123.F90 | 2 +- flang/test/Preprocessing/pp124.F90 | 2 +- flang/test/Preprocessing/pp125.F90 | 2 +- flang/test/Preprocessing/pp126.F90 | 2 +- flang/test/Preprocessing/pp127.F90 | 2 +- flang/test/Preprocessing/pp128.F90 | 2 +- flang/test/Preprocessing/pp129.F90 | 2 +- flang/test/Preprocessing/pp130.F90 | 2 +- .../test/Semantics/OpenACC/acc-atomic-validity.f90 | 42 + flang/test/Semantics/OpenACC/acc-branch.f90 | 172 + .../test/Semantics/OpenACC/acc-cache-validity.f90 | 43 + .../OpenACC/acc-canonicalization-validity.f90 | 126 + flang/test/Semantics/OpenACC/acc-data.f90 | 168 + .../Semantics/OpenACC/acc-declare-validity.f90 | 57 + flang/test/Semantics/OpenACC/acc-host-data.f90 | 41 + flang/test/Semantics/OpenACC/acc-init-validity.f90 | 96 + flang/test/Semantics/OpenACC/acc-kernels-loop.f90 | 278 + flang/test/Semantics/OpenACC/acc-kernels.f90 | 144 + flang/test/Semantics/OpenACC/acc-loop.f90 | 253 + .../OpenACC/acc-parallel-loop-validity.f90 | 122 + flang/test/Semantics/OpenACC/acc-parallel.f90 | 138 + flang/test/Semantics/OpenACC/acc-resolve01.f90 | 22 + flang/test/Semantics/OpenACC/acc-resolve02.f90 | 17 + .../Semantics/OpenACC/acc-routine-validity.f90 | 79 + flang/test/Semantics/OpenACC/acc-serial-loop.f90 | 97 + flang/test/Semantics/OpenACC/acc-serial.f90 | 166 + flang/test/Semantics/OpenACC/acc-set-validity.f90 | 106 + .../Semantics/OpenACC/acc-shutdown-validity.f90 | 96 + flang/test/Semantics/OpenACC/acc-symbols01.f90 | 26 + .../test/Semantics/OpenACC/acc-update-validity.f90 | 67 + flang/test/Semantics/OpenACC/acc-wait-validity.f90 | 42 + flang/test/Semantics/acc-branch.f90 | 172 - .../Semantics/acc-canonicalization-validity.f90 | 126 - flang/test/Semantics/acc-clause-validity.f90 | 1268 - flang/test/Semantics/acc-declare-validity.f90 | 57 - flang/test/Semantics/acc-resolve01.f90 | 22 - flang/test/Semantics/acc-resolve02.f90 | 17 - flang/test/Semantics/acc-routine-validity.f90 | 79 - flang/test/Semantics/acc-symbols01.f90 | 26 - flang/test/Semantics/allocate12.f90 | 6 +- flang/test/Semantics/array-constr-values.f90 | 16 + flang/test/Semantics/assign03.f90 | 2 +- flang/test/Semantics/call09.f90 | 27 +- flang/test/Semantics/call17.f90 | 19 + flang/test/Semantics/data04.f90 | 1 - flang/test/Semantics/data05.f90 | 2 +- flang/test/Semantics/data08.f90 | 2 +- flang/test/Semantics/data09.f90 | 2 +- flang/test/Semantics/empty.f90 | 4 +- flang/test/Semantics/final02.f90 | 2 +- flang/test/Semantics/getdefinition01.f90 | 8 +- flang/test/Semantics/getdefinition02.f | 6 +- flang/test/Semantics/getdefinition03-a.f90 | 4 +- flang/test/Semantics/getdefinition04.f90 | 2 +- flang/test/Semantics/getdefinition05.f90 | 4 +- flang/test/Semantics/getsymbols01.f90 | 2 +- flang/test/Semantics/getsymbols02.f90 | 6 +- flang/test/Semantics/getsymbols03-a.f90 | 2 +- flang/test/Semantics/getsymbols04.f90 | 2 +- flang/test/Semantics/getsymbols05.f90 | 2 +- flang/test/Semantics/missing_newline.f90 | 4 +- flang/test/Semantics/mod-file-rewriter.f90 | 8 +- flang/test/Semantics/modfile03.f90 | 18 + flang/test/Semantics/modfile07.f90 | 26 + flang/test/Semantics/modfile17.f90 | 2 +- flang/test/Semantics/modfile30.f90 | 4 +- flang/test/Semantics/modfile35.f90 | 6 +- flang/test/Semantics/modfile37.f90 | 32 + flang/test/Semantics/modfile38.f90 | 35 + flang/test/Semantics/modfile39.f90 | 48 + flang/test/Semantics/modifiable01.f90 | 70 + flang/test/Semantics/offsets01.f90 | 2 +- flang/test/Semantics/offsets02.f90 | 2 +- flang/test/Semantics/offsets03.f90 | 2 +- flang/test/Semantics/oldparam01.f90 | 25 + flang/test/Semantics/oldparam02.f90 | 27 + flang/test/Semantics/oldparam03.f90 | 7 + flang/test/Semantics/omp-clause-validity01.f90 | 1 + flang/test/Semantics/omp-do-cycle.f90 | 44 + flang/test/Semantics/omp-do01-positivecase.f90 | 19 + flang/test/Semantics/omp-do01.f90 | 12 +- flang/test/Semantics/omp-do05-positivecase.f90 | 36 + flang/test/Semantics/omp-do05.f90 | 38 +- flang/test/Semantics/omp-do07.f90 | 7 +- flang/test/Semantics/omp-invalid-branch.f90 | 107 + flang/test/Semantics/omp-parallel01.f90 | 23 + flang/test/Semantics/omp-parallel02.f90 | 24 + flang/test/Semantics/omp-parallell01.f90 | 23 - flang/test/Semantics/omp-parallell02.f90 | 24 - flang/test/Semantics/omp-simd01.f90 | 7 +- flang/test/Semantics/omp-task01.f90 | 8 +- flang/test/Semantics/omp-taskloop01.f90 | 3 - flang/test/Semantics/omp-taskloop02.f90 | 7 +- flang/test/Semantics/omp-workshare01.f90 | 15 +- flang/test/Semantics/omp-workshare02.f90 | 52 +- flang/test/Semantics/omp-workshare03.f90 | 32 + flang/test/Semantics/omp-workshare04.f90 | 48 + flang/test/Semantics/omp-workshare05.f90 | 60 + flang/test/Semantics/resolve100.f90 | 14 + flang/test/Semantics/resolve44.f90 | 2 - flang/test/Semantics/resolve53.f90 | 4 +- flang/test/Semantics/resolve88.f90 | 2 +- flang/test/Semantics/rewrite01.f90 | 2 +- flang/test/Semantics/separate-mp02.f90 | 12 +- flang/test/Semantics/shape.f90 | 8 + flang/test/Semantics/spec-expr.f90 | 2 +- flang/test/Semantics/structconst03.f90 | 19 +- flang/test/Semantics/structconst04.f90 | 18 +- flang/test/Semantics/test_errors.sh | 2 +- flang/test/Semantics/test_modfile.sh | 2 +- flang/test/Semantics/typeinfo01.f90 | 2 +- flang/test/lit.cfg.py | 9 +- flang/tools/f18-parse-demo/f18-parse-demo.cpp | 10 +- flang/tools/f18/CMakeLists.txt | 4 +- flang/tools/f18/f18.cpp | 30 +- flang/tools/f18/f18_version.h.in | 9 - flang/tools/f18/flang | 7 +- flang/tools/tco/tco.cpp | 15 +- flang/unittests/Frontend/CMakeLists.txt | 1 - flang/unittests/Frontend/CompilerInstanceTest.cpp | 2 +- flang/unittests/Frontend/FrontendActionTest.cpp | 32 +- flang/unittests/Frontend/InputOutputTest.cpp | 76 - libc/CMakeLists.txt | 6 +- libc/benchmarks/JSON.cpp | 5 - libc/benchmarks/LibcMemoryBenchmarkMain.cpp | 2 - libc/cmake/modules/LLVMLibCCheckCpuFeatures.cmake | 40 +- libc/cmake/modules/LLVMLibCHeaderRules.cmake | 5 +- .../modules/cpu_features/check_cpu_features.cpp.in | 3 + libc/config/linux/aarch64/entrypoints.txt | 26 + libc/config/linux/aarch64/headers.txt | 7 +- libc/config/linux/x86_64/entrypoints.txt | 1 + libc/include/CMakeLists.txt | 1 + libc/src/__support/common.h | 23 + libc/src/ctype/isascii.h | 2 + libc/src/ctype/isblank.cpp | 2 +- libc/src/ctype/iscntrl.cpp | 2 +- libc/src/math/CMakeLists.txt | 1135 +- libc/src/math/aarch64/CMakeLists.txt | 99 + libc/src/math/aarch64/ceil.cpp | 20 + libc/src/math/aarch64/ceilf.cpp | 20 + libc/src/math/aarch64/floor.cpp | 20 + libc/src/math/aarch64/floorf.cpp | 20 + libc/src/math/aarch64/round.cpp | 20 + libc/src/math/aarch64/roundf.cpp | 20 + libc/src/math/aarch64/sqrt.cpp | 20 + libc/src/math/aarch64/sqrtf.cpp | 20 + libc/src/math/aarch64/trunc.cpp | 20 + libc/src/math/aarch64/truncf.cpp | 20 + libc/src/math/exp_utils.cpp | 130 - libc/src/math/fmaf.cpp | 65 - libc/src/math/generic/CMakeLists.txt | 991 + libc/src/math/{ => generic}/ceil.cpp | 0 libc/src/math/{ => generic}/ceilf.cpp | 0 libc/src/math/{ => generic}/ceill.cpp | 0 libc/src/math/{ => generic}/copysign.cpp | 0 libc/src/math/{ => generic}/copysignf.cpp | 0 libc/src/math/{ => generic}/copysignl.cpp | 0 libc/src/math/{ => generic}/cosf.cpp | 0 libc/src/math/{ => generic}/exp2f.cpp | 0 libc/src/math/generic/exp_utils.cpp | 128 + libc/src/math/{ => generic}/exp_utils.h | 0 libc/src/math/{ => generic}/expf.cpp | 0 libc/src/math/{ => generic}/fabs.cpp | 0 libc/src/math/{ => generic}/fabsf.cpp | 0 libc/src/math/{ => generic}/fabsl.cpp | 0 libc/src/math/{ => generic}/fdim.cpp | 0 libc/src/math/{ => generic}/fdimf.cpp | 0 libc/src/math/{ => generic}/fdiml.cpp | 0 libc/src/math/{ => generic}/floor.cpp | 0 libc/src/math/{ => generic}/floorf.cpp | 0 libc/src/math/{ => generic}/floorl.cpp | 0 libc/src/math/generic/fmaf.cpp | 65 + libc/src/math/{ => generic}/fmax.cpp | 0 libc/src/math/{ => generic}/fmaxf.cpp | 0 libc/src/math/{ => generic}/fmaxl.cpp | 0 libc/src/math/{ => generic}/fmin.cpp | 0 libc/src/math/{ => generic}/fminf.cpp | 0 libc/src/math/{ => generic}/fminl.cpp | 0 libc/src/math/{ => generic}/frexp.cpp | 0 libc/src/math/{ => generic}/frexpf.cpp | 0 libc/src/math/{ => generic}/frexpl.cpp | 0 libc/src/math/{ => generic}/hypot.cpp | 0 libc/src/math/{ => generic}/hypotf.cpp | 0 libc/src/math/{ => generic}/ilogb.cpp | 0 libc/src/math/{ => generic}/ilogbf.cpp | 0 libc/src/math/{ => generic}/ilogbl.cpp | 0 libc/src/math/{ => generic}/ldexp.cpp | 0 libc/src/math/{ => generic}/ldexpf.cpp | 0 libc/src/math/{ => generic}/ldexpl.cpp | 0 libc/src/math/{ => generic}/llrint.cpp | 0 libc/src/math/{ => generic}/llrintf.cpp | 0 libc/src/math/{ => generic}/llrintl.cpp | 0 libc/src/math/{ => generic}/llround.cpp | 0 libc/src/math/{ => generic}/llroundf.cpp | 0 libc/src/math/{ => generic}/llroundl.cpp | 0 libc/src/math/{ => generic}/logb.cpp | 0 libc/src/math/{ => generic}/logbf.cpp | 0 libc/src/math/{ => generic}/logbl.cpp | 0 libc/src/math/{ => generic}/lrint.cpp | 0 libc/src/math/{ => generic}/lrintf.cpp | 0 libc/src/math/{ => generic}/lrintl.cpp | 0 libc/src/math/{ => generic}/lround.cpp | 0 libc/src/math/{ => generic}/lroundf.cpp | 0 libc/src/math/{ => generic}/lroundl.cpp | 0 libc/src/math/generic/math_utils.cpp | 27 + libc/src/math/{ => generic}/math_utils.h | 0 libc/src/math/{ => generic}/modf.cpp | 0 libc/src/math/{ => generic}/modff.cpp | 0 libc/src/math/{ => generic}/modfl.cpp | 0 libc/src/math/{ => generic}/nearbyint.cpp | 0 libc/src/math/{ => generic}/nearbyintf.cpp | 0 libc/src/math/{ => generic}/nearbyintl.cpp | 0 libc/src/math/{ => generic}/nextafter.cpp | 0 libc/src/math/{ => generic}/nextafterf.cpp | 0 libc/src/math/{ => generic}/nextafterl.cpp | 0 libc/src/math/{ => generic}/remainder.cpp | 0 libc/src/math/{ => generic}/remainderf.cpp | 0 libc/src/math/{ => generic}/remainderl.cpp | 0 libc/src/math/{ => generic}/remquo.cpp | 0 libc/src/math/{ => generic}/remquof.cpp | 0 libc/src/math/{ => generic}/remquol.cpp | 0 libc/src/math/{ => generic}/rint.cpp | 0 libc/src/math/{ => generic}/rintf.cpp | 0 libc/src/math/{ => generic}/rintl.cpp | 0 libc/src/math/{ => generic}/round.cpp | 0 libc/src/math/{ => generic}/roundf.cpp | 0 libc/src/math/{ => generic}/roundl.cpp | 0 libc/src/math/{ => generic}/sincosf.cpp | 0 libc/src/math/{ => generic}/sincosf_data.cpp | 0 libc/src/math/{ => generic}/sincosf_utils.h | 0 libc/src/math/{ => generic}/sinf.cpp | 0 libc/src/math/{ => generic}/sqrt.cpp | 0 libc/src/math/{ => generic}/sqrtf.cpp | 0 libc/src/math/{ => generic}/sqrtl.cpp | 0 libc/src/math/{ => generic}/trunc.cpp | 0 libc/src/math/{ => generic}/truncf.cpp | 0 libc/src/math/{ => generic}/truncl.cpp | 0 libc/src/math/math_utils.cpp | 28 - libc/src/string/CMakeLists.txt | 16 + libc/src/string/aarch64/CMakeLists.txt | 1 + libc/src/string/aarch64/memcpy.cpp | 68 + libc/src/string/memmove.cpp | 65 + libc/src/string/memmove.h | 20 + libc/src/string/memory_utils/memcpy_utils.h | 33 +- libc/src/string/memory_utils/utils.h | 4 + libc/src/string/x86/memcpy.cpp | 39 +- libc/test/config/linux/x86_64/syscall_test.cpp | 2 +- libc/test/src/assert/assert_test.cpp | 6 +- libc/test/src/ctype/isalnum_test.cpp | 2 +- libc/test/src/ctype/isalpha_test.cpp | 2 +- libc/test/src/ctype/isascii_test.cpp | 6 +- libc/test/src/ctype/isblank_test.cpp | 2 +- libc/test/src/ctype/iscntrl_test.cpp | 2 +- libc/test/src/ctype/isdigit_test.cpp | 2 +- libc/test/src/ctype/isgraph_test.cpp | 2 +- libc/test/src/ctype/islower_test.cpp | 2 +- libc/test/src/ctype/isprint_test.cpp | 2 +- libc/test/src/ctype/ispunct_test.cpp | 2 +- libc/test/src/ctype/isspace_test.cpp | 2 +- libc/test/src/ctype/isupper_test.cpp | 2 +- libc/test/src/ctype/isxdigit_test.cpp | 2 +- libc/test/src/ctype/toascii_test.cpp | 2 +- libc/test/src/ctype/tolower_test.cpp | 2 +- libc/test/src/ctype/toupper_test.cpp | 2 +- libc/test/src/errno/errno_test.cpp | 2 +- libc/test/src/fenv/enabled_exceptions_test.cpp | 12 +- libc/test/src/fenv/exception_status_test.cpp | 54 +- libc/test/src/fenv/rounding_mode_test.cpp | 2 +- libc/test/src/math/CMakeLists.txt | 36 +- libc/test/src/math/FDimTest.h | 2 +- libc/test/src/math/ILogbTest.h | 2 +- libc/test/src/math/LdExpTest.h | 14 +- libc/test/src/math/NextAfterTest.h | 6 +- libc/test/src/math/RIntTest.h | 12 +- libc/test/src/math/RemQuoTest.h | 10 +- libc/test/src/math/RoundToIntegerTest.h | 23 +- libc/test/src/math/ceil_test.cpp | 8 +- libc/test/src/math/ceilf_test.cpp | 8 +- libc/test/src/math/ceill_test.cpp | 8 +- libc/test/src/math/copysign_test.cpp | 4 +- libc/test/src/math/copysignf_test.cpp | 4 +- libc/test/src/math/copysignl_test.cpp | 4 +- libc/test/src/math/cosf_test.cpp | 8 +- libc/test/src/math/exp2f_test.cpp | 10 +- libc/test/src/math/expf_test.cpp | 10 +- libc/test/src/math/fabs_test.cpp | 4 +- libc/test/src/math/fabsf_test.cpp | 4 +- libc/test/src/math/fabsl_test.cpp | 4 +- libc/test/src/math/fdim_test.cpp | 14 +- libc/test/src/math/fdimf_test.cpp | 16 +- libc/test/src/math/fdiml_test.cpp | 16 +- libc/test/src/math/floor_test.cpp | 8 +- libc/test/src/math/floorf_test.cpp | 8 +- libc/test/src/math/floorl_test.cpp | 8 +- libc/test/src/math/fmaf_test.cpp | 12 +- libc/test/src/math/fmax_test.cpp | 10 +- libc/test/src/math/fmaxf_test.cpp | 10 +- libc/test/src/math/fmaxl_test.cpp | 10 +- libc/test/src/math/fmin_test.cpp | 10 +- libc/test/src/math/fminf_test.cpp | 10 +- libc/test/src/math/fminl_test.cpp | 10 +- libc/test/src/math/frexp_test.cpp | 8 +- libc/test/src/math/frexpf_test.cpp | 8 +- libc/test/src/math/frexpl_test.cpp | 8 +- libc/test/src/math/generic/CMakeLists.txt | 39 + libc/test/src/math/hypot_test.cpp | 12 +- libc/test/src/math/hypotf_test.cpp | 14 +- libc/test/src/math/ilogb_test.cpp | 10 +- libc/test/src/math/ilogbf_test.cpp | 10 +- libc/test/src/math/ilogbl_test.cpp | 10 +- libc/test/src/math/logb_test.cpp | 8 +- libc/test/src/math/logbf_test.cpp | 8 +- libc/test/src/math/logbl_test.cpp | 8 +- libc/test/src/math/modf_test.cpp | 8 +- libc/test/src/math/modff_test.cpp | 8 +- libc/test/src/math/modfl_test.cpp | 8 +- libc/test/src/math/round_test.cpp | 8 +- libc/test/src/math/roundf_test.cpp | 8 +- libc/test/src/math/roundl_test.cpp | 8 +- libc/test/src/math/sincosf_test.cpp | 8 +- libc/test/src/math/sinf_test.cpp | 10 +- libc/test/src/math/sqrt_test.cpp | 6 +- libc/test/src/math/sqrtf_test.cpp | 6 +- libc/test/src/math/sqrtl_test.cpp | 6 +- libc/test/src/math/trunc_test.cpp | 8 +- libc/test/src/math/truncf_test.cpp | 8 +- libc/test/src/math/truncl_test.cpp | 8 +- libc/test/src/signal/raise_test.cpp | 4 +- libc/test/src/signal/sigaction_test.cpp | 10 +- libc/test/src/signal/sigaddset_test.cpp | 2 +- libc/test/src/signal/sigdelset_test.cpp | 6 +- libc/test/src/signal/sigfillset_test.cpp | 4 +- libc/test/src/signal/signal_test.cpp | 4 +- libc/test/src/signal/sigprocmask_test.cpp | 8 +- libc/test/src/stdio/fwrite_test.cpp | 2 +- libc/test/src/stdlib/_Exit_test.cpp | 2 +- libc/test/src/stdlib/abort_test.cpp | 4 +- libc/test/src/stdlib/abs_test.cpp | 6 +- libc/test/src/stdlib/labs_test.cpp | 6 +- libc/test/src/stdlib/llabs_test.cpp | 6 +- libc/test/src/string/CMakeLists.txt | 15 +- libc/test/src/string/bzero_test.cpp | 2 +- libc/test/src/string/memchr_test.cpp | 26 +- libc/test/src/string/memcmp_test.cpp | 8 +- libc/test/src/string/memcpy_test.cpp | 2 +- libc/test/src/string/memmove_test.cpp | 70 + .../src/string/memory_utils/memcpy_utils_test.cpp | 47 +- libc/test/src/string/memory_utils/utils_test.cpp | 16 +- libc/test/src/string/memrchr_test.cpp | 24 +- libc/test/src/string/memset_test.cpp | 2 +- libc/test/src/string/strcat_test.cpp | 4 +- libc/test/src/string/strchr_test.cpp | 16 +- libc/test/src/string/strcmp_test.cpp | 14 +- libc/test/src/string/strcpy_test.cpp | 4 +- libc/test/src/string/strcspn_test.cpp | 8 +- libc/test/src/string/strlen_test.cpp | 4 +- libc/test/src/string/strncpy_test.cpp | 10 +- libc/test/src/string/strnlen_test.cpp | 8 +- libc/test/src/string/strpbrk_test.cpp | 16 +- libc/test/src/string/strrchr_test.cpp | 16 +- libc/test/src/string/strspn_test.cpp | 16 +- libc/test/src/string/strstr_test.cpp | 32 +- libc/test/src/string/strtok_r_test.cpp | 15 +- libc/test/src/string/strtok_test.cpp | 16 +- libc/test/src/sys/mman/linux/mmap_test.cpp | 4 +- libc/test/src/threads/call_once_test.cpp | 4 +- libc/test/src/threads/mtx_test.cpp | 4 +- libc/test/src/threads/thrd_test.cpp | 4 +- libc/test/src/time/mktime_test.cpp | 24 +- libc/test/src/unistd/write_test.cpp | 4 +- libc/test/utils/CPP/bitset_test.cpp | 16 +- .../utils/tools/WrapperGen/wrappergen_test.cpp | 19 +- libc/utils/CMakeLists.txt | 2 - libc/utils/FPUtil/FEnv.h | 2 + libc/utils/FPUtil/aarch64/FEnv.h | 204 + libc/utils/FPUtil/x86_64/FEnv.h | 10 +- libc/utils/HdrGen/CMakeLists.txt | 2 +- .../HdrGen/PrototypeTestGen/PrototypeTestGen.cpp | 14 +- libc/utils/UnitTest/CMakeLists.txt | 3 +- libc/utils/UnitTest/FuchsiaTest.h | 16 + libc/utils/UnitTest/LibcTest.cpp | 350 + libc/utils/UnitTest/LibcTest.h | 278 + libc/utils/UnitTest/Test.cpp | 350 - libc/utils/UnitTest/Test.h | 260 +- libcxx/CMakeLists.txt | 16 +- libcxx/benchmarks/CMakeLists.txt | 2 + libcxx/cmake/caches/Generic-no-filesystem.cmake | 1 + libcxx/docs/Cxx2aStatusIssuesStatus.csv | 4 +- libcxx/docs/Cxx2aStatusPaperStatus.csv | 14 +- libcxx/docs/Cxx2bStatusPaperStatus.csv | 2 +- libcxx/docs/DesignDocs/NoexceptPolicy.rst | 13 + libcxx/docs/FeatureTestMacroTable.rst | 8 +- libcxx/docs/ReleaseNotes.rst | 28 +- libcxx/docs/TestingLibcxx.rst | 6 +- libcxx/docs/conf.py | 4 +- libcxx/docs/index.rst | 5 +- libcxx/include/CMakeLists.txt | 40 +- libcxx/include/__availability | 43 + libcxx/include/__bit_reference | 2 +- libcxx/include/__bits | 146 + libcxx/include/__config | 20 +- libcxx/include/__config_site.in | 1 + libcxx/include/__functional_base | 6 +- libcxx/include/__libcpp_version | 2 +- libcxx/include/__locale | 40 +- libcxx/include/__memory/allocator_traits.h | 718 +- libcxx/include/__memory/pointer_traits.h | 64 + libcxx/include/__support/android/locale_bionic.h | 69 + libcxx/include/__support/fuchsia/xlocale.h | 22 + libcxx/include/__support/ibm/limits.h | 98 + libcxx/include/__support/ibm/locale_mgmt_aix.h | 84 + .../include/{support => __support}/ibm/nanosleep.h | 0 libcxx/include/__support/ibm/support.h | 53 + libcxx/include/__support/ibm/xlocale.h | 276 + libcxx/include/__support/musl/xlocale.h | 57 + libcxx/include/__support/newlib/xlocale.h | 27 + libcxx/include/__support/nuttx/xlocale.h | 18 + libcxx/include/__support/openbsd/xlocale.h | 19 + .../{support => __support}/solaris/floatingpoint.h | 0 .../include/{support => __support}/solaris/wchar.h | 0 .../{support => __support}/solaris/xlocale.h | 0 libcxx/include/__support/win32/limits_msvc_win32.h | 71 + libcxx/include/__support/win32/locale_win32.h | 264 + .../include/__support/xlocale/__nop_locale_mgmt.h | 51 + .../include/__support/xlocale/__posix_l_fallback.h | 164 + .../__support/xlocale/__strtonum_fallback.h | 66 + libcxx/include/__threading_support | 2 +- libcxx/include/algorithm | 585 +- libcxx/include/atomic | 12 +- libcxx/include/bit | 119 +- libcxx/include/concepts | 20 + libcxx/include/filesystem | 10 +- libcxx/include/format | 56 + libcxx/include/fstream | 19 +- libcxx/include/functional | 6 +- libcxx/include/iterator | 121 +- libcxx/include/limits | 4 +- libcxx/include/locale | 134 +- libcxx/include/memory | 68 +- libcxx/include/module.modulemap | 5 + libcxx/include/queue | 19 +- libcxx/include/random | 276 +- libcxx/include/regex | 10 +- libcxx/include/sstream | 89 +- libcxx/include/string | 18 + libcxx/include/string_view | 18 + libcxx/include/strstream | 10 +- libcxx/include/support/android/locale_bionic.h | 69 - libcxx/include/support/fuchsia/xlocale.h | 22 - libcxx/include/support/ibm/limits.h | 98 - libcxx/include/support/ibm/locale_mgmt_aix.h | 84 - libcxx/include/support/ibm/support.h | 53 - libcxx/include/support/ibm/xlocale.h | 275 - libcxx/include/support/musl/xlocale.h | 57 - libcxx/include/support/newlib/xlocale.h | 27 - libcxx/include/support/nuttx/xlocale.h | 18 - libcxx/include/support/openbsd/xlocale.h | 19 - libcxx/include/support/win32/limits_msvc_win32.h | 71 - libcxx/include/support/win32/locale_win32.h | 264 - libcxx/include/support/xlocale/__nop_locale_mgmt.h | 51 - .../include/support/xlocale/__posix_l_fallback.h | 164 - .../include/support/xlocale/__strtonum_fallback.h | 66 - libcxx/include/type_traits | 15 + libcxx/include/variant | 73 +- libcxx/include/version | 24 +- ...i.v1.stable.exceptions.no_new_in_libcxx.abilist | 6 + ...i.v1.stable.exceptions.no_new_in_libcxx.abilist | 6 + libcxx/src/CMakeLists.txt | 9 +- libcxx/src/atomic.cpp | 6 + libcxx/src/chrono.cpp | 59 + libcxx/src/filesystem/filesystem_common.h | 38 + libcxx/src/filesystem/operations.cpp | 202 +- libcxx/src/filesystem/posix_compat.h | 519 + libcxx/src/format.cpp | 19 + libcxx/src/locale.cpp | 6 +- libcxx/src/random.cpp | 21 + libcxx/src/support/solaris/xlocale.cpp | 2 +- libcxx/src/support/win32/locale_win32.cpp | 2 +- libcxx/src/support/win32/support.cpp | 2 +- libcxx/src/support/win32/thread_win32.cpp | 2 +- libcxx/test/CMakeLists.txt | 4 +- libcxx/test/configs/legacy.cfg.in | 1 - libcxx/test/libcxx/debug/extern-templates.sh.cpp | 45 + libcxx/test/libcxx/double_include.sh.cpp | 9 +- .../experimental/filesystem/deprecated.verify.cpp | 1 + .../experimental/filesystem/version.pass.cpp | 2 + .../test/libcxx/gdb/gdb_pretty_printer_test.sh.cpp | 5 +- .../libcxx/iterators/contiguous_iterators.pass.cpp | 258 + .../libcxx/iterators/trivial_iterators.pass.cpp | 6 + libcxx/test/libcxx/min_max_macros.compile.pass.cpp | 10 +- .../modules/cinttypes_exports.compile.pass.cpp | 1 + .../modules/clocale_exports.compile.pass.cpp | 1 + .../modules/cstdint_exports.compile.pass.cpp | 1 + .../modules/inttypes_h_exports.compile.pass.cpp | 1 + .../modules/stdint_h_exports.compile.pass.cpp | 1 + libcxx/test/libcxx/modules/stds_include.sh.cpp | 1 + .../test/libcxx/no_assert_include.compile.pass.cpp | 9 +- .../thread.barrier/version.compile.pass.cpp} | 0 .../thread/thread.latch/version.compile.pass.cpp} | 0 .../thread.semaphore/version.compile.pass.cpp} | 0 .../utilities/format/version.compile.pass.cpp | 20 + .../alg.copy/copy.pass.cpp | 19 +- .../alg.copy/copy_backward.pass.cpp | 11 + .../contiguous_trivial_optimization.pass.cpp | 109 + .../alg.move/move.pass.cpp | 46 +- .../alg.move/move_backward.pass.cpp | 24 + .../alg.partitions/partition.pass.cpp | 16 +- .../alg.reverse/reverse.pass.cpp | 14 +- .../alg.shift/shift_left.pass.cpp | 128 + .../alg.shift/shift_right.pass.cpp | 127 + .../make.heap/make_heap.pass.cpp | 66 +- .../make.heap/make_heap_comp.pass.cpp | 111 +- .../alg.heap.operations/pop.heap/pop_heap.pass.cpp | 64 +- .../pop.heap/pop_heap_comp.pass.cpp | 88 +- .../push.heap/push_heap.pass.cpp | 59 +- .../push.heap/push_heap_comp.pass.cpp | 78 +- .../sort.heap/sort_heap.pass.cpp | 70 +- .../sort.heap/sort_heap_comp.pass.cpp | 86 +- .../alg.nth.element/nth_element.pass.cpp | 103 +- .../alg.nth.element/nth_element_comp.pass.cpp | 115 +- .../next_permutation.pass.cpp | 15 +- .../next_permutation_comp.pass.cpp | 15 +- .../prev_permutation.pass.cpp | 15 +- .../prev_permutation_comp.pass.cpp | 15 +- .../partial.sort.copy/partial_sort_copy.pass.cpp | 124 +- .../partial_sort_copy_comp.pass.cpp | 127 +- .../alg.sort/partial.sort/partial_sort.pass.cpp | 93 +- .../partial.sort/partial_sort_comp.pass.cpp | 107 +- .../alg.sort/sort/sort_constexpr.pass.cpp | 116 + .../alg.sort/sort/sort_constexpr_comp.pass.cpp | 117 + .../copy_semantics_traits.pass.cpp | 47 + .../copy.assign.ptr.volatile.verify.cpp | 24 + .../copy.assign.volatile.verify.cpp | 24 + .../constructible_from.compile.pass.cpp | 151 + .../default_initializable.compile.pass.cpp | 260 + .../default_initializable.verify.cpp | 74 + .../destructible.compile.pass.cpp | 79 + .../priqueue.cons/ctor_comp.pass.cpp | 14 +- .../priqueue.cons/ctor_comp_container.pass.cpp | 19 +- .../priqueue.cons/ctor_comp_rcontainer.pass.cpp | 15 +- .../priqueue.cons/ctor_default.pass.cpp | 18 +- .../queue/queue.cons/ctor_container.pass.cpp | 15 +- .../queue/queue.cons/ctor_default.pass.cpp | 18 +- .../queue/queue.cons/ctor_rcontainer.pass.cpp | 19 +- .../stack/stack.cons/ctor_container.pass.cpp | 17 +- .../stack/stack.cons/ctor_default.pass.cpp | 18 +- .../stack/stack.cons/ctor_rcontainer.pass.cpp | 17 +- .../depr.strstreambuf.cons/default.pass.cpp | 17 +- .../fs.req.macros/feature_macro.pass.cpp | 2 + .../filesystem/fs.req.namespace/namespace.pass.cpp | 1 + .../fstreams/filebuf.members/open_path.pass.cpp | 10 +- .../fstreams/fstream.cons/path.pass.cpp | 10 +- .../fstreams/fstream.members/open_path.pass.cpp | 10 +- .../fstreams/ifstream.cons/path.pass.cpp | 11 +- .../fstreams/ifstream.members/open_path.pass.cpp | 11 +- .../fstreams/ofstream.cons/path.pass.cpp | 10 +- .../fstreams/ofstream.members/open_path.pass.cpp | 10 +- .../directory_entry.obs/comparisons.pass.cpp | 7 +- .../path.member/path.assign/braced_init.pass.cpp | 36 - .../fs.op.create_symlink/create_symlink.pass.cpp | 20 + .../fs.req.macros/feature_macro.pass.cpp | 30 - .../std/input.output/filesystems/lit.local.cfg | 9 +- .../istringstream.cons/default.pass.cpp | 20 +- .../ostringstream.cons/default.pass.cpp | 20 +- .../stringbuf/stringbuf.cons/default.pass.cpp | 17 +- .../stringstream.cons/default.pass.cpp | 20 +- .../move.iterators/move.iterator/types.pass.cpp | 17 + .../reverse.iterator/types.pass.cpp | 16 + .../algorithm.version.pass.cpp | 64 +- .../support.limits.general/atomic.version.pass.cpp | 8 +- .../barrier.version.pass.cpp | 8 +- .../filesystem.version.pass.cpp | 50 +- .../support.limits.general/format.version.pass.cpp | 75 + .../support.limits.general/latch.version.pass.cpp | 8 +- .../semaphore.version.pass.cpp | 8 +- .../shared_mutex.version.pass.cpp | 28 +- .../support.limits.general/string.version.pass.cpp | 16 +- .../string_view.version.pass.cpp | 16 +- .../type_traits.version.pass.cpp | 10 +- .../version.version.pass.cpp | 231 +- .../conversions/conversions.buffer/ctor.pass.cpp | 21 +- .../conversions.string/ctor_codecvt.pass.cpp | 19 +- .../std/numerics/rand/rand.device/ctor.pass.cpp | 13 +- .../std/numerics/rand/rand.device/entropy.pass.cpp | 11 +- .../rand.dist.bern.bernoulli/ctor_double.pass.cpp | 19 +- .../rand.dist.bern.bin/ctor_int_double.pass.cpp | 24 +- .../rand.dist.bern.geo/ctor_double.pass.cpp | 23 +- .../rand.dist.bern.negbin/ctor_int_double.pass.cpp | 24 +- .../ctor_double_double.pass.cpp | 24 +- .../rand.dist.norm.chisq/ctor_double.pass.cpp | 23 +- .../rand.dist.norm.f/ctor_double_double.pass.cpp | 24 +- .../ctor_double_double.pass.cpp | 24 +- .../ctor_double_double.pass.cpp | 24 +- .../rand.dist.norm.t/ctor_double.pass.cpp | 23 +- .../rand.dist.pois.exp/ctor_double.pass.cpp | 23 +- .../ctor_double_double.pass.cpp | 24 +- .../ctor_double_double.pass.cpp | 24 +- .../rand.dist.pois.poisson/ctor_double.pass.cpp | 23 +- .../ctor_double_double.pass.cpp | 24 +- .../rand.dist.uni.int/ctor_int_int.pass.cpp | 25 +- .../rand.dist.uni.real/ctor_int_int.pass.cpp | 44 - .../rand.dist.uni.real/ctor_real_real.pass.cpp | 64 + .../rand.eng.lcong/ctor_result_type.pass.cpp | 77 +- .../rand.eng.mers/ctor_result_type.pass.cpp | 39 +- .../rand.eng.sub/ctor_result_type.pass.cpp | 41 +- .../std/re/re.alg/re.alg.match/awk.locale.pass.cpp | 116 + .../test/std/re/re.alg/re.alg.match/awk.pass.cpp | 89 - .../re/re.alg/re.alg.match/basic.locale.pass.cpp | 118 + .../test/std/re/re.alg/re.alg.match/basic.pass.cpp | 91 - .../re/re.alg/re.alg.match/ecma.locale.pass.cpp | 75 + .../test/std/re/re.alg/re.alg.match/ecma.pass.cpp | 87 - .../re.alg/re.alg.match/extended.locale.pass.cpp | 118 + .../std/re/re.alg/re.alg.match/extended.pass.cpp | 92 - .../re/re.alg/re.alg.search/awk.locale.pass.cpp | 118 + .../test/std/re/re.alg/re.alg.search/awk.pass.cpp | 91 - .../re/re.alg/re.alg.search/basic.locale.pass.cpp | 118 + .../std/re/re.alg/re.alg.search/basic.pass.cpp | 91 - .../re/re.alg/re.alg.search/ecma.locale.pass.cpp | 114 + .../test/std/re/re.alg/re.alg.search/ecma.pass.cpp | 87 - .../re.alg/re.alg.search/extended.locale.pass.cpp | 118 + .../std/re/re.alg/re.alg.search/extended.pass.cpp | 91 - .../re.results/re.results.const/default.pass.cpp | 23 +- .../string.contains/contains.char.pass.cpp | 41 + .../string.contains/contains.ptr.pass.cpp | 71 + .../string.contains/contains.string_view.pass.cpp | 92 + .../string.view.template/contains.char.pass.cpp | 44 + .../string.view.template/contains.ptr.pass.cpp | 74 + .../contains.string_view.pass.cpp | 88 + .../thread.lock.guard/adopt_lock.pass.cpp | 8 +- .../thread.lock/thread.lock.guard/mutex.pass.cpp | 8 +- .../format/format.error/format.error.pass.cpp | 56 + .../func.search.default/default.pred.pass.cpp | 4 +- .../noncopyable_return_type.pass.cpp | 138 + .../bitset.members/reset_one.pass.cpp | 4 + .../bitset.members/test.out_of_range.pass.cpp | 9 +- .../time/time.clock/time.clock.file/now.pass.cpp | 10 +- .../variant.visit/robust_against_adl.pass.cpp | 4 + .../utilities/variant/variant.visit/visit.pass.cpp | 74 - .../variant.visit/visit_return_type.pass.cpp | 430 + libcxx/test/support/MoveOnly.h | 17 +- libcxx/test/support/filesystem_test_helper.h | 27 +- libcxx/test/support/make_implicit.h | 22 + libcxx/test/support/make_string.h | 59 + .../test.support/make_string_header.pass.cpp | 54 + libcxx/test/support/test_iterators.h | 86 + libcxx/test/support/test_macros.h | 6 +- libcxx/test/support/variant_test_helpers.h | 79 + libcxx/utils/ci/buildkite-pipeline.yml | 40 +- libcxx/utils/ci/macos-backdeployment.sh | 7 - libcxx/utils/ci/macos-ci-setup | 4 +- libcxx/utils/ci/oss-fuzz.sh | 2 + libcxx/utils/ci/run-buildbot | 27 +- libcxx/utils/ci/runtimes/CMakeLists.txt | 16 +- libcxx/utils/gdb/libcxx/printers.py | 23 +- .../generate_feature_test_macro_components.py | 134 +- libcxx/utils/generate_header_tests.py | 3 + libcxx/utils/libcxx/test/features.py | 4 +- libcxx/utils/libcxx/test/params.py | 6 - libcxx/www/atomic_design.html | 2 +- libcxx/www/atomic_design_a.html | 2 +- libcxx/www/atomic_design_b.html | 2 +- libcxx/www/atomic_design_c.html | 2 +- libcxx/www/index.html | 2 +- libcxx/www/ts1z_status.html | 2 +- libcxx/www/type_traits_design.html | 2 +- libcxx/www/upcoming_meeting.html | 2 +- libcxxabi/CMakeLists.txt | 12 +- libcxxabi/src/cxa_default_handlers.cpp | 4 + libcxxabi/src/cxa_personality.cpp | 158 +- libcxxabi/src/demangle/ItaniumDemangle.h | 68 +- libcxxabi/test/forced_unwind1.pass.cpp | 81 + libcxxabi/test/forced_unwind2.pass.cpp | 61 + libcxxabi/test/test_demangle.pass.cpp | 14 +- libcxxabi/www/index.html | 2 +- libunwind/CMakeLists.txt | 6 +- libunwind/docs/conf.py | 4 +- libunwind/docs/index.rst | 2 +- libunwind/include/__libunwind_config.h | 10 + libunwind/include/libunwind.h | 152 + libunwind/src/Registers.hpp | 442 + libunwind/src/Unwind-sjlj.c | 12 + libunwind/src/UnwindCursor.hpp | 110 +- libunwind/src/libunwind.cpp | 2 + libunwind/test/signal_unwind.pass.cpp | 9 +- libunwind/test/unwind_leaffunction.pass.cpp | 6 +- lld/COFF/Chunks.cpp | 120 +- lld/COFF/Chunks.h | 10 - lld/COFF/DebugTypes.cpp | 20 + lld/COFF/Options.td | 2 +- lld/COFF/PDB.cpp | 643 +- lld/ELF/Arch/AArch64.cpp | 17 +- lld/ELF/Arch/PPC.cpp | 2 + lld/ELF/Arch/PPC64.cpp | 11 +- lld/ELF/Config.h | 4 +- lld/ELF/Driver.cpp | 26 +- lld/ELF/DriverUtils.cpp | 3 + lld/ELF/InputFiles.cpp | 9 +- lld/ELF/InputSection.cpp | 7 +- lld/ELF/LTO.cpp | 5 + lld/ELF/MarkLive.cpp | 18 +- lld/ELF/Options.td | 16 +- lld/ELF/Relocations.cpp | 17 +- lld/ELF/Relocations.h | 1 + lld/ELF/ScriptParser.cpp | 28 +- lld/ELF/Symbols.h | 10 +- lld/ELF/Writer.cpp | 8 +- lld/MachO/Arch/ARM64.cpp | 264 + lld/MachO/Arch/X86_64.cpp | 262 +- lld/MachO/CMakeLists.txt | 3 + lld/MachO/Config.h | 2 + lld/MachO/Driver.cpp | 77 +- lld/MachO/Driver.h | 4 + lld/MachO/DriverUtils.cpp | 25 +- lld/MachO/ExportTrie.cpp | 2 +- lld/MachO/InputFiles.cpp | 111 +- lld/MachO/InputSection.cpp | 46 +- lld/MachO/InputSection.h | 13 +- lld/MachO/LTO.cpp | 5 + lld/MachO/Options.td | 162 +- lld/MachO/SymbolTable.cpp | 29 +- lld/MachO/SymbolTable.h | 10 +- lld/MachO/Symbols.cpp | 2 +- lld/MachO/Symbols.h | 40 +- lld/MachO/SyntheticSections.cpp | 67 +- lld/MachO/SyntheticSections.h | 8 +- lld/MachO/Target.cpp | 33 + lld/MachO/Target.h | 60 +- lld/MachO/UnwindInfoSection.cpp | 156 +- lld/MachO/UnwindInfoSection.h | 8 +- lld/MachO/Writer.cpp | 92 +- lld/docs/ReleaseNotes.rst | 9 +- lld/docs/conf.py | 4 +- lld/docs/ld.lld.1 | 13 +- lld/include/lld/Common/LLVM.h | 6 + lld/test/COFF/Inputs/pdb-file-statics-a.yaml | 8 +- lld/test/COFF/driver.test | 4 +- lld/test/COFF/lto-cache.ll | 4 +- lld/test/COFF/manifestinput-error.test | 4 +- lld/test/COFF/nodefaultlib.test | 8 +- .../COFF/pdb-type-server-invalid-signature.yaml | 4 +- lld/test/COFF/pdb-type-server-missing.yaml | 18 +- lld/test/COFF/thinlto-emit-imports.ll | 4 +- lld/test/COFF/wrap-lto-2.ll | 3 +- lld/test/ELF/aarch64-abs16.s | 19 +- lld/test/ELF/aarch64-abs32.s | 19 +- lld/test/ELF/aarch64-data-relocs.s | 19 +- lld/test/ELF/aarch64-gnu-ifunc-plt.s | 14 + lld/test/ELF/aarch64-gotpage.s | 46 + lld/test/ELF/aarch64-prel16.s | 19 +- lld/test/ELF/aarch64-prel32.s | 19 +- lld/test/ELF/aarch64-reloc-plt32.s | 9 +- lld/test/ELF/aarch64-variant_pcs.s | 2 +- lld/test/ELF/archive-thin-missing-member.s | 16 +- lld/test/ELF/arm-thumb-interwork-thunk.s | 12 +- lld/test/ELF/basic.s | 8 +- lld/test/ELF/cgprofile-bad-clusters.s | 8 +- lld/test/ELF/discard-none.s | 8 +- lld/test/ELF/emit-relocs-discard-locals.s | 2 +- lld/test/ELF/emit-relocs-gc.s | 17 +- lld/test/ELF/emulation-aarch64.s | 59 +- lld/test/ELF/exclude-libs-versym.s | 32 + lld/test/ELF/gc-sections-lsda.s | 24 +- lld/test/ELF/gc-sections-retain.s | 44 + .../ELF/global-offset-table-position-aarch64.s | 2 +- lld/test/ELF/icf-safe.s | 2 +- lld/test/ELF/invalid-linkerscript.test | 2 +- lld/test/ELF/invalid/verneed-shared.test | 10 +- lld/test/ELF/linkerscript/output-too-large.s | 14 +- lld/test/ELF/local.s | 18 +- lld/test/ELF/lto/aarch64.ll | 33 + lld/test/ELF/lto/amdgcn-oses.ll | 2 + .../ELF/lto/devirt_vcall_vis_export_dynamic.ll | 206 + lld/test/ELF/lto/devirt_vcall_vis_public.ll | 55 +- lld/test/ELF/lto/pseudo-probe-lto.ll | 36 + lld/test/ELF/lto/resolution-err.ll | 4 +- lld/test/ELF/lto/thinlto-cant-write-index.ll | 4 +- lld/test/ELF/lto/thinlto-emit-imports.ll | 4 +- lld/test/ELF/lto/wrap-defined.ll | 21 + lld/test/ELF/merge-string.s | 6 +- lld/test/ELF/mips-64-disp.s | 4 +- lld/test/ELF/mips-got-page.s | 8 +- lld/test/ELF/mips-gprel32-relocs.s | 2 +- lld/test/ELF/mips-micro-cross-calls.s | 4 +- lld/test/ELF/non-abs-reloc.s | 18 +- lld/test/ELF/partition-notes.s | 4 +- lld/test/ELF/partition-synthetic-sections.s | 6 +- lld/test/ELF/ppc32-reloc-addr.s | 7 +- lld/test/ELF/ppc64-pcrel-call-to-pcrel.s | 16 +- lld/test/ELF/ppc64-pcrel-call-to-toc.s | 6 +- .../{ppc64-reloc-addr.s => ppc64-reloc-addr-err.s} | 0 lld/test/ELF/ppc64-reloc-addr.s | 74 +- lld/test/ELF/ppc64-reloc-addr16-err.s | 22 + lld/test/ELF/ppc64-relocs.s | 52 +- lld/test/ELF/ppc64-tls-pcrel-ld.s | 8 +- lld/test/ELF/ppc64-tls-pcrel-le.s | 6 +- lld/test/ELF/ppc64-toc-call-to-pcrel-long-jump.s | 4 +- lld/test/ELF/relocatable-discard-locals.s | 2 +- lld/test/ELF/reproduce-error.s | 4 +- lld/test/ELF/reproduce-lto.s | 5 + lld/test/ELF/symbol-ordering-file.s | 4 +- lld/test/ELF/textrel.s | 40 - lld/test/ELF/tls-le-weak-undef.s | 18 - lld/test/ELF/tls-weak-undef.s | 42 + lld/test/ELF/wrap-defined.s | 33 + lld/test/ELF/wrap-shlib-undefined.s | 72 +- .../MachO/Inputs/MacOSX.sdk/usr/lib/libSystem.tbd | 24 +- .../MachO/Inputs/MacOSX.sdk/usr/lib/libc++.tbd | 4 +- .../MachO/Inputs/MacOSX.sdk/usr/lib/libc++abi.tbd | 6 +- ...t-unwind.test => compact-unwind-generated.test} | 0 lld/test/MachO/compact-unwind-pie.s | 21 - lld/test/MachO/compact-unwind.s | 67 + lld/test/MachO/dylib-stub.yaml | 2 +- lld/test/MachO/entry-symbol.s | 8 +- lld/test/MachO/indirect-symtab.s | 14 +- lld/test/MachO/invalid/abs-duplicate.s | 4 +- lld/test/MachO/invalid/bad-archive-member.s | 2 + lld/test/MachO/invalid/bad-archive.s | 1 + .../MachO/invalid/bad-got-to-dylib-tlv-reference.s | 2 +- lld/test/MachO/invalid/bad-got-to-tlv-reference.s | 2 +- lld/test/MachO/invalid/bad-tlv-def.s | 2 +- lld/test/MachO/invalid/bad-tlv-opcode.s | 2 +- lld/test/MachO/invalid/bad-tlv-relocation.s | 2 +- lld/test/MachO/invalid/compact-unwind-bad-reloc.s | 17 + .../MachO/invalid/compact-unwind-personalities.s | 45 + lld/test/MachO/invalid/duplicate-symbol.s | 8 +- .../MachO/invalid/invalid-relocation-length.yaml | 2 +- .../MachO/invalid/invalid-relocation-pcrel.yaml | 2 +- lld/test/MachO/invalid/no-filelist.s | 4 +- lld/test/MachO/lc-build-version.s | 1 - lld/test/MachO/load-command-sequence.s | 71 + lld/test/MachO/lto-archive.ll | 76 +- lld/test/MachO/objc-arc-contract.ll | 30 + lld/test/MachO/silent-ignore.test | 1 + lld/test/MachO/symtab.s | 6 +- lld/test/MachO/tools/validate-unwind-info.py | 6 +- lld/test/MachO/u.s | 32 + lld/test/MachO/weak-binding.s | 14 +- lld/test/MachO/weak-reference.s | 9 +- lld/test/MachO/x86-64-reloc-subtract.s | 33 + lld/test/MachO/{relocations.s => x86-64-relocs.s} | 0 lld/test/wasm/Inputs/call-indirect.s | 2 + lld/test/wasm/alias.s | 8 - lld/test/wasm/call-indirect.ll | 2 +- lld/test/wasm/compress-relocs.ll | 4 +- lld/test/wasm/corrupted.wasm.test | Bin 251 -> 267 bytes lld/test/wasm/data-layout.ll | 6 +- lld/test/wasm/data-segments.ll | 15 +- lld/test/wasm/export-table-explicit.test | 31 + lld/test/wasm/init-fini.ll | 18 +- lld/test/wasm/local-symbols.ll | 8 - lld/test/wasm/locals-duplicate.test | 73 +- lld/test/wasm/lto/new-pass-manager.ll | 4 +- lld/test/wasm/lto/verify-invalid.ll | 8 +- lld/test/wasm/pie.ll | 16 +- lld/test/wasm/relocatable.ll | 30 +- lld/test/wasm/section-symbol-relocs.yaml | 4 +- lld/test/wasm/shared.ll | 18 +- lld/test/wasm/signature-mismatch.ll | 9 +- lld/test/wasm/stack-pointer.ll | 8 - lld/test/wasm/tls-no-shared.s | 2 +- lld/test/wasm/tls.s | 33 +- lld/test/wasm/weak-alias.ll | 21 +- lld/test/wasm/weak-undefined-pic.s | 4 +- lld/wasm/Driver.cpp | 77 +- lld/wasm/InputChunks.cpp | 4 + lld/wasm/InputFiles.cpp | 108 +- lld/wasm/InputFiles.h | 4 + lld/wasm/InputTable.h | 60 + lld/wasm/MarkLive.cpp | 9 +- lld/wasm/Options.td | 4 +- lld/wasm/OutputSections.cpp | 12 +- lld/wasm/SymbolTable.cpp | 87 +- lld/wasm/SymbolTable.h | 13 +- lld/wasm/Symbols.cpp | 46 + lld/wasm/Symbols.h | 73 +- lld/wasm/SyntheticSections.cpp | 56 +- lld/wasm/SyntheticSections.h | 21 +- lld/wasm/Writer.cpp | 56 +- lld/wasm/WriterUtils.cpp | 17 +- lld/wasm/WriterUtils.h | 1 + lldb/CMakeLists.txt | 8 - lldb/bindings/interface/SBAddress.i | 16 +- lldb/bindings/interface/SBAttachInfo.i | 4 +- lldb/bindings/interface/SBBreakpoint.i | 12 +- lldb/bindings/interface/SBBreakpointLocation.i | 2 +- lldb/bindings/interface/SBBreakpointName.i | 4 +- lldb/bindings/interface/SBBroadcaster.i | 6 +- lldb/bindings/interface/SBCommandInterpreter.i | 8 +- .../interface/SBCommandInterpreterRunOptions.i | 14 +- lldb/bindings/interface/SBCommandReturnObject.i | 4 +- lldb/bindings/interface/SBCommunication.i | 3 + lldb/bindings/interface/SBCompileUnit.i | 36 +- lldb/bindings/interface/SBData.i | 3 + lldb/bindings/interface/SBDebugger.i | 200 +- lldb/bindings/interface/SBEnvironment.i | 3 +- lldb/bindings/interface/SBError.i | 4 +- lldb/bindings/interface/SBEvent.i | 32 +- lldb/bindings/interface/SBExecutionContext.i | 3 + lldb/bindings/interface/SBFile.i | 2 +- lldb/bindings/interface/SBFileSpec.i | 2 +- lldb/bindings/interface/SBFileSpecList.i | 3 + lldb/bindings/interface/SBFrame.i | 64 +- lldb/bindings/interface/SBFunction.i | 2 +- lldb/bindings/interface/SBHostOS.i | 3 + lldb/bindings/interface/SBInstruction.i | 3 + lldb/bindings/interface/SBInstructionList.i | 10 +- lldb/bindings/interface/SBLanguageRuntime.i | 3 + lldb/bindings/interface/SBLaunchInfo.i | 3 + lldb/bindings/interface/SBLineEntry.i | 38 +- lldb/bindings/interface/SBListener.i | 2 +- lldb/bindings/interface/SBMemoryRegionInfoList.i | 3 + lldb/bindings/interface/SBModule.i | 20 +- lldb/bindings/interface/SBModuleSpec.i | 3 + lldb/bindings/interface/SBPlatform.i | 8 +- lldb/bindings/interface/SBProcess.i | 110 +- lldb/bindings/interface/SBQueue.i | 3 + lldb/bindings/interface/SBQueueItem.i | 3 + lldb/bindings/interface/SBReproducer.i | 4 + lldb/bindings/interface/SBSection.i | 22 +- lldb/bindings/interface/SBSourceManager.i | 2 +- lldb/bindings/interface/SBStream.i | 2 +- lldb/bindings/interface/SBStringList.i | 3 + lldb/bindings/interface/SBStructuredData.i | 9 +- lldb/bindings/interface/SBSymbol.i | 4 +- lldb/bindings/interface/SBSymbolContext.i | 2 +- lldb/bindings/interface/SBSymbolContextList.i | 2 +- lldb/bindings/interface/SBTarget.i | 212 +- lldb/bindings/interface/SBThread.i | 6 +- lldb/bindings/interface/SBThreadPlan.i | 6 +- lldb/bindings/interface/SBTrace.i | 3 + lldb/bindings/interface/SBTraceOptions.i | 5 + lldb/bindings/interface/SBType.i | 172 +- lldb/bindings/interface/SBTypeEnumMember.i | 7 +- lldb/bindings/interface/SBValue.i | 72 +- lldb/bindings/interface/SBValueList.i | 111 +- lldb/bindings/interface/SBVariablesOptions.i | 3 + lldb/bindings/interface/SBWatchpoint.i | 2 +- lldb/bindings/lua/lua-swigsafecast.swig | 6 + lldb/bindings/lua/lua-typemaps.swig | 104 + lldb/bindings/lua/lua-wrapper.swig | 15 +- lldb/bindings/python/CMakeLists.txt | 1 + lldb/bindings/python/python-extensions.swig | 27 +- lldb/bindings/python/python.swig | 38 +- lldb/docs/.htaccess | 86 + lldb/docs/CMakeLists.txt | 71 +- lldb/docs/_lldb/__init__.py | 9 + lldb/docs/_static/lldb.css | 7 + lldb/docs/conf.py | 57 +- lldb/docs/design/reproducers.rst | 2 +- lldb/docs/design/sbapi.rst | 2 +- lldb/docs/index.rst | 2 +- lldb/docs/man/lldb.rst | 4 +- lldb/docs/python_api.rst | 98 + lldb/docs/python_api_enums.rst | 1257 + lldb/docs/resources/build.rst | 6 +- lldb/docs/resources/contributing.rst | 14 +- lldb/docs/resources/test.rst | 8 +- lldb/docs/use/python-reference.rst | 6 +- lldb/docs/use/python.rst | 10 +- lldb/docs/use/variable.rst | 14 +- lldb/include/lldb/API/SBTarget.h | 2 + lldb/include/lldb/Interpreter/CommandInterpreter.h | 54 +- lldb/include/lldb/Target/Process.h | 49 +- lldb/include/lldb/Target/ProcessTrace.h | 4 +- lldb/include/lldb/Target/ThreadPlan.h | 6 + lldb/include/lldb/Target/ThreadPlanStack.h | 19 +- lldb/include/lldb/Utility/ArchSpec.h | 1 + lldb/include/lldb/Utility/Args.h | 38 +- lldb/include/lldb/Utility/OptionDefinition.h | 5 +- lldb/include/lldb/lldb-enumerations.h | 2 +- .../Python/lldbsuite/test/builders/darwin.py | 6 +- lldb/packages/Python/lldbsuite/test/decorators.py | 33 +- lldb/packages/Python/lldbsuite/test/dotest.py | 19 +- lldb/packages/Python/lldbsuite/test/dotest_args.py | 4 +- .../Python/lldbsuite/test/lldbplatformutil.py | 14 +- lldb/packages/Python/lldbsuite/test/lldbtest.py | 29 +- .../Python/lldbsuite/test/make/Makefile.rules | 153 +- .../test/tools/lldb-vscode/lldbvscode_testcase.py | 13 +- .../lldbsuite/test/tools/lldb-vscode/vscode.py | 36 +- lldb/source/API/SBCommandInterpreter.cpp | 37 +- lldb/source/API/SBDebugger.cpp | 30 +- lldb/source/API/SBTarget.cpp | 17 + lldb/source/Breakpoint/BreakpointOptions.cpp | 2 +- .../Breakpoint/BreakpointResolverFileLine.cpp | 8 + lldb/source/Commands/CMakeLists.txt | 1 + lldb/source/Commands/CommandObjectCommands.cpp | 14 +- lldb/source/Commands/CommandObjectExpression.cpp | 14 +- lldb/source/Commands/CommandObjectPlatform.cpp | 3 +- lldb/source/Commands/CommandObjectProcess.cpp | 4 +- lldb/source/Commands/CommandObjectRegexCommand.cpp | 4 +- lldb/source/Commands/CommandObjectSettings.cpp | 3 +- .../Commands/CommandObjectWatchpointCommand.cpp | 2 +- .../Commands/CommandOptionsProcessLaunch.cpp | 147 + lldb/source/Commands/CommandOptionsProcessLaunch.h | 49 + lldb/source/Commands/Options.td | 31 + lldb/source/Core/Debugger.cpp | 21 +- lldb/source/Core/FormatEntity.cpp | 2 +- lldb/source/Core/IOHandlerCursesGUI.cpp | 3 - lldb/source/Host/common/FileSystem.cpp | 18 +- lldb/source/Host/macosx/objcxx/Host.mm | 50 + lldb/source/Interpreter/CommandInterpreter.cpp | 139 +- .../Clang/ClangExpressionParser.cpp | 4 +- .../Clang/CppModuleConfiguration.cpp | 36 +- .../Clang/CppModuleConfiguration.h | 5 +- .../ExpressionParser/Clang/CxxModuleHandler.cpp | 3 + lldb/source/Plugins/Language/ObjC/Cocoa.cpp | 4 +- .../Plugins/ObjectFile/wasm/ObjectFileWasm.cpp | 61 +- .../Plugins/Platform/FreeBSD/PlatformFreeBSD.cpp | 4 +- .../gdb-server/PlatformRemoteGDBServer.cpp | 2 +- .../Plugins/Process/FreeBSD/ProcessFreeBSD.cpp | 4 +- .../Plugins/Process/FreeBSD/ProcessFreeBSD.h | 4 +- .../Plugins/Process/FreeBSDRemote/CMakeLists.txt | 3 + .../Process/FreeBSDRemote/NativeProcessFreeBSD.cpp | 37 +- .../Process/FreeBSDRemote/NativeProcessFreeBSD.h | 11 +- .../NativeRegisterContextFreeBSD_arm.cpp | 202 + .../NativeRegisterContextFreeBSD_arm.h | 68 + .../NativeRegisterContextFreeBSD_arm64.cpp | 209 + .../NativeRegisterContextFreeBSD_arm64.h | 71 + .../NativeRegisterContextFreeBSD_mips64.cpp | 186 + .../NativeRegisterContextFreeBSD_mips64.h | 71 + .../Process/FreeBSDRemote/NativeThreadFreeBSD.cpp | 5 + .../Plugins/Process/Linux/NativeProcessLinux.cpp | 165 - .../Plugins/Process/Linux/NativeProcessLinux.h | 10 +- .../Linux/NativeRegisterContextLinux_arm64.cpp | 23 +- .../Plugins/Process/MacOSX-Kernel/ProcessKDP.cpp | 4 +- .../Plugins/Process/MacOSX-Kernel/ProcessKDP.h | 4 +- lldb/source/Plugins/Process/Utility/AuxVector.cpp | 1 + lldb/source/Plugins/Process/Utility/AuxVector.h | 1 + lldb/source/Plugins/Process/Utility/CMakeLists.txt | 1 + .../Process/Utility/DynamicRegisterInfo.cpp | 110 +- .../Plugins/Process/Utility/DynamicRegisterInfo.h | 21 +- .../Utility/NativeProcessSoftwareSingleStep.cpp | 182 + .../Utility/NativeProcessSoftwareSingleStep.h | 31 + .../Process/Utility/RegisterInfoPOSIX_arm64.h | 2 +- .../Process/Utility/RegisterInfos_arm64_sve.h | 3 - .../Process/Windows/Common/ProcessWindows.cpp | 4 +- .../Process/Windows/Common/ProcessWindows.h | 4 +- .../Plugins/Process/elf-core/ProcessElfCore.cpp | 18 +- .../Plugins/Process/elf-core/ProcessElfCore.h | 4 +- .../GDBRemoteCommunicationServerLLGS.cpp | 144 + .../gdb-remote/GDBRemoteCommunicationServerLLGS.h | 17 + .../GDBRemoteCommunicationServerPlatform.cpp | 2 +- .../gdb-remote/GDBRemoteRegisterContext.cpp | 122 +- .../Process/gdb-remote/GDBRemoteRegisterContext.h | 13 +- .../Process/gdb-remote/ProcessGDBRemote.cpp | 56 +- .../Plugins/Process/gdb-remote/ProcessGDBRemote.h | 6 +- .../Plugins/Process/gdb-remote/ThreadGDBRemote.cpp | 12 +- .../Plugins/Process/gdb-remote/ThreadGDBRemote.h | 4 + .../Plugins/Process/mach-core/ProcessMachCore.cpp | 4 +- .../Plugins/Process/mach-core/ProcessMachCore.h | 4 +- .../Plugins/Process/minidump/MinidumpParser.cpp | 26 +- .../Plugins/Process/minidump/ProcessMinidump.cpp | 4 +- .../Plugins/Process/minidump/ProcessMinidump.h | 4 +- lldb/source/Plugins/ScriptInterpreter/Lua/Lua.cpp | 20 +- lldb/source/Plugins/ScriptInterpreter/Lua/Lua.h | 4 +- .../ScriptInterpreter/Lua/ScriptInterpreterLua.cpp | 22 +- .../ScriptInterpreter/Lua/ScriptInterpreterLua.h | 14 + .../Plugins/SymbolFile/DWARF/SymbolFileDWARF.cpp | 9 +- .../Plugins/TypeSystem/Clang/TypeSystemClang.h | 7 +- lldb/source/Target/Process.cpp | 181 +- lldb/source/Target/ProcessTrace.cpp | 4 +- lldb/source/Target/Target.cpp | 2 +- lldb/source/Target/ThreadPlan.cpp | 4 +- lldb/source/Target/ThreadPlanStack.cpp | 18 +- lldb/source/Utility/ArchSpec.cpp | 28 +- lldb/source/Utility/Args.cpp | 2 - lldb/test/API/CMakeLists.txt | 9 - lldb/test/API/api/listeners/TestListener.py | 8 +- .../disassemble/basic/TestFrameDisassemble.py | 4 +- .../call-restarts/TestCallThatRestarts.py | 8 +- .../expression/call-throws/TestCallThatThrows.py | 4 +- .../API/commands/expression/char/TestExprsChar.py | 2 +- .../expression/dont_allow_jit/TestAllowJIT.py | 2 +- .../empty-module/root/usr/include/c++/v1/algorithm | 2 +- .../empty-module/root/usr/include/c++/v1/vector | 0 .../root/usr/include/{libc_header.h => stdio.h} | 0 .../root/usr/include/c++/v1/vector | 2 +- .../root/usr/include/{libc_header.h => stdio.h} | 0 .../expression/import-std-module/iterator/Makefile | 4 + .../iterator/TestIteratorFromStdModule.py | 35 + .../expression/import-std-module/iterator/main.cpp | 9 + .../missing-module-sources/Makefile | 10 + .../TestStdModuleSourcesMissing.py | 60 + .../main.cpp | 0 .../root/usr/include/c++/v1/module.modulemap | 0 .../root/usr/include/c++/v1/vector | 9 + .../root/usr/include/stdio.h} | 0 .../sysroot/root/usr/include/c++/v1/algorithm | 2 +- .../sysroot/root/usr/include/c++/v1/vector | 0 .../root/usr/include/stdio.h} | 0 .../commands/frame/language/TestGuessLanguage.py | 4 +- lldb/test/API/commands/frame/var/TestFrameVar.py | 28 +- .../commands/gui/basicdebug/TestGuiBasicDebug.py | 1 - lldb/test/API/commands/help/TestHelp.py | 5 + .../commands/process/attach/TestProcessAttach.py | 1 + .../TestLaunchWithShellExpand.py | 12 +- .../rw_access_dynamic_resize/Makefile | 5 + .../TestSVEThreadedDynamic.py | 138 + .../rw_access_dynamic_resize/main.c | 96 + .../register/register_command/TestRegisters.py | 6 +- .../watchpoint_events/TestWatchpointEvents.py | 6 +- lldb/test/API/functionalities/archives/Makefile | 15 +- .../functionalities/archives/TestBSDArchives.py | 2 + .../functionalities/avoids-fd-leak/TestFdLeak.py | 20 +- .../address_breakpoints/TestAddressBreakpoints.py | 8 +- .../TestBreakpointConditions.py | 10 +- .../breakpoint_hit_count/TestBreakpointHitCount.py | 8 +- .../TestBreakpointIgnoreCount.py | 4 +- .../TestAvoidBreakpointInDelaySlot.py | 6 +- .../breakpoint_language/TestBreakpointLanguage.py | 32 +- .../breakpoint_names/TestBreakpointNames.py | 8 +- .../breakpoint/debugbreak/TestDebugBreak.py | 4 +- .../serialize/TestBreakpointSerialization.py | 6 +- .../source_regexp/TestSourceRegexBreakpoints.py | 16 +- .../conditional_break/TestConditionalBreak.py | 6 +- .../boolreference/TestFormattersBoolRefPtr.py | 9 + .../data-formatter/boolreference/main.mm | 16 +- .../libcxx/atomic/TestLibCxxAtomic.py | 12 +- .../libcxx/list/TestDataFormatterLibcxxList.py | 8 +- .../libcxx/queue/TestDataFormatterLibcxxQueue.py | 2 +- .../TestDataFormatterSynthVal.py | 16 +- .../format-propagation/TestFormatPropagation.py | 12 +- .../synthupdate/TestSyntheticFilterRecompute.py | 16 +- .../vector-types/TestVectorTypesFormatting.py | 28 +- .../TestDynamicValueChildCount.py | 4 +- lldb/test/API/functionalities/exec/TestExec.py | 85 +- .../gdb_remote_client/TestGDBRemoteClient.py | 2 +- .../gdb_remote_client/TestRemoteRegNums.py | 126 + .../functionalities/history/TestHistoryRecall.py | 4 +- .../inline-stepping/TestInlineStepping.py | 12 +- .../functionalities/memory/read/TestMemoryRead.py | 9 +- .../plugins/python_os_plugin/TestPythonOSPlugin.py | 16 +- .../TestOSPluginStepping.py | 2 +- .../postmortem/elf-core/TestLinuxCore.py | 18 + .../postmortem/minidump-new/TestMiniDumpNew.py | 6 +- .../postmortem/minidump/TestMiniDump.py | 4 +- .../process_save_core/TestProcessSaveCore.py | 2 +- .../return-value/TestReturnValue.py | 2 +- .../API/functionalities/signal/TestSendSignal.py | 4 +- .../source-map/TestTargetSourceMap.py | 2 +- .../functionalities/stats_api/TestStatisticsAPI.py | 8 +- .../step-avoids-no-debug/TestStepNoDebug.py | 4 +- .../step_scripted/TestStepScripted.py | 2 +- .../cross_dso/TestCrossDSOTailCalls.py | 2 +- .../cross_object/TestCrossObjectTailCalls.py | 2 +- .../sbapi_support/TestTailCallFrameSBAPI.py | 2 +- .../TestModuleLoadedNotifys.py | 4 +- .../thread/break_after_join/TestBreakAfterJoin.py | 4 +- .../create_after_attach/TestCreateAfterAttach.py | 4 +- .../create_during_step/TestCreateDuringStep.py | 12 +- .../exit_during_break/TestExitDuringBreak.py | 4 +- .../thread/multi_break/TestMultipleBreakpoints.py | 4 +- .../thread/step_out/TestThreadStepOut.py | 8 +- .../API/functionalities/thread/step_out/main.cpp | 4 +- .../TestThreadSpecificBpPlusCondition.py | 4 +- .../functionalities/tsan/basic/TestTsanBasic.py | 2 +- lldb/test/API/functionalities/tty/TestTerminal.py | 2 +- .../type_get_module/TestTypeGetModule.py | 4 +- .../functionalities/ubsan/basic/TestUbsanBasic.py | 2 +- lldb/test/API/lang/c/array_types/TestArrayTypes.py | 4 +- lldb/test/API/lang/c/bitfields/TestBitfields.py | 10 +- lldb/test/API/lang/c/local_variables/main.c | 8 +- .../API/lang/c/stepping/TestStepAndBreakpoints.py | 56 +- lldb/test/API/lang/c/unions/TestUnionMembers.py | 4 +- lldb/test/API/lang/c/vla/TestVLA.py | 2 +- .../cpp/accelerator-table/TestCPPAccelerator.py | 2 +- .../cpp/break-on-initializers}/Makefile | 0 .../TestBreakOnCPP11Initializers.py | 52 + .../API/lang/cpp/break-on-initializers/main.cpp | 31 + .../TestCPPBreakpointCommands.py | 4 +- .../lang/cpp/class_static/TestStaticVariables.py | 18 +- .../API/lang/cpp/class_types/TestClassTypes.py | 6 +- lldb/test/API/lang/cpp/diamond/TestDiamond.py | 4 +- .../API/lang/cpp/dynamic-value/TestCppValueCast.py | 10 +- .../cpp/exceptions/TestCPPExceptionBreakpoints.py | 20 +- .../cpp/global_operators/TestCppGlobalOperators.py | 4 +- .../lang/cpp/gmodules/TestWithModuleDebugging.py | 16 +- .../cpp/limit-debug-info/TestWithLimitDebugInfo.py | 4 +- .../TestMembersAndLocalsWithSameName.py | 32 +- lldb/test/API/lang/cpp/nsimport/TestCppNsImport.py | 8 +- .../test/API/lang/cpp/template/TestTemplateArgs.py | 36 +- .../lang/objc/bitfield_ivars/TestBitfieldIvars.py | 9 + lldb/test/API/lang/objc/bitfield_ivars/main.m | 12 + .../API/lang/objc/blocks/TestObjCIvarsInBlocks.py | 24 +- .../TestObjCDirectDispatchStepping.py | 2 +- .../API/lang/objc/exceptions/TestObjCExceptions.py | 2 +- .../API/lang/objc/foundation/TestObjCMethods.py | 8 +- .../objc/foundation/TestObjectDescriptionAPI.py | 6 +- .../API/lang/objc/foundation/TestSymbolTable.py | 2 +- .../API/lang/objc/global_ptrs/TestGlobalObjects.py | 4 +- .../TestObjCBaseClassSBType.py | 8 +- .../API/lang/objc/objc-checker/TestObjCCheckers.py | 6 +- .../objc/objc-class-method/TestObjCClassMethod.py | 4 +- .../objc/objc-dyn-sbtype/TestObjCDynamicSBType.py | 40 +- .../objc/objc-ivar-offsets/TestObjCIvarOffsets.py | 4 +- .../objc-ivar-stripped/TestObjCIvarStripped.py | 4 +- .../TestObjCStaticMethodStripped.py | 12 +- .../objc-static-method/TestObjCStaticMethod.py | 12 +- .../lang/objc/objc-stepping/TestObjCStepping.py | 4 +- .../TestObjCSingleEntryDictionary.py | 16 +- lldb/test/API/lit.cfg.py | 7 +- lldb/test/API/lit.site.cfg.py.in | 5 - lldb/test/API/macosx/builtin-debugtrap/main.cpp | 1 + .../macosx/indirect_symbol/TestIndirectSymbols.py | 20 +- .../test/API/macosx/macCatalyst/TestMacCatalyst.py | 2 +- .../TestMacCatalystAppWithMacOSFramework.py | 2 +- lldb/test/API/macosx/posix_spawn/Makefile | 18 + .../posix_spawn/TestLaunchProcessPosixSpawn.py | 73 + lldb/test/API/macosx/posix_spawn/arm64.c | 5 + lldb/test/API/macosx/posix_spawn/x86_64.c | 5 + lldb/test/API/macosx/posix_spawn/x86_64h.c | 5 + lldb/test/API/macosx/queues/TestQueues.py | 32 +- .../macosx/safe-to-func-call/TestSafeFuncCalls.py | 4 +- .../API/macosx/simulator/TestSimulatorPlatform.py | 2 +- .../thread-names/TestInterruptThreadNames.py | 4 +- .../API/python_api/breakpoint/TestBreakpointAPI.py | 2 - .../class_members/TestSBTypeClassMembers.py | 1 - lldb/test/API/python_api/debugger/Makefile | 3 + .../API/python_api/debugger/TestDebuggerAPI.py | 53 +- lldb/test/API/python_api/debugger/main.cpp | 9 + .../TestDefaultConstructorForAPIObjects.py | 36 - .../disassemble-raw-data/TestDisassembleRawData.py | 13 +- .../TestDisassemble_VST1_64.py | 3 +- lldb/test/API/python_api/event/TestEvents.py | 9 +- .../API/python_api/file_handle/TestFileHandle.py | 49 - .../findvalue_duplist/TestSBFrameFindValue.py | 1 - .../python_api/formatters/TestFormattersSBAPI.py | 54 +- lldb/test/API/python_api/frame/TestFrames.py | 24 +- .../python_api/frame/inlines/TestInlinedFrame.py | 7 +- .../python_api/function_symbol/TestDisasmAPI.py | 9 +- .../python_api/function_symbol/TestSymbolAPI.py | 9 +- .../API/python_api/hello_world/TestHelloWorld.py | 3 - .../interpreter/TestCommandInterpreterAPI.py | 2 - .../interpreter/TestRunCommandInterpreterAPI.py | 2 - .../python_api/lldbutil/frame/TestFrameUtils.py | 3 +- .../python_api/lldbutil/iter/TestLLDBIterator.py | 17 +- .../lldbutil/iter/TestRegistersIterator.py | 1 - .../lldbutil/process/TestPrintStackTraces.py | 1 - .../module_section/TestModuleAndSection.py | 4 - .../API/python_api/name_lookup/TestNameLookup.py | 1 - lldb/test/API/python_api/objc_type/TestObjCType.py | 12 +- lldb/test/API/python_api/process/TestProcessAPI.py | 6 - .../API/python_api/process/io/TestProcessIO.py | 9 +- .../process/read-mem-cstring/TestReadMemCString.py | 4 +- lldb/test/API/python_api/sbdata/TestSBData.py | 68 +- .../python_api/sbenvironment/TestSBEnvironment.py | 4 - .../API/python_api/sbplatform/TestSBPlatform.py | 1 - .../sbstructureddata/TestStructuredDataAPI.py | 1 - .../sbvalue_persist/TestSBValuePersist.py | 17 +- lldb/test/API/python_api/section/TestSectionAPI.py | 1 - lldb/test/API/python_api/signals/TestSignalsAPI.py | 9 +- .../python_api/symbol-context/TestSymbolContext.py | 5 +- .../two-files/TestSymbolContextTwoFiles.py | 2 - lldb/test/API/python_api/target/TestTargetAPI.py | 82 +- lldb/test/API/python_api/thread/TestThreadAPI.py | 24 +- lldb/test/API/python_api/type/TestTypeList.py | 11 +- lldb/test/API/python_api/value/TestValueAPI.py | 19 +- .../value/change_values/TestChangeValueAPI.py | 9 +- .../value/empty_class/TestValueAPIEmptyClass.py | 1 - .../value/linked_list/TestValueAPILinkedList.py | 11 +- .../value_var_update/TestValueVarUpdate.py | 1 - .../API/python_api/watchpoint/TestSetWatchpoint.py | 7 +- .../watchpoint/TestWatchpointIgnoreCount.py | 1 - .../python_api/watchpoint/TestWatchpointIter.py | 15 +- .../condition/TestWatchpointConditionAPI.py | 4 +- .../watchlocation/TestSetWatchlocation.py | 3 +- .../watchlocation/TestTargetWatchAddress.py | 6 +- lldb/test/API/terminal/TestSTTYBeforeAndAfter.py | 2 +- .../tools/lldb-server/TestAppleSimulatorOSType.py | 32 +- .../tools/lldb-server/TestGdbRemoteAttachOrWait.py | 111 + .../tools/lldb-server/TestGdbRemoteAttachWait.py | 75 + .../tools/lldb-server/TestGdbRemoteAuxvSupport.py | 2 +- .../lldb-server/TestGdbRemoteExpeditedRegisters.py | 4 +- .../API/tools/lldb-server/TestGdbRemoteHostInfo.py | 4 +- .../API/tools/lldb-server/TestGdbRemote_vCont.py | 2 +- .../API/tools/lldb-server/TestLldbGdbServer.py | 36 +- .../TestPlatformProcessConnect.py | 55 +- .../register-reading/TestGdbRemoteGPacket.py | 2 + .../TestGdbRemoteTargetXmlPacket.py | 2 +- .../TestVSCode_breakpointEvents.py | 10 +- .../breakpoint/TestVSCode_setBreakpoints.py | 12 +- .../lldb-vscode/console/TestVSCode_console.py | 10 +- .../tools/lldb-vscode/launch/TestVSCode_launch.py | 26 +- .../tools/lldb-vscode/module/TestVSCode_module.py | 33 +- .../runInTerminal/TestVSCode_runInTerminal.py | 142 +- .../lldb-vscode/variables/TestVSCode_variables.py | 16 +- .../ObjectFile/ELF/section-types-edgecases.yaml | 1 + .../ObjectFile/wasm/embedded-debug-sections.yaml | 100 + .../test/Shell/Reproducer/TestMultipleTargets.test | 2 + .../ScriptInterpreter/Lua/breakpoint_callback.test | 2 +- .../Lua/breakpoint_function_callback.test | 23 + .../Lua/fail_breakpoint_oneline.test | 2 +- .../SymbolFile/DWARF/Inputs/subprogram_ranges.s | 92 +- .../Shell/SymbolFile/DWARF/subprogram_ranges.test | 22 +- lldb/test/Shell/SymbolFile/symbol-binding.test | 8 +- lldb/tools/debugserver/source/CMakeLists.txt | 6 +- .../debugserver/source/MacOSX/arm/DNBArchImpl.cpp | 14 +- .../debugserver/source/MacOSX/arm/DNBArchImpl.h | 65 +- .../source/MacOSX/arm64/DNBArchImplARM64.cpp | 20 +- .../source/MacOSX/arm64/DNBArchImplARM64.h | 67 +- lldb/tools/debugserver/source/RNBRemote.cpp | 3 +- lldb/tools/lldb-instr/Instrument.cpp | 12 +- lldb/tools/lldb-vscode/CMakeLists.txt | 2 + lldb/tools/lldb-vscode/FifoFiles.cpp | 91 + lldb/tools/lldb-vscode/FifoFiles.h | 85 + lldb/tools/lldb-vscode/IOStream.cpp | 2 +- lldb/tools/lldb-vscode/IOStream.h | 2 + lldb/tools/lldb-vscode/JSONUtils.cpp | 21 +- lldb/tools/lldb-vscode/JSONUtils.h | 14 +- lldb/tools/lldb-vscode/Options.td | 11 + lldb/tools/lldb-vscode/RunInTerminal.cpp | 173 + lldb/tools/lldb-vscode/RunInTerminal.h | 129 + lldb/tools/lldb-vscode/VSCode.cpp | 5 - lldb/tools/lldb-vscode/VSCode.h | 5 +- lldb/tools/lldb-vscode/lldb-vscode.cpp | 288 +- .../Expression/CppModuleConfigurationTest.cpp | 173 +- lldb/unittests/Process/ProcessEventDataTest.cpp | 18 +- .../Process/Utility/RegisterContextFreeBSDTest.cpp | 229 +- .../Process/minidump/MinidumpParserTest.cpp | 41 + lldb/unittests/ScriptInterpreter/Lua/LuaTests.cpp | 7 +- lldb/unittests/Target/ExecutionContextTest.cpp | 18 +- lldb/unittests/Thread/ThreadTest.cpp | 18 +- lldb/utils/lldb-dotest/CMakeLists.txt | 83 +- lldb/utils/lldb-dotest/lldb-dotest.in | 6 +- llvm/CMakeLists.txt | 23 +- llvm/CODE_OWNERS.TXT | 8 +- llvm/cmake/config-ix.cmake | 16 +- llvm/cmake/modules/AddSphinxTarget.cmake | 10 +- llvm/cmake/modules/HandleLLVMOptions.cmake | 15 + ...GPUDwarfExtensionsForHeterogeneousDebugging.rst | 24 +- llvm/docs/AMDGPUUsage.rst | 158 +- llvm/docs/CodeGenerator.rst | 2 +- llvm/docs/CommandGuide/llvm-mca.rst | 6 + llvm/docs/CommandGuide/llvm-symbolizer.rst | 12 +- llvm/docs/CommandGuide/tblgen.rst | 2 +- llvm/docs/Contributing.rst | 2 +- llvm/docs/DebuggingJITedCode.rst | 201 +- llvm/docs/GlobalISel/GenericOpcode.rst | 34 + llvm/docs/HowToAddABuilder.rst | 2 +- llvm/docs/HowToSubmitABug.rst | 143 +- llvm/docs/LangRef.rst | 212 +- llvm/docs/ReleaseNotes.rst | 74 +- llvm/docs/StackMaps.rst | 2 +- llvm/docs/TestingGuide.rst | 11 + llvm/docs/Vectorizers.rst | 2 +- llvm/docs/WritingAnLLVMNewPMPass.rst | 39 +- llvm/docs/tutorial/LangImpl01.rst | 2 +- llvm/docs/tutorial/LangImpl02.rst | 2 +- llvm/docs/tutorial/LangImpl03.rst | 2 +- llvm/docs/tutorial/LangImpl04.rst | 2 +- llvm/docs/tutorial/LangImpl05.rst | 2 +- llvm/docs/tutorial/LangImpl06.rst | 2 +- llvm/docs/tutorial/LangImpl07.rst | 2 +- llvm/docs/tutorial/LangImpl08.rst | 2 +- llvm/docs/tutorial/LangImpl09.rst | 2 +- llvm/docs/tutorial/LangImpl10.rst | 2 +- .../MyFirstLanguageFrontend/LangImpl04.rst | 2 +- .../MyFirstLanguageFrontend/LangImpl05.rst | 14 +- .../MyFirstLanguageFrontend/LangImpl06.rst | 2 +- .../MyFirstLanguageFrontend/LangImpl07.rst | 2 +- .../MyFirstLanguageFrontend/LangImpl09.rst | 2 +- llvm/examples/HowToUseJIT/CMakeLists.txt | 2 + llvm/examples/HowToUseJIT/HowToUseJIT.cpp | 2 + llvm/examples/HowToUseLLJIT/HowToUseLLJIT.cpp | 20 +- llvm/examples/Kaleidoscope/MCJIT/README.txt | 9 +- llvm/examples/Kaleidoscope/MCJIT/cached/README.txt | 15 +- .../Kaleidoscope/MCJIT/complete/README.txt | 12 +- .../examples/Kaleidoscope/MCJIT/initial/README.txt | 13 +- llvm/examples/Kaleidoscope/MCJIT/lazy/README.txt | 15 +- .../LLJITDumpObjects/LLJITDumpObjects.cpp | 1 + llvm/examples/ParallelJIT/CMakeLists.txt | 1 + llvm/examples/ParallelJIT/ParallelJIT.cpp | 2 + llvm/include/llvm-c/Core.h | 6 +- llvm/include/llvm/ADT/APFloat.h | 4 +- llvm/include/llvm/ADT/APSInt.h | 20 +- llvm/include/llvm/ADT/CachedHashString.h | 4 +- llvm/include/llvm/ADT/DepthFirstIterator.h | 2 +- llvm/include/llvm/ADT/EpochTracker.h | 4 +- llvm/include/llvm/ADT/FloatingPointMode.h | 6 +- llvm/include/llvm/ADT/FunctionExtras.h | 6 +- llvm/include/llvm/ADT/IntrusiveRefCntPtr.h | 13 +- llvm/include/llvm/ADT/Optional.h | 25 +- llvm/include/llvm/ADT/STLExtras.h | 2 +- llvm/include/llvm/ADT/ScopeExit.h | 4 +- llvm/include/llvm/ADT/SmallPtrSet.h | 7 + llvm/include/llvm/ADT/SmallString.h | 39 +- llvm/include/llvm/ADT/SmallVector.h | 324 +- llvm/include/llvm/ADT/StringExtras.h | 22 +- llvm/include/llvm/ADT/Triple.h | 6 +- llvm/include/llvm/ADT/simple_ilist.h | 4 +- llvm/include/llvm/Analysis/AliasAnalysis.h | 8 + llvm/include/llvm/Analysis/AssumeBundleQueries.h | 4 +- llvm/include/llvm/Analysis/AssumptionCache.h | 34 +- llvm/include/llvm/Analysis/BasicAliasAnalysis.h | 15 +- llvm/include/llvm/Analysis/CodeMetrics.h | 3 +- llvm/include/llvm/Analysis/ConstraintSystem.h | 6 +- llvm/include/llvm/Analysis/DDG.h | 2 +- llvm/include/llvm/Analysis/DemandedBits.h | 6 +- .../include/llvm/Analysis/DependenceGraphBuilder.h | 6 +- llvm/include/llvm/Analysis/DivergenceAnalysis.h | 8 +- .../llvm/Analysis/FunctionPropertiesAnalysis.h | 6 +- llvm/include/llvm/Analysis/IVDescriptors.h | 1 - llvm/include/llvm/Analysis/InlineAdvisor.h | 66 +- .../llvm/Analysis/IteratedDominanceFrontier.h | 4 +- .../llvm/Analysis/LegacyDivergenceAnalysis.h | 6 +- llvm/include/llvm/Analysis/Loads.h | 16 +- llvm/include/llvm/Analysis/LoopCacheAnalysis.h | 2 +- llvm/include/llvm/Analysis/LoopInfoImpl.h | 3 +- llvm/include/llvm/Analysis/MLInlineAdvisor.h | 11 +- llvm/include/llvm/Analysis/ObjCARCAnalysisUtils.h | 4 +- llvm/include/llvm/Analysis/ObjCARCUtil.h | 48 + .../llvm/Analysis/OptimizationRemarkEmitter.h | 6 +- llvm/include/llvm/Analysis/ProfileSummaryInfo.h | 4 +- llvm/include/llvm/Analysis/RegionInfoImpl.h | 3 +- llvm/include/llvm/Analysis/ReplayInlineAdvisor.h | 7 +- llvm/include/llvm/Analysis/ScalarEvolution.h | 6 +- llvm/include/llvm/Analysis/SparsePropagation.h | 6 +- llvm/include/llvm/Analysis/StackLifetime.h | 14 +- .../include/llvm/Analysis/SyncDependenceAnalysis.h | 6 +- llvm/include/llvm/Analysis/SyntheticCountsUtils.h | 4 +- llvm/include/llvm/Analysis/TargetLibraryInfo.def | 12 + llvm/include/llvm/Analysis/TargetLibraryInfo.h | 12 - llvm/include/llvm/Analysis/TargetTransformInfo.h | 32 +- .../llvm/Analysis/TargetTransformInfoImpl.h | 10 +- .../Utils/ImportedFunctionsInliningStatistics.h | 112 + llvm/include/llvm/Analysis/Utils/Local.h | 2 +- llvm/include/llvm/Analysis/VectorUtils.h | 7 +- llvm/include/llvm/BinaryFormat/Dwarf.def | 2 + llvm/include/llvm/BinaryFormat/Dwarf.h | 9 +- llvm/include/llvm/BinaryFormat/ELF.h | 5 + llvm/include/llvm/BinaryFormat/MachO.h | 1 + llvm/include/llvm/BinaryFormat/MsgPackReader.h | 6 +- llvm/include/llvm/BinaryFormat/MsgPackWriter.h | 6 +- llvm/include/llvm/BinaryFormat/Wasm.h | 15 +- llvm/include/llvm/Bitcode/BitcodeAnalyzer.h | 6 +- llvm/include/llvm/Bitcode/LLVMBitCodes.h | 1 + llvm/include/llvm/Bitstream/BitCodes.h | 9 +- llvm/include/llvm/Bitstream/BitstreamWriter.h | 6 +- llvm/include/llvm/CodeGen/AccelTable.h | 6 +- llvm/include/llvm/CodeGen/AntiDepBreaker.h | 6 +- llvm/include/llvm/CodeGen/BasicTTIImpl.h | 35 +- llvm/include/llvm/CodeGen/BuiltinGCs.h | 4 +- llvm/include/llvm/CodeGen/CSEConfigBase.h | 6 +- llvm/include/llvm/CodeGen/CodeGenPassBuilder.h | 1 - llvm/include/llvm/CodeGen/CommandFlags.h | 5 + llvm/include/llvm/CodeGen/DIE.h | 29 +- llvm/include/llvm/CodeGen/DIEValue.def | 1 + .../llvm/CodeGen/DbgEntityHistoryCalculator.h | 6 +- llvm/include/llvm/CodeGen/FaultMaps.h | 140 - .../include/llvm/CodeGen/GlobalISel/CallLowering.h | 20 +- llvm/include/llvm/CodeGen/GlobalISel/Combiner.h | 2 +- .../llvm/CodeGen/GlobalISel/CombinerHelper.h | 43 +- .../include/llvm/CodeGen/GlobalISel/CombinerInfo.h | 4 +- .../CodeGen/GlobalISel/ConstantFoldingMIRBuilder.h | 6 + .../llvm/CodeGen/GlobalISel/GISelKnownBits.h | 6 +- .../llvm/CodeGen/GlobalISel/GISelWorkList.h | 4 +- .../llvm/CodeGen/GlobalISel/InstructionSelector.h | 11 - .../CodeGen/GlobalISel/InstructionSelectorImpl.h | 8 +- .../GlobalISel/LegalizationArtifactCombiner.h | 26 +- llvm/include/llvm/CodeGen/GlobalISel/Legalizer.h | 4 +- .../llvm/CodeGen/GlobalISel/LegalizerHelper.h | 10 +- .../llvm/CodeGen/GlobalISel/LegalizerInfo.h | 1 - llvm/include/llvm/CodeGen/GlobalISel/Localizer.h | 5 + .../llvm/CodeGen/GlobalISel/LostDebugLocObserver.h | 2 +- .../llvm/CodeGen/GlobalISel/MIPatternMatch.h | 39 +- .../llvm/CodeGen/GlobalISel/MachineIRBuilder.h | 16 +- .../include/llvm/CodeGen/GlobalISel/RegisterBank.h | 4 +- llvm/include/llvm/CodeGen/GlobalISel/Utils.h | 34 +- llvm/include/llvm/CodeGen/ISDOpcodes.h | 17 +- llvm/include/llvm/CodeGen/IndirectThunks.h | 4 +- .../llvm/CodeGen/LazyMachineBlockFrequencyInfo.h | 4 +- llvm/include/llvm/CodeGen/LiveIntervalCalc.h | 6 +- llvm/include/llvm/CodeGen/LiveRangeCalc.h | 6 +- llvm/include/llvm/CodeGen/LiveRegUnits.h | 1 - llvm/include/llvm/CodeGen/MIRParser/MIParser.h | 6 +- llvm/include/llvm/CodeGen/MIRPrinter.h | 4 +- llvm/include/llvm/CodeGen/MachineCombinerPattern.h | 5 + llvm/include/llvm/CodeGen/MachineLoopUtils.h | 6 +- llvm/include/llvm/CodeGen/MachineOperand.h | 1 - llvm/include/llvm/CodeGen/MachineOutliner.h | 4 +- llvm/include/llvm/CodeGen/MachinePipeliner.h | 6 +- llvm/include/llvm/CodeGen/MachineRegisterInfo.h | 10 +- llvm/include/llvm/CodeGen/MachineSizeOpts.h | 6 +- llvm/include/llvm/CodeGen/ModuloSchedule.h | 6 +- llvm/include/llvm/CodeGen/PBQP/Graph.h | 2 +- llvm/include/llvm/CodeGen/ParallelCG.h | 13 +- llvm/include/llvm/CodeGen/RDFGraph.h | 6 +- llvm/include/llvm/CodeGen/RDFLiveness.h | 6 +- llvm/include/llvm/CodeGen/RDFRegisters.h | 6 +- llvm/include/llvm/CodeGen/ReachingDefAnalysis.h | 6 +- llvm/include/llvm/CodeGen/Register.h | 2 +- llvm/include/llvm/CodeGen/RegisterClassInfo.h | 11 +- llvm/include/llvm/CodeGen/RegisterUsageInfo.h | 6 +- llvm/include/llvm/CodeGen/SelectionDAG.h | 4 +- llvm/include/llvm/CodeGen/SelectionDAGNodes.h | 6 +- llvm/include/llvm/CodeGen/Spiller.h | 6 +- .../include/llvm/CodeGen/SwiftErrorValueTracking.h | 4 +- llvm/include/llvm/CodeGen/TargetCallingConv.h | 2 +- llvm/include/llvm/CodeGen/TargetInstrInfo.h | 13 +- llvm/include/llvm/CodeGen/TargetLowering.h | 35 +- .../llvm/CodeGen/TargetLoweringObjectFileImpl.h | 2 +- llvm/include/llvm/CodeGen/TargetOpcodes.h | 8 + llvm/include/llvm/CodeGen/TargetRegisterInfo.h | 47 +- llvm/include/llvm/CodeGen/UnreachableBlockElim.h | 6 +- llvm/include/llvm/CodeGen/ValueTypes.td | 2 +- llvm/include/llvm/DWARFLinker/DWARFLinker.h | 19 +- .../DebugInfo/CodeView/AppendingTypeTableBuilder.h | 4 +- llvm/include/llvm/DebugInfo/CodeView/CVRecord.h | 6 +- .../llvm/DebugInfo/CodeView/CodeViewError.h | 4 +- .../llvm/DebugInfo/CodeView/DebugSubsection.h | 6 +- .../DebugInfo/CodeView/DebugSubsectionVisitor.h | 6 +- .../DebugInfo/CodeView/DebugUnknownSubsection.h | 4 +- .../DebugInfo/CodeView/GlobalTypeTableBuilder.h | 3 +- .../DebugInfo/CodeView/MergingTypeTableBuilder.h | 2 - .../llvm/DebugInfo/CodeView/SymbolSerializer.h | 1 - .../DebugInfo/DWARF/DWARFAbbreviationDeclaration.h | 6 +- .../llvm/DebugInfo/DWARF/DWARFAcceleratorTable.h | 6 +- llvm/include/llvm/DebugInfo/DWARF/DWARFAttribute.h | 6 +- .../llvm/DebugInfo/DWARF/DWARFCompileUnit.h | 6 +- .../llvm/DebugInfo/DWARF/DWARFDataExtractor.h | 6 +- .../llvm/DebugInfo/DWARF/DWARFDebugAbbrev.h | 6 +- llvm/include/llvm/DebugInfo/DWARF/DWARFDebugAddr.h | 6 +- .../llvm/DebugInfo/DWARF/DWARFDebugArangeSet.h | 6 +- .../llvm/DebugInfo/DWARF/DWARFDebugAranges.h | 6 +- .../include/llvm/DebugInfo/DWARF/DWARFDebugFrame.h | 374 +- .../llvm/DebugInfo/DWARF/DWARFDebugInfoEntry.h | 6 +- llvm/include/llvm/DebugInfo/DWARF/DWARFDebugLine.h | 6 +- .../llvm/DebugInfo/DWARF/DWARFDebugRnglists.h | 9 +- llvm/include/llvm/DebugInfo/DWARF/DWARFDie.h | 6 +- .../include/llvm/DebugInfo/DWARF/DWARFExpression.h | 8 +- llvm/include/llvm/DebugInfo/DWARF/DWARFFormValue.h | 6 +- llvm/include/llvm/DebugInfo/DWARF/DWARFListTable.h | 6 +- llvm/include/llvm/DebugInfo/DWARF/DWARFUnit.h | 4 + llvm/include/llvm/DebugInfo/DWARF/DWARFVerifier.h | 2 +- .../include/llvm/DebugInfo/GSYM/DwarfTransformer.h | 2 +- llvm/include/llvm/DebugInfo/GSYM/FileEntry.h | 2 +- llvm/include/llvm/DebugInfo/GSYM/FileWriter.h | 2 +- llvm/include/llvm/DebugInfo/GSYM/FunctionInfo.h | 5 +- llvm/include/llvm/DebugInfo/GSYM/GsymCreator.h | 2 +- llvm/include/llvm/DebugInfo/GSYM/GsymReader.h | 2 +- llvm/include/llvm/DebugInfo/GSYM/Header.h | 2 +- llvm/include/llvm/DebugInfo/GSYM/InlineInfo.h | 2 +- llvm/include/llvm/DebugInfo/GSYM/LineEntry.h | 2 +- llvm/include/llvm/DebugInfo/GSYM/LineTable.h | 2 +- llvm/include/llvm/DebugInfo/GSYM/LookupResult.h | 2 +- .../llvm/DebugInfo/GSYM/ObjectFileTransformer.h | 2 +- llvm/include/llvm/DebugInfo/GSYM/Range.h | 2 +- llvm/include/llvm/DebugInfo/GSYM/StringTable.h | 2 +- llvm/include/llvm/DebugInfo/PDB/GenericError.h | 4 +- .../DebugInfo/PDB/Native/DbiModuleDescriptor.h | 7 +- .../PDB/Native/DbiModuleDescriptorBuilder.h | 69 +- llvm/include/llvm/DebugInfo/PDB/Native/DbiStream.h | 4 +- .../llvm/DebugInfo/PDB/Native/DbiStreamBuilder.h | 4 +- .../include/llvm/DebugInfo/PDB/Native/EnumTables.h | 6 +- .../llvm/DebugInfo/PDB/Native/GSIStreamBuilder.h | 4 +- .../llvm/DebugInfo/PDB/Native/GlobalsStream.h | 4 +- .../DebugInfo/PDB/Native/ISectionContribVisitor.h | 6 +- .../include/llvm/DebugInfo/PDB/Native/InfoStream.h | 4 +- .../llvm/DebugInfo/PDB/Native/InfoStreamBuilder.h | 4 +- .../DebugInfo/PDB/Native/InjectedSourceStream.h | 5 +- .../PDB/Native/NativeEnumInjectedSources.h | 1 + .../DebugInfo/PDB/Native/NativeSymbolEnumerator.h | 2 +- .../DebugInfo/PDB/Native/NativeTypeFunctionSig.h | 2 +- .../llvm/DebugInfo/PDB/Native/NativeTypeTypedef.h | 2 +- llvm/include/llvm/DebugInfo/PDB/Native/PDBFile.h | 4 +- .../llvm/DebugInfo/PDB/Native/PDBFileBuilder.h | 8 +- .../llvm/DebugInfo/PDB/Native/PDBStringTable.h | 7 +- .../DebugInfo/PDB/Native/PDBStringTableBuilder.h | 9 +- .../llvm/DebugInfo/PDB/Native/PublicsStream.h | 4 +- .../llvm/DebugInfo/PDB/Native/RawConstants.h | 6 +- llvm/include/llvm/DebugInfo/PDB/Native/RawError.h | 4 +- llvm/include/llvm/DebugInfo/PDB/Native/RawTypes.h | 4 +- .../llvm/DebugInfo/PDB/Native/SymbolStream.h | 4 +- .../include/llvm/DebugInfo/PDB/Native/TpiHashing.h | 6 +- llvm/include/llvm/DebugInfo/PDB/Native/TpiStream.h | 4 +- .../llvm/DebugInfo/PDB/Native/TpiStreamBuilder.h | 4 +- .../llvm/DebugInfo/PDB/PDBSymbolCompilandDetails.h | 2 +- llvm/include/llvm/Demangle/DemangleConfig.h | 4 +- llvm/include/llvm/Demangle/ItaniumDemangle.h | 74 +- llvm/include/llvm/Demangle/MicrosoftDemangle.h | 6 +- .../include/llvm/Demangle/MicrosoftDemangleNodes.h | 5 +- llvm/include/llvm/Demangle/StringView.h | 4 +- llvm/include/llvm/Demangle/Utility.h | 4 +- .../ExecutionEngine/Orc/CompileOnDemandLayer.h | 2 +- .../llvm/ExecutionEngine/Orc/ExecutionUtils.h | 2 +- .../llvm/ExecutionEngine/Orc/IRCompileLayer.h | 2 +- llvm/include/llvm/ExecutionEngine/Orc/LLJIT.h | 13 +- llvm/include/llvm/ExecutionEngine/Orc/OrcError.h | 74 - .../Orc/OrcRPCTargetProcessControl.h | 2 +- .../ExecutionEngine/Orc/OrcRemoteTargetServer.h | 2 +- .../llvm/ExecutionEngine/Orc/Shared/OrcError.h | 74 + .../llvm/ExecutionEngine/Orc/Shared/RPCUtils.h | 2 +- .../ExecutionEngine/Orc/Shared/Serialization.h | 4 +- .../Orc/Shared/TargetProcessControlTypes.h | 9 - .../Orc/TargetProcess/OrcRPCTPCServer.h | 1 - .../ExecutionEngine/Orc/TargetProcessControl.h | 12 +- .../llvm/ExecutionEngine/Orc/ThreadSafeModule.h | 6 +- .../llvm/ExecutionEngine/SectionMemoryManager.h | 2 +- .../llvm/Frontend/Directive/DirectiveBase.td | 9 +- llvm/include/llvm/Frontend/OpenACC/ACC.td | 86 +- llvm/include/llvm/Frontend/OpenACC/CMakeLists.txt | 2 +- llvm/include/llvm/Frontend/OpenMP/OMP.td | 64 +- llvm/include/llvm/Frontend/OpenMP/OMPConstants.h | 6 +- llvm/include/llvm/Frontend/OpenMP/OMPContext.h | 6 +- llvm/include/llvm/Frontend/OpenMP/OMPGridValues.h | 6 +- llvm/include/llvm/Frontend/OpenMP/OMPIRBuilder.h | 131 +- llvm/include/llvm/Frontend/OpenMP/OMPKinds.def | 2 +- llvm/include/llvm/FuzzMutate/FuzzerCLI.h | 6 +- llvm/include/llvm/FuzzMutate/IRMutator.h | 11 + llvm/include/llvm/IR/Argument.h | 4 +- llvm/include/llvm/IR/Attributes.h | 3 + llvm/include/llvm/IR/Attributes.td | 3 + llvm/include/llvm/IR/DebugInfoMetadata.h | 4 +- llvm/include/llvm/IR/DebugLoc.h | 2 +- llvm/include/llvm/IR/DerivedTypes.h | 29 +- llvm/include/llvm/IR/DiagnosticInfo.h | 2 +- llvm/include/llvm/IR/FPEnv.h | 4 +- llvm/include/llvm/IR/IRBuilder.h | 7 + llvm/include/llvm/IR/InstrTypes.h | 17 +- llvm/include/llvm/IR/IntrinsicInst.h | 31 +- llvm/include/llvm/IR/Intrinsics.h | 3 + llvm/include/llvm/IR/Intrinsics.td | 16 +- llvm/include/llvm/IR/IntrinsicsAArch64.td | 449 +- llvm/include/llvm/IR/IntrinsicsAMDGPU.td | 8 +- llvm/include/llvm/IR/IntrinsicsHexagonDep.td | 7502 +- llvm/include/llvm/IR/IntrinsicsRISCV.td | 306 +- llvm/include/llvm/IR/IntrinsicsWebAssembly.td | 28 + llvm/include/llvm/IR/LLVMContext.h | 1 + llvm/include/llvm/IR/LegacyPassManagers.h | 4 +- llvm/include/llvm/IR/Metadata.h | 6 + llvm/include/llvm/IR/ModuleSummaryIndex.h | 22 +- llvm/include/llvm/IR/ModuleSummaryIndexYAML.h | 6 +- llvm/include/llvm/IR/Operator.h | 3 + llvm/include/llvm/IR/PseudoProbe.h | 27 +- llvm/include/llvm/IR/ReplaceConstant.h | 28 + llvm/include/llvm/IR/SafepointIRVerifier.h | 6 +- llvm/include/llvm/IR/Type.h | 4 + llvm/include/llvm/IR/Value.h | 6 +- llvm/include/llvm/IR/ValueHandle.h | 6 +- llvm/include/llvm/InterfaceStub/ELFObjHandler.h | 6 +- llvm/include/llvm/InterfaceStub/ELFStub.h | 6 +- llvm/include/llvm/InterfaceStub/TBEHandler.h | 6 +- llvm/include/llvm/LTO/Config.h | 13 + llvm/include/llvm/LTO/LTO.h | 16 +- llvm/include/llvm/LTO/LTOBackend.h | 10 +- llvm/include/llvm/LTO/legacy/LTOCodeGenerator.h | 22 +- llvm/include/llvm/LTO/legacy/LTOModule.h | 4 +- .../include/llvm/LTO/legacy/ThinLTOCodeGenerator.h | 4 +- llvm/include/llvm/LTO/legacy/UpdateCompilerUsed.h | 6 +- llvm/include/llvm/MC/MCAsmInfo.h | 14 + llvm/include/llvm/MC/MCAssembler.h | 9 +- llvm/include/llvm/MC/MCDwarf.h | 11 +- llvm/include/llvm/MC/MCExpr.h | 1 + llvm/include/llvm/MC/MCInst.h | 66 +- llvm/include/llvm/MC/MCInstBuilder.h | 10 +- llvm/include/llvm/MC/MCRegister.h | 6 +- llvm/include/llvm/MC/MCStreamer.h | 1 - llvm/include/llvm/MC/MCSymbolWasm.h | 9 +- llvm/include/llvm/MCA/HardwareUnits/HardwareUnit.h | 6 +- llvm/include/llvm/MCA/HardwareUnits/LSUnit.h | 6 +- llvm/include/llvm/MCA/HardwareUnits/RegisterFile.h | 6 +- .../llvm/MCA/HardwareUnits/ResourceManager.h | 6 +- .../llvm/MCA/HardwareUnits/RetireControlUnit.h | 6 +- llvm/include/llvm/MCA/HardwareUnits/Scheduler.h | 6 +- llvm/include/llvm/MCA/Instruction.h | 4 +- llvm/include/llvm/MCA/Stages/DispatchStage.h | 6 +- llvm/include/llvm/MCA/Stages/EntryStage.h | 6 +- llvm/include/llvm/MCA/Stages/ExecuteStage.h | 6 +- llvm/include/llvm/MCA/Stages/InstructionTables.h | 6 +- llvm/include/llvm/MCA/Stages/MicroOpQueueStage.h | 6 +- llvm/include/llvm/MCA/Stages/RetireStage.h | 6 +- llvm/include/llvm/MCA/Stages/Stage.h | 6 +- llvm/include/llvm/Object/COFFImportFile.h | 4 +- llvm/include/llvm/Object/COFFModuleDefinition.h | 4 +- llvm/include/llvm/Object/ELF.h | 413 + llvm/include/llvm/Object/FaultMapParser.h | 167 + llvm/include/llvm/Object/RelocationResolver.h | 6 +- llvm/include/llvm/Object/StackMapParser.h | 6 +- llvm/include/llvm/Object/TapiFile.h | 6 +- llvm/include/llvm/Object/TapiUniversal.h | 6 +- llvm/include/llvm/Object/Wasm.h | 5 +- llvm/include/llvm/Object/WindowsMachineFlag.h | 4 +- llvm/include/llvm/Object/WindowsResource.h | 10 +- .../llvm/ObjectYAML/CodeViewYAMLTypeHashing.h | 2 +- llvm/include/llvm/ObjectYAML/ELFYAML.h | 93 +- llvm/include/llvm/ObjectYAML/yaml2obj.h | 4 +- llvm/include/llvm/Option/ArgList.h | 22 + llvm/include/llvm/Option/OptParser.td | 49 +- llvm/include/llvm/Pass.h | 14 + llvm/include/llvm/PassAnalysisSupport.h | 20 +- llvm/include/llvm/Passes/PassBuilder.h | 21 +- .../include/llvm/Passes/StandardInstrumentations.h | 132 + llvm/include/llvm/ProfileData/GCOV.h | 2 +- llvm/include/llvm/ProfileData/ProfileCommon.h | 3 + llvm/include/llvm/ProfileData/SampleProf.h | 33 +- llvm/include/llvm/ProfileData/SampleProfReader.h | 14 + llvm/include/llvm/ProfileData/SampleProfWriter.h | 95 +- .../llvm/Remarks/BitstreamRemarkContainer.h | 6 +- llvm/include/llvm/Remarks/BitstreamRemarkParser.h | 6 +- .../llvm/Remarks/BitstreamRemarkSerializer.h | 6 +- llvm/include/llvm/Remarks/RemarkFormat.h | 6 +- llvm/include/llvm/Remarks/RemarkLinker.h | 6 +- llvm/include/llvm/Remarks/RemarkParser.h | 6 +- llvm/include/llvm/Remarks/RemarkSerializer.h | 6 +- llvm/include/llvm/Remarks/RemarkStringTable.h | 6 +- llvm/include/llvm/Remarks/YAMLRemarkSerializer.h | 6 +- llvm/include/llvm/Support/AArch64TargetParser.def | 2 + llvm/include/llvm/Support/AArch64TargetParser.h | 4 +- llvm/include/llvm/Support/AMDGPUMetadata.h | 3 +- llvm/include/llvm/Support/BinaryByteStream.h | 2 +- llvm/include/llvm/Support/CachePruning.h | 4 +- llvm/include/llvm/Support/CodeGenCoverage.h | 2 +- llvm/include/llvm/Support/CommandLine.h | 13 + llvm/include/llvm/Support/DataTypes.h | 5 + llvm/include/llvm/Support/Errno.h | 2 +- llvm/include/llvm/Support/FileCollector.h | 33 +- llvm/include/llvm/Support/FormatVariadicDetails.h | 4 +- llvm/include/llvm/Support/GenericDomTree.h | 7 +- .../Support/GenericIteratedDominanceFrontier.h | 4 +- llvm/include/llvm/Support/GlobPattern.h | 6 +- llvm/include/llvm/Support/InitLLVM.h | 4 +- llvm/include/llvm/Support/InstructionCost.h | 37 +- llvm/include/llvm/Support/KnownBits.h | 4 +- llvm/include/llvm/Support/LEB128.h | 20 +- llvm/include/llvm/Support/MachineValueType.h | 2 +- llvm/include/llvm/Support/MathExtras.h | 2 +- llvm/include/llvm/Support/NativeFormatting.h | 4 +- llvm/include/llvm/Support/Program.h | 12 +- llvm/include/llvm/Support/ScopedPrinter.h | 4 +- llvm/include/llvm/Support/Signposts.h | 2 +- .../include/llvm/Support/SmallVectorMemoryBuffer.h | 4 +- llvm/include/llvm/Support/TarWriter.h | 4 +- llvm/include/llvm/Support/TargetOpcodes.def | 8 + llvm/include/llvm/Support/TaskQueue.h | 6 +- llvm/include/llvm/Support/ThreadPool.h | 6 +- llvm/include/llvm/Support/TimeProfiler.h | 4 +- llvm/include/llvm/Support/ToolOutputFile.h | 4 + llvm/include/llvm/Support/TrigramIndex.h | 2 +- llvm/include/llvm/Support/TypeSize.h | 6 +- llvm/include/llvm/Support/VirtualFileSystem.h | 176 +- llvm/include/llvm/Support/WithColor.h | 2 +- .../llvm/Support/X86DisassemblerDecoderCommon.h | 4 +- llvm/include/llvm/Support/X86TargetParser.h | 4 +- llvm/include/llvm/Support/YAMLTraits.h | 2 +- llvm/include/llvm/Support/raw_ostream.h | 12 + llvm/include/llvm/TableGen/DirectiveEmitter.h | 7 +- llvm/include/llvm/TableGen/Record.h | 51 +- llvm/include/llvm/Target/CGPassBuilderOption.h | 6 +- llvm/include/llvm/Target/GenericOpcodes.td | 12 + llvm/include/llvm/Target/GlobalISel/Combine.td | 10 +- llvm/include/llvm/Target/Target.td | 11 +- .../include/llvm/Target/TargetLoweringObjectFile.h | 10 +- llvm/include/llvm/Target/TargetMachine.h | 2 + llvm/include/llvm/Target/TargetOptions.h | 4 + llvm/include/llvm/Target/TargetSelectionDAG.td | 4 +- llvm/include/llvm/TextAPI/MachO/ArchitectureSet.h | 6 +- llvm/include/llvm/TextAPI/MachO/InterfaceFile.h | 6 +- llvm/include/llvm/TextAPI/MachO/PackedVersion.h | 6 +- llvm/include/llvm/TextAPI/MachO/TextAPIReader.h | 6 +- llvm/include/llvm/TextAPI/MachO/TextAPIWriter.h | 6 +- .../AggressiveInstCombine/AggressiveInstCombine.h | 4 +- llvm/include/llvm/Transforms/HelloNew/HelloWorld.h | 23 - .../llvm/Transforms/IPO/Annotation2Metadata.h | 2 +- llvm/include/llvm/Transforms/IPO/Attributor.h | 2 +- llvm/include/llvm/Transforms/IPO/FunctionImport.h | 6 +- llvm/include/llvm/Transforms/IPO/IROutliner.h | 7 +- llvm/include/llvm/Transforms/IPO/Inliner.h | 14 +- llvm/include/llvm/Transforms/IPO/OpenMPOpt.h | 6 +- .../llvm/Transforms/IPO/SampleContextTracker.h | 8 +- llvm/include/llvm/Transforms/IPO/SampleProfile.h | 11 +- .../llvm/Transforms/IPO/SampleProfileProbe.h | 41 + .../Transforms/IPO/SyntheticCountsPropagation.h | 4 +- .../llvm/Transforms/IPO/WholeProgramDevirt.h | 10 +- .../llvm/Transforms/InstCombine/InstCombiner.h | 3 +- .../Transforms/Instrumentation/AddressSanitizer.h | 4 +- .../llvm/Transforms/Instrumentation/CGProfile.h | 6 +- .../llvm/Transforms/Instrumentation/GCOVProfiler.h | 4 +- .../Instrumentation/HWAddressSanitizer.h | 4 +- .../Transforms/Instrumentation/InstrOrderFile.h | 6 +- .../Transforms/Instrumentation/InstrProfiling.h | 6 +- .../Instrumentation/PGOInstrumentation.h | 6 +- .../Transforms/Instrumentation/PoisonChecking.h | 8 +- llvm/include/llvm/Transforms/Scalar.h | 5 +- .../llvm/Transforms/Scalar/AnnotationRemarks.h | 6 +- .../llvm/Transforms/Scalar/CallSiteSplitting.h | 6 +- .../include/llvm/Transforms/Scalar/GuardWidening.h | 8 +- .../llvm/Transforms/Scalar/InstSimplifyPass.h | 6 +- llvm/include/llvm/Transforms/Scalar/LoopRotation.h | 4 +- .../llvm/Transforms/Scalar/LoopUnrollPass.h | 2 +- .../llvm/Transforms/Scalar/LowerGuardIntrinsic.h | 2 +- .../llvm/Transforms/Scalar/LowerMatrixIntrinsics.h | 4 +- .../Transforms/Scalar/LowerWidenableCondition.h | 2 +- .../llvm/Transforms/Scalar/MakeGuardsExplicit.h | 2 +- .../Transforms/Scalar/RewriteStatepointsForGC.h | 6 +- .../Transforms/Scalar/ScalarizeMaskedMemIntrin.h | 4 +- .../llvm/Transforms/Scalar/SpeculativeExecution.h | 2 +- .../llvm/Transforms/Utils/BasicBlockUtils.h | 97 +- .../llvm/Transforms/Utils/CanonicalizeAliases.h | 6 +- .../Transforms/Utils/CanonicalizeFreezeInLoops.h | 6 +- llvm/include/llvm/Transforms/Utils/Cloning.h | 36 + llvm/include/llvm/Transforms/Utils/Debugify.h | 6 +- .../llvm/Transforms/Utils/EscapeEnumerator.h | 8 +- llvm/include/llvm/Transforms/Utils/HelloWorld.h | 23 + .../Utils/ImportedFunctionsInliningStatistics.h | 106 - llvm/include/llvm/Transforms/Utils/Local.h | 6 +- .../llvm/Transforms/Utils/LoopRotationUtils.h | 3 +- llvm/include/llvm/Transforms/Utils/LoopUtils.h | 5 +- llvm/include/llvm/Transforms/Utils/ModuleUtils.h | 2 +- .../llvm/Transforms/Utils/NameAnonGlobals.h | 4 +- .../Transforms/Utils/ScalarEvolutionExpander.h | 6 +- llvm/include/llvm/Transforms/Utils/SplitModule.h | 2 +- .../include/llvm/Transforms/Utils/SymbolRewriter.h | 2 +- .../Vectorize/LoopVectorizationLegality.h | 8 +- .../llvm/Transforms/Vectorize/VectorCombine.h | 7 +- .../llvm/WindowsManifest/WindowsManifestMerger.h | 4 +- llvm/include/llvm/XRay/BlockIndexer.h | 6 +- llvm/include/llvm/XRay/BlockPrinter.h | 6 +- llvm/include/llvm/XRay/BlockVerifier.h | 6 +- llvm/include/llvm/XRay/FDRLogBuilder.h | 6 +- llvm/include/llvm/XRay/FDRRecordConsumer.h | 6 +- llvm/include/llvm/XRay/FDRRecordProducer.h | 6 +- llvm/include/llvm/XRay/FDRRecords.h | 6 +- llvm/include/llvm/XRay/FDRTraceExpander.h | 6 +- llvm/include/llvm/XRay/FDRTraceWriter.h | 6 +- llvm/include/llvm/XRay/FileHeaderReader.h | 6 +- llvm/include/llvm/XRay/Graph.h | 4 +- llvm/include/llvm/XRay/InstrumentationMap.h | 6 +- llvm/include/llvm/XRay/RecordPrinter.h | 6 +- llvm/include/llvm/XRay/XRayRecord.h | 6 +- llvm/include/llvm/XRay/YAMLXRayRecord.h | 6 +- llvm/include/llvm/module.modulemap | 13 +- llvm/lib/Analysis/AliasAnalysisEvaluator.cpp | 22 +- llvm/lib/Analysis/AliasSetTracker.cpp | 13 +- llvm/lib/Analysis/AssumptionCache.cpp | 40 +- llvm/lib/Analysis/BasicAliasAnalysis.cpp | 141 +- llvm/lib/Analysis/BranchProbabilityInfo.cpp | 12 +- llvm/lib/Analysis/CGSCCPassManager.cpp | 2 +- llvm/lib/Analysis/CMakeLists.txt | 1 + llvm/lib/Analysis/CallPrinter.cpp | 10 +- llvm/lib/Analysis/CodeMetrics.cpp | 23 +- llvm/lib/Analysis/DDG.cpp | 6 +- llvm/lib/Analysis/Delinearization.cpp | 16 +- llvm/lib/Analysis/DependenceGraphBuilder.cpp | 3 +- llvm/lib/Analysis/DevelopmentModeInlineAdvisor.cpp | 18 +- llvm/lib/Analysis/DivergenceAnalysis.cpp | 3 +- llvm/lib/Analysis/GlobalsModRef.cpp | 6 +- llvm/lib/Analysis/IRSimilarityIdentifier.cpp | 16 +- llvm/lib/Analysis/IVDescriptors.cpp | 17 +- .../ImportedFunctionsInliningStatistics.cpp | 212 + llvm/lib/Analysis/InlineAdvisor.cpp | 84 +- llvm/lib/Analysis/InlineCost.cpp | 1 + llvm/lib/Analysis/InstructionSimplify.cpp | 74 +- llvm/lib/Analysis/LazyCallGraph.cpp | 2 +- llvm/lib/Analysis/LazyValueInfo.cpp | 4 +- llvm/lib/Analysis/LegacyDivergenceAnalysis.cpp | 3 +- llvm/lib/Analysis/Loads.cpp | 44 +- llvm/lib/Analysis/LoopCacheAnalysis.cpp | 3 +- llvm/lib/Analysis/LoopInfo.cpp | 9 +- llvm/lib/Analysis/LoopNestAnalysis.cpp | 3 +- llvm/lib/Analysis/MLInlineAdvisor.cpp | 34 +- llvm/lib/Analysis/MemoryBuiltins.cpp | 3 + llvm/lib/Analysis/MemoryDependenceAnalysis.cpp | 9 +- llvm/lib/Analysis/MemorySSA.cpp | 46 +- llvm/lib/Analysis/ModuleSummaryAnalysis.cpp | 34 +- llvm/lib/Analysis/MustExecute.cpp | 14 +- llvm/lib/Analysis/ObjCARCInstKind.cpp | 2 +- llvm/lib/Analysis/ReplayInlineAdvisor.cpp | 13 +- llvm/lib/Analysis/ScalarEvolution.cpp | 107 +- llvm/lib/Analysis/TargetLibraryInfo.cpp | 30 +- llvm/lib/Analysis/TargetTransformInfo.cpp | 14 +- llvm/lib/Analysis/VFABIDemangling.cpp | 6 +- llvm/lib/Analysis/ValueTracking.cpp | 130 +- llvm/lib/Analysis/VectorUtils.cpp | 1 + llvm/lib/AsmParser/LLLexer.cpp | 2 + llvm/lib/AsmParser/LLParser.cpp | 24 +- llvm/lib/AsmParser/LLToken.h | 2 + llvm/lib/BinaryFormat/Dwarf.cpp | 3 + llvm/lib/Bitcode/Reader/BitcodeReader.cpp | 12 +- llvm/lib/Bitcode/Writer/BitcodeWriter.cpp | 9 +- llvm/lib/CodeGen/Analysis.cpp | 37 +- llvm/lib/CodeGen/AsmPrinter/AsmPrinter.cpp | 18 +- .../lib/CodeGen/AsmPrinter/AsmPrinterInlineAsm.cpp | 14 +- llvm/lib/CodeGen/AsmPrinter/CodeViewDebug.cpp | 24 +- llvm/lib/CodeGen/AsmPrinter/DIE.cpp | 26 + llvm/lib/CodeGen/AsmPrinter/DIEHash.cpp | 1 + .../AsmPrinter/DbgEntityHistoryCalculator.cpp | 2 +- llvm/lib/CodeGen/AsmPrinter/DwarfCompileUnit.cpp | 35 +- llvm/lib/CodeGen/AsmPrinter/DwarfDebug.cpp | 45 +- llvm/lib/CodeGen/AsmPrinter/DwarfDebug.h | 28 +- llvm/lib/CodeGen/AsmPrinter/DwarfExpression.cpp | 11 +- llvm/lib/CodeGen/AsmPrinter/DwarfUnit.cpp | 43 +- llvm/lib/CodeGen/AsmPrinter/DwarfUnit.h | 7 +- llvm/lib/CodeGen/AsmPrinter/EHStreamer.cpp | 4 +- llvm/lib/CodeGen/BasicBlockSections.cpp | 38 + llvm/lib/CodeGen/BranchFolding.cpp | 2 +- llvm/lib/CodeGen/CodeGenPrepare.cpp | 47 +- llvm/lib/CodeGen/DwarfEHPrepare.cpp | 24 +- llvm/lib/CodeGen/ExecutionDomainFix.cpp | 12 +- llvm/lib/CodeGen/ExpandMemCmp.cpp | 105 +- llvm/lib/CodeGen/ExpandReductions.cpp | 7 +- llvm/lib/CodeGen/FaultMaps.cpp | 38 - llvm/lib/CodeGen/FixupStatepointCallerSaved.cpp | 18 +- llvm/lib/CodeGen/GlobalISel/CallLowering.cpp | 86 +- llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp | 440 +- llvm/lib/CodeGen/GlobalISel/GISelKnownBits.cpp | 23 +- llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp | 6 +- llvm/lib/CodeGen/GlobalISel/InstructionSelect.cpp | 19 + .../lib/CodeGen/GlobalISel/InstructionSelector.cpp | 12 - llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp | 189 +- llvm/lib/CodeGen/GlobalISel/Localizer.cpp | 23 + llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp | 6 + llvm/lib/CodeGen/GlobalISel/RegBankSelect.cpp | 17 + llvm/lib/CodeGen/GlobalISel/RegisterBank.cpp | 12 +- llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp | 3 +- llvm/lib/CodeGen/GlobalISel/Utils.cpp | 25 +- llvm/lib/CodeGen/IndirectBrExpandPass.cpp | 62 +- llvm/lib/CodeGen/InlineSpiller.cpp | 2 +- llvm/lib/CodeGen/InterleavedAccessPass.cpp | 3 +- llvm/lib/CodeGen/IntrinsicLowering.cpp | 1 + llvm/lib/CodeGen/LLVMTargetMachine.cpp | 3 + .../CodeGen/LiveDebugValues/InstrRefBasedImpl.cpp | 12 +- llvm/lib/CodeGen/LiveDebugValues/LiveDebugValues.h | 5 + .../CodeGen/LiveDebugValues/VarLocBasedImpl.cpp | 3 +- llvm/lib/CodeGen/LiveDebugVariables.cpp | 84 +- llvm/lib/CodeGen/LiveInterval.cpp | 2 +- llvm/lib/CodeGen/LiveRangeCalc.cpp | 3 +- llvm/lib/CodeGen/LiveRegUnits.cpp | 13 +- llvm/lib/CodeGen/LocalStackSlotAllocation.cpp | 9 +- llvm/lib/CodeGen/MIRCanonicalizerPass.cpp | 4 +- llvm/lib/CodeGen/MachineBasicBlock.cpp | 16 +- llvm/lib/CodeGen/MachineBlockPlacement.cpp | 7 + llvm/lib/CodeGen/MachineCSE.cpp | 6 +- llvm/lib/CodeGen/MachineCombiner.cpp | 3 + llvm/lib/CodeGen/MachineInstr.cpp | 2 - llvm/lib/CodeGen/MachineLICM.cpp | 102 +- llvm/lib/CodeGen/MachinePipeliner.cpp | 1 - llvm/lib/CodeGen/MachineRegisterInfo.cpp | 13 +- llvm/lib/CodeGen/MachineSSAUpdater.cpp | 4 +- llvm/lib/CodeGen/MachineSink.cpp | 156 + llvm/lib/CodeGen/MachineVerifier.cpp | 60 +- llvm/lib/CodeGen/PHIElimination.cpp | 3 +- llvm/lib/CodeGen/ParallelCG.cpp | 14 +- llvm/lib/CodeGen/PrologEpilogInserter.cpp | 19 + llvm/lib/CodeGen/RDFLiveness.cpp | 4 +- llvm/lib/CodeGen/RegAllocBase.cpp | 12 +- llvm/lib/CodeGen/RegAllocFast.cpp | 3 +- llvm/lib/CodeGen/RegAllocGreedy.cpp | 33 +- llvm/lib/CodeGen/RegisterClassInfo.cpp | 12 +- llvm/lib/CodeGen/RegisterCoalescer.cpp | 70 +- llvm/lib/CodeGen/RegisterScavenging.cpp | 2 +- llvm/lib/CodeGen/SafeStack.cpp | 44 +- llvm/lib/CodeGen/SafeStackLayout.cpp | 8 +- llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp | 281 +- llvm/lib/CodeGen/SelectionDAG/FastISel.cpp | 2 + .../CodeGen/SelectionDAG/FunctionLoweringInfo.cpp | 6 +- llvm/lib/CodeGen/SelectionDAG/InstrEmitter.h | 1 + llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp | 75 +- .../CodeGen/SelectionDAG/LegalizeFloatTypes.cpp | 41 +- .../CodeGen/SelectionDAG/LegalizeIntegerTypes.cpp | 16 + llvm/lib/CodeGen/SelectionDAG/LegalizeTypes.cpp | 3 +- llvm/lib/CodeGen/SelectionDAG/LegalizeTypes.h | 1 + llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp | 20 +- .../CodeGen/SelectionDAG/SelectionDAGBuilder.cpp | 48 +- .../CodeGen/SelectionDAG/SelectionDAGDumper.cpp | 5 +- .../CodeGen/SelectionDAG/SelectionDAGPrinter.cpp | 2 +- llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp | 269 +- llvm/lib/CodeGen/ShadowStackGCLowering.cpp | 15 +- llvm/lib/CodeGen/SplitKit.cpp | 4 +- llvm/lib/CodeGen/StackMaps.cpp | 6 + llvm/lib/CodeGen/StackProtector.cpp | 1 + llvm/lib/CodeGen/TargetLoweringBase.cpp | 43 +- llvm/lib/CodeGen/TargetLoweringObjectFileImpl.cpp | 62 +- llvm/lib/CodeGen/TargetRegisterInfo.cpp | 25 + llvm/lib/CodeGen/XRayInstrumentation.cpp | 4 + llvm/lib/DWARFLinker/DWARFLinker.cpp | 42 +- .../CodeView/DebugFrameDataSubsection.cpp | 7 +- llvm/lib/DebugInfo/DWARF/DWARFContext.cpp | 3 +- llvm/lib/DebugInfo/DWARF/DWARFDebugAranges.cpp | 1 - llvm/lib/DebugInfo/DWARF/DWARFDebugFrame.cpp | 592 +- llvm/lib/DebugInfo/DWARF/DWARFDie.cpp | 3 +- llvm/lib/DebugInfo/DWARF/DWARFExpression.cpp | 16 +- llvm/lib/DebugInfo/DWARF/DWARFFormValue.cpp | 38 +- llvm/lib/DebugInfo/DWARF/DWARFUnit.cpp | 5 +- llvm/lib/DebugInfo/GSYM/GsymCreator.cpp | 2 +- .../PDB/Native/DbiModuleDescriptorBuilder.cpp | 81 +- llvm/lib/DebugInfo/PDB/Native/DbiStreamBuilder.cpp | 10 +- llvm/lib/DebugInfo/PDB/Native/PDBFileBuilder.cpp | 1 - llvm/lib/DebugInfo/PDB/Native/SymbolCache.cpp | 9 +- .../DebugInfo/Symbolize/SymbolizableObjectFile.cpp | 33 +- llvm/lib/DebugInfo/Symbolize/Symbolize.cpp | 4 +- llvm/lib/Demangle/MicrosoftDemangle.cpp | 2 + llvm/lib/Demangle/MicrosoftDemangleNodes.cpp | 4 +- .../ExecutionEngine/IntelJITEvents/CMakeLists.txt | 2 +- .../lib/ExecutionEngine/JITLink/EHFrameSupport.cpp | 185 +- .../ExecutionEngine/JITLink/EHFrameSupportImpl.h | 24 +- llvm/lib/ExecutionEngine/JITLink/ELF_x86_64.cpp | 176 +- llvm/lib/ExecutionEngine/JITLink/JITLink.cpp | 2 +- .../JITLink/MachOLinkGraphBuilder.h | 2 +- llvm/lib/ExecutionEngine/JITLink/MachO_x86_64.cpp | 4 +- llvm/lib/ExecutionEngine/MCJIT/MCJIT.h | 10 +- llvm/lib/ExecutionEngine/Orc/Core.cpp | 9 +- llvm/lib/ExecutionEngine/Orc/LLJIT.cpp | 29 +- .../lib/ExecutionEngine/Orc/ObjectLinkingLayer.cpp | 40 +- llvm/lib/ExecutionEngine/Orc/Shared/OrcError.cpp | 2 +- llvm/lib/ExecutionEngine/Orc/SpeculateAnalyses.cpp | 9 +- .../Orc/TPCDynamicLibrarySearchGenerator.cpp | 2 +- .../ExecutionEngine/Orc/TargetProcessControl.cpp | 3 +- llvm/lib/FileCheck/FileCheck.cpp | 12 +- llvm/lib/Frontend/OpenMP/OMPIRBuilder.cpp | 395 +- llvm/lib/FuzzMutate/IRMutator.cpp | 43 + llvm/lib/IR/AsmWriter.cpp | 19 +- llvm/lib/IR/Attributes.cpp | 31 +- llvm/lib/IR/AutoUpgrade.cpp | 1 - llvm/lib/IR/BasicBlock.cpp | 2 +- llvm/lib/IR/CMakeLists.txt | 1 + llvm/lib/IR/ConstantFold.cpp | 59 +- llvm/lib/IR/Core.cpp | 1 - llvm/lib/IR/DataLayout.cpp | 3 +- llvm/lib/IR/DebugInfo.cpp | 19 +- llvm/lib/IR/DebugInfoMetadata.cpp | 11 +- llvm/lib/IR/DiagnosticInfo.cpp | 2 +- llvm/lib/IR/Function.cpp | 6 +- llvm/lib/IR/IRBuilder.cpp | 32 +- llvm/lib/IR/Instructions.cpp | 29 + llvm/lib/IR/LLVMContext.cpp | 5 + llvm/lib/IR/LLVMContextImpl.cpp | 2 +- llvm/lib/IR/LegacyPassManager.cpp | 30 +- llvm/lib/IR/Mangler.cpp | 4 +- llvm/lib/IR/ModuleSummaryIndex.cpp | 14 + llvm/lib/IR/Pass.cpp | 11 +- llvm/lib/IR/PseudoProbe.cpp | 41 + llvm/lib/IR/ReplaceConstant.cpp | 70 + llvm/lib/IR/SafepointIRVerifier.cpp | 3 +- llvm/lib/IR/Type.cpp | 23 +- llvm/lib/IR/Verifier.cpp | 102 +- llvm/lib/InterfaceStub/ELFObjHandler.cpp | 58 +- llvm/lib/LTO/LTO.cpp | 58 +- llvm/lib/LTO/LTOBackend.cpp | 44 +- llvm/lib/LTO/LTOCodeGenerator.cpp | 45 +- llvm/lib/LTO/ThinLTOCodeGenerator.cpp | 9 +- llvm/lib/Linker/IRMover.cpp | 68 +- llvm/lib/Linker/LinkModules.cpp | 2 +- llvm/lib/MC/ELFObjectWriter.cpp | 47 +- llvm/lib/MC/MCAsmInfo.cpp | 3 +- llvm/lib/MC/MCAssembler.cpp | 7 +- llvm/lib/MC/MCDwarf.cpp | 19 +- llvm/lib/MC/MCExpr.cpp | 1 + llvm/lib/MC/MCInst.cpp | 6 +- llvm/lib/MC/MCParser/AsmParser.cpp | 5 +- llvm/lib/MC/MCParser/COFFMasmParser.cpp | 1 - llvm/lib/MC/MCParser/ELFAsmParser.cpp | 11 +- llvm/lib/MC/MCSection.cpp | 6 +- llvm/lib/MC/MCSectionELF.cpp | 2 + llvm/lib/MC/WasmObjectWriter.cpp | 42 +- llvm/lib/MC/WinCOFFObjectWriter.cpp | 3 +- llvm/lib/MC/XCOFFObjectWriter.cpp | 11 +- llvm/lib/MCA/Stages/InstructionTables.cpp | 3 +- llvm/lib/Object/CMakeLists.txt | 1 + llvm/lib/Object/COFFObjectFile.cpp | 7 +- llvm/lib/Object/ELF.cpp | 58 +- llvm/lib/Object/ELFObjectFile.cpp | 1 + llvm/lib/Object/FaultMapParser.cpp | 66 + llvm/lib/Object/SymbolSize.cpp | 2 +- llvm/lib/Object/WasmObjectFile.cpp | 202 +- llvm/lib/Object/XCOFFObjectFile.cpp | 3 +- llvm/lib/ObjectYAML/COFFEmitter.cpp | 1 - llvm/lib/ObjectYAML/DWARFEmitter.cpp | 3 +- llvm/lib/ObjectYAML/ELFEmitter.cpp | 300 +- llvm/lib/ObjectYAML/ELFYAML.cpp | 91 +- llvm/lib/ObjectYAML/MachOEmitter.cpp | 6 +- llvm/lib/ObjectYAML/WasmEmitter.cpp | 7 +- llvm/lib/ObjectYAML/WasmYAML.cpp | 5 +- llvm/lib/Option/ArgList.cpp | 11 + llvm/lib/Passes/CMakeLists.txt | 1 - llvm/lib/Passes/PassBuilder.cpp | 122 +- llvm/lib/Passes/PassRegistry.def | 10 +- llvm/lib/Passes/StandardInstrumentations.cpp | 310 +- llvm/lib/ProfileData/ProfileSummaryBuilder.cpp | 34 + llvm/lib/ProfileData/SampleProf.cpp | 6 +- llvm/lib/ProfileData/SampleProfReader.cpp | 108 +- llvm/lib/ProfileData/SampleProfWriter.cpp | 68 +- llvm/lib/Remarks/BitstreamRemarkSerializer.cpp | 3 +- llvm/lib/Support/AMDGPUMetadata.cpp | 2 +- llvm/lib/Support/APFloat.cpp | 7 +- llvm/lib/Support/ARMWinEH.cpp | 6 +- llvm/lib/Support/Allocator.cpp | 4 +- llvm/lib/Support/BinaryStreamRef.cpp | 2 +- llvm/lib/Support/BuryPointer.cpp | 2 +- llvm/lib/Support/CMakeLists.txt | 4 + llvm/lib/Support/CachePruning.cpp | 5 +- llvm/lib/Support/CommandLine.cpp | 63 +- llvm/lib/Support/CrashRecoveryContext.cpp | 4 +- llvm/lib/Support/DAGDeltaAlgorithm.cpp | 2 +- llvm/lib/Support/Debug.cpp | 2 +- llvm/lib/Support/DebugCounter.cpp | 2 +- llvm/lib/Support/DynamicLibrary.cpp | 8 +- llvm/lib/Support/FileCollector.cpp | 81 +- llvm/lib/Support/Host.cpp | 163 +- llvm/lib/Support/ItaniumManglingCanonicalizer.cpp | 2 +- llvm/lib/Support/KnownBits.cpp | 43 +- llvm/lib/Support/MathExtras.cpp | 2 +- llvm/lib/Support/MemoryBuffer.cpp | 6 +- llvm/lib/Support/PrettyStackTrace.cpp | 2 +- llvm/lib/Support/Program.cpp | 14 +- llvm/lib/Support/SHA1.cpp | 2 +- llvm/lib/Support/ScopedPrinter.cpp | 2 +- llvm/lib/Support/Signposts.cpp | 3 + llvm/lib/Support/SmallVector.cpp | 47 +- llvm/lib/Support/TrigramIndex.cpp | 2 +- llvm/lib/Support/Triple.cpp | 47 +- llvm/lib/Support/Unix/Path.inc | 2 - llvm/lib/Support/Unix/Program.inc | 11 +- llvm/lib/Support/VirtualFileSystem.cpp | 612 +- llvm/lib/Support/Windows/Program.inc | 18 +- llvm/lib/Support/Windows/Threading.inc | 25 +- llvm/lib/Support/X86TargetParser.cpp | 1 - llvm/lib/Support/YAMLParser.cpp | 12 +- llvm/lib/Support/YAMLTraits.cpp | 7 +- llvm/lib/Support/raw_ostream.cpp | 2 + llvm/lib/TableGen/DetailedRecordsBackend.cpp | 3 +- llvm/lib/TableGen/Record.cpp | 54 +- llvm/lib/TableGen/TGParser.cpp | 9 +- llvm/lib/Target/AArch64/AArch64.h | 2 + llvm/lib/Target/AArch64/AArch64.td | 56 +- llvm/lib/Target/AArch64/AArch64AsmPrinter.cpp | 21 +- llvm/lib/Target/AArch64/AArch64Combine.td | 10 +- .../Target/AArch64/AArch64ExpandPseudoInsts.cpp | 28 +- llvm/lib/Target/AArch64/AArch64FrameLowering.cpp | 137 +- llvm/lib/Target/AArch64/AArch64FrameLowering.h | 10 + llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp | 12 +- llvm/lib/Target/AArch64/AArch64ISelLowering.cpp | 265 +- llvm/lib/Target/AArch64/AArch64ISelLowering.h | 19 +- llvm/lib/Target/AArch64/AArch64InstrFormats.td | 52 +- llvm/lib/Target/AArch64/AArch64InstrGISel.td | 12 + llvm/lib/Target/AArch64/AArch64InstrInfo.cpp | 17 +- llvm/lib/Target/AArch64/AArch64InstrInfo.h | 2 + llvm/lib/Target/AArch64/AArch64InstrInfo.td | 62 +- .../AArch64LowerHomogeneousPrologEpilog.cpp | 613 + .../Target/AArch64/AArch64MachineFunctionInfo.h | 4 + llvm/lib/Target/AArch64/AArch64MacroFusion.cpp | 16 +- llvm/lib/Target/AArch64/AArch64MacroFusion.h | 5 + llvm/lib/Target/AArch64/AArch64RegisterInfo.cpp | 11 +- llvm/lib/Target/AArch64/AArch64RegisterInfo.h | 5 +- llvm/lib/Target/AArch64/AArch64SVEInstrInfo.td | 29 +- llvm/lib/Target/AArch64/AArch64SchedA64FX.td | 3890 + llvm/lib/Target/AArch64/AArch64Subtarget.cpp | 9 +- llvm/lib/Target/AArch64/AArch64Subtarget.h | 8 +- llvm/lib/Target/AArch64/AArch64TargetMachine.cpp | 16 +- .../Target/AArch64/AArch64TargetTransformInfo.cpp | 88 +- .../Target/AArch64/AArch64TargetTransformInfo.h | 35 +- .../Target/AArch64/AsmParser/AArch64AsmParser.cpp | 15 +- llvm/lib/Target/AArch64/CMakeLists.txt | 1 + .../Target/AArch64/GISel/AArch64CallLowering.cpp | 167 +- .../lib/Target/AArch64/GISel/AArch64CallLowering.h | 2 + .../AArch64/GISel/AArch64InstructionSelector.cpp | 94 +- .../Target/AArch64/GISel/AArch64LegalizerInfo.cpp | 14 +- .../AArch64/GISel/AArch64PreLegalizerCombiner.cpp | 69 +- .../AArch64/GISel/AArch64RegisterBankInfo.cpp | 17 +- .../AArch64/MCTargetDesc/AArch64AsmBackend.cpp | 4 +- .../MCTargetDesc/AArch64ELFObjectWriter.cpp | 6 +- .../AArch64/MCTargetDesc/AArch64InstPrinter.cpp | 4 +- .../AArch64/MCTargetDesc/AArch64MCAsmInfo.cpp | 4 +- .../Target/AArch64/MCTargetDesc/AArch64MCExpr.cpp | 1 + .../Target/AArch64/MCTargetDesc/AArch64MCExpr.h | 2 + llvm/lib/Target/AArch64/SVEInstrFormats.td | 12 +- llvm/lib/Target/AArch64/SVEIntrinsicOpts.cpp | 222 +- llvm/lib/Target/AMDGPU/AMDGPU.h | 4 - llvm/lib/Target/AMDGPU/AMDGPU.td | 93 +- llvm/lib/Target/AMDGPU/AMDGPUAlwaysInlinePass.cpp | 8 +- .../Target/AMDGPU/AMDGPUAnnotateKernelFeatures.cpp | 2 +- llvm/lib/Target/AMDGPU/AMDGPUAsmPrinter.cpp | 2 +- llvm/lib/Target/AMDGPU/AMDGPUAtomicOptimizer.cpp | 2 +- llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp | 4 +- llvm/lib/Target/AMDGPU/AMDGPUCallingConv.td | 24 +- llvm/lib/Target/AMDGPU/AMDGPUCodeGenPrepare.cpp | 6 +- llvm/lib/Target/AMDGPU/AMDGPUCombine.td | 12 +- llvm/lib/Target/AMDGPU/AMDGPUExportClustering.cpp | 2 +- llvm/lib/Target/AMDGPU/AMDGPUExportClustering.h | 5 + llvm/lib/Target/AMDGPU/AMDGPUGISel.td | 3 + llvm/lib/Target/AMDGPU/AMDGPUGlobalISelUtils.cpp | 14 + .../Target/AMDGPU/AMDGPUHSAMetadataStreamer.cpp | 4 +- llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp | 5 +- llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp | 12 +- llvm/lib/Target/AMDGPU/AMDGPUInline.cpp | 195 - .../Target/AMDGPU/AMDGPUInstCombineIntrinsic.cpp | 2 + llvm/lib/Target/AMDGPU/AMDGPUInstrInfo.td | 2 + .../Target/AMDGPU/AMDGPUInstructionSelector.cpp | 60 +- llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.h | 1 + llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp | 56 +- llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.h | 3 + llvm/lib/Target/AMDGPU/AMDGPULibCalls.cpp | 2 +- llvm/lib/Target/AMDGPU/AMDGPULowerIntrinsics.cpp | 1 + .../Target/AMDGPU/AMDGPULowerKernelArguments.cpp | 2 +- .../Target/AMDGPU/AMDGPULowerKernelAttributes.cpp | 1 - llvm/lib/Target/AMDGPU/AMDGPUMCInstLower.cpp | 2 +- llvm/lib/Target/AMDGPU/AMDGPUMIRFormatter.cpp | 38 + llvm/lib/Target/AMDGPU/AMDGPUMIRFormatter.h | 47 + .../Target/AMDGPU/AMDGPUMachineCFGStructurizer.cpp | 2 +- llvm/lib/Target/AMDGPU/AMDGPUMacroFusion.cpp | 4 +- llvm/lib/Target/AMDGPU/AMDGPUMacroFusion.h | 5 + .../Target/AMDGPU/AMDGPUPostLegalizerCombiner.cpp | 3 +- .../Target/AMDGPU/AMDGPUPreLegalizerCombiner.cpp | 142 +- .../Target/AMDGPU/AMDGPUPrintfRuntimeBinding.cpp | 29 +- llvm/lib/Target/AMDGPU/AMDGPUPromoteAlloca.cpp | 10 +- .../Target/AMDGPU/AMDGPUPropagateAttributes.cpp | 6 +- llvm/lib/Target/AMDGPU/AMDGPURegBankCombiner.cpp | 3 +- llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp | 198 +- llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.h | 2 - llvm/lib/Target/AMDGPU/AMDGPUSubtarget.cpp | 32 +- llvm/lib/Target/AMDGPU/AMDGPUSubtarget.h | 1194 +- llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp | 44 +- llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.h | 3 +- .../Target/AMDGPU/AMDGPUTargetTransformInfo.cpp | 85 +- llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.h | 43 +- .../AMDGPU/AMDGPUUnifyDivergentExitNodes.cpp | 5 +- llvm/lib/Target/AMDGPU/AMDILCFGStructurizer.cpp | 5 +- .../Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp | 456 +- llvm/lib/Target/AMDGPU/CMakeLists.txt | 2 +- .../AMDGPU/Disassembler/AMDGPUDisassembler.cpp | 13 +- llvm/lib/Target/AMDGPU/GCNDPPCombine.cpp | 3 +- llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp | 3 +- llvm/lib/Target/AMDGPU/GCNIterativeScheduler.cpp | 1 - llvm/lib/Target/AMDGPU/GCNNSAReassign.cpp | 10 +- llvm/lib/Target/AMDGPU/GCNRegBankReassign.cpp | 10 +- llvm/lib/Target/AMDGPU/GCNRegPressure.cpp | 2 +- llvm/lib/Target/AMDGPU/GCNRegPressure.h | 2 +- llvm/lib/Target/AMDGPU/GCNSchedStrategy.cpp | 1 - llvm/lib/Target/AMDGPU/GCNSubtarget.h | 1064 + .../AMDGPU/MCTargetDesc/AMDGPUAsmBackend.cpp | 1 - .../AMDGPU/MCTargetDesc/AMDGPUInstPrinter.cpp | 68 +- .../Target/AMDGPU/MCTargetDesc/AMDGPUInstPrinter.h | 6 +- .../AMDGPU/MCTargetDesc/AMDGPUMCTargetDesc.h | 2 +- .../AMDGPU/MCTargetDesc/AMDGPUTargetStreamer.cpp | 3 +- .../AMDGPU/MCTargetDesc/AMDGPUTargetStreamer.h | 1 + .../Target/AMDGPU/MCTargetDesc/SIMCCodeEmitter.cpp | 2 +- llvm/lib/Target/AMDGPU/MIMGInstructions.td | 2 + llvm/lib/Target/AMDGPU/R600AsmPrinter.cpp | 3 +- llvm/lib/Target/AMDGPU/R600ClauseMergePass.cpp | 3 +- .../lib/Target/AMDGPU/R600ControlFlowFinalizer.cpp | 10 +- llvm/lib/Target/AMDGPU/R600EmitClauseMarkers.cpp | 3 +- llvm/lib/Target/AMDGPU/R600ExpandSpecialInstrs.cpp | 3 +- llvm/lib/Target/AMDGPU/R600FrameLowering.cpp | 2 +- llvm/lib/Target/AMDGPU/R600ISelLowering.cpp | 8 +- llvm/lib/Target/AMDGPU/R600ISelLowering.h | 2 +- llvm/lib/Target/AMDGPU/R600InstrInfo.cpp | 3 +- llvm/lib/Target/AMDGPU/R600MachineScheduler.cpp | 3 +- .../Target/AMDGPU/R600OptimizeVectorRegisters.cpp | 3 +- llvm/lib/Target/AMDGPU/R600Packetizer.cpp | 3 +- llvm/lib/Target/AMDGPU/R600RegisterInfo.cpp | 3 +- llvm/lib/Target/AMDGPU/R600Subtarget.h | 174 + llvm/lib/Target/AMDGPU/SIAddIMGInit.cpp | 3 +- llvm/lib/Target/AMDGPU/SIAnnotateControlFlow.cpp | 2 +- llvm/lib/Target/AMDGPU/SIDefines.h | 15 +- llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp | 3 +- llvm/lib/Target/AMDGPU/SIFixVGPRCopies.cpp | 3 +- llvm/lib/Target/AMDGPU/SIFoldOperands.cpp | 11 +- llvm/lib/Target/AMDGPU/SIFormMemoryClauses.cpp | 66 +- llvm/lib/Target/AMDGPU/SIFrameLowering.cpp | 249 +- llvm/lib/Target/AMDGPU/SIISelLowering.cpp | 191 +- llvm/lib/Target/AMDGPU/SIISelLowering.h | 3 +- llvm/lib/Target/AMDGPU/SIInsertHardClauses.cpp | 3 +- llvm/lib/Target/AMDGPU/SIInsertSkips.cpp | 3 +- llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp | 5 +- llvm/lib/Target/AMDGPU/SIInstrInfo.cpp | 14 +- llvm/lib/Target/AMDGPU/SIInstrInfo.h | 8 + llvm/lib/Target/AMDGPU/SIInstrInfo.td | 19 +- llvm/lib/Target/AMDGPU/SIInstructions.td | 38 +- llvm/lib/Target/AMDGPU/SILoadStoreOptimizer.cpp | 3 +- llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp | 97 +- llvm/lib/Target/AMDGPU/SILowerI1Copies.cpp | 12 +- llvm/lib/Target/AMDGPU/SILowerSGPRSpills.cpp | 3 +- llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp | 20 +- llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h | 38 +- llvm/lib/Target/AMDGPU/SIMemoryLegalizer.cpp | 3 +- llvm/lib/Target/AMDGPU/SIModeRegister.cpp | 3 +- llvm/lib/Target/AMDGPU/SIOptimizeExecMasking.cpp | 3 +- .../Target/AMDGPU/SIOptimizeExecMaskingPreRA.cpp | 3 +- llvm/lib/Target/AMDGPU/SIPeepholeSDWA.cpp | 3 +- llvm/lib/Target/AMDGPU/SIPostRABundler.cpp | 2 +- llvm/lib/Target/AMDGPU/SIPreAllocateWWMRegs.cpp | 3 +- llvm/lib/Target/AMDGPU/SIPreEmitPeephole.cpp | 3 +- llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp | 52 +- llvm/lib/Target/AMDGPU/SIRegisterInfo.h | 5 +- llvm/lib/Target/AMDGPU/SIRegisterInfo.td | 26 +- .../Target/AMDGPU/SIRemoveShortExecBranches.cpp | 3 +- llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp | 27 +- llvm/lib/Target/AMDGPU/SIWholeQuadMode.cpp | 24 +- llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp | 248 +- llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h | 94 + llvm/lib/Target/AMDGPU/VOP1Instructions.td | 1 - llvm/lib/Target/AMDGPU/VOP2Instructions.td | 7 +- llvm/lib/Target/AMDGPU/VOP3Instructions.td | 4 +- llvm/lib/Target/AMDGPU/VOP3PInstructions.td | 1 - llvm/lib/Target/AMDGPU/VOPCInstructions.td | 4 +- llvm/lib/Target/ARC/ARCRegisterInfo.td | 4 +- llvm/lib/Target/ARM/A15SDOptimizer.cpp | 3 +- llvm/lib/Target/ARM/ARM.h | 2 + llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp | 149 +- llvm/lib/Target/ARM/ARMBaseInstrInfo.h | 15 + llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp | 11 +- llvm/lib/Target/ARM/ARMBaseRegisterInfo.h | 5 +- llvm/lib/Target/ARM/ARMBlockPlacement.cpp | 231 + llvm/lib/Target/ARM/ARMCallLowering.cpp | 8 +- llvm/lib/Target/ARM/ARMConstantIslandPass.cpp | 41 +- llvm/lib/Target/ARM/ARMFastISel.cpp | 4 +- llvm/lib/Target/ARM/ARMFrameLowering.cpp | 6 +- llvm/lib/Target/ARM/ARMISelLowering.cpp | 303 +- llvm/lib/Target/ARM/ARMISelLowering.h | 3 +- llvm/lib/Target/ARM/ARMInstrMVE.td | 85 +- llvm/lib/Target/ARM/ARMInstrNEON.td | 15 +- llvm/lib/Target/ARM/ARMInstrThumb2.td | 2 +- llvm/lib/Target/ARM/ARMInstrVFP.td | 9 +- llvm/lib/Target/ARM/ARMLowOverheadLoops.cpp | 31 +- llvm/lib/Target/ARM/ARMMCInstLower.cpp | 2 +- llvm/lib/Target/ARM/ARMParallelDSP.cpp | 3 +- llvm/lib/Target/ARM/ARMRegisterInfo.td | 2 +- llvm/lib/Target/ARM/ARMTargetMachine.cpp | 7 +- llvm/lib/Target/ARM/ARMTargetTransformInfo.cpp | 70 +- llvm/lib/Target/ARM/ARMTargetTransformInfo.h | 3 + llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp | 1 - llvm/lib/Target/ARM/CMakeLists.txt | 1 + .../lib/Target/ARM/MCTargetDesc/ARMInstPrinter.cpp | 10 +- .../Target/ARM/MCTargetDesc/ARMMCCodeEmitter.cpp | 16 +- llvm/lib/Target/ARM/MVEGatherScatterLowering.cpp | 1 - llvm/lib/Target/ARM/MVETailPredication.cpp | 22 +- llvm/lib/Target/AVR/AVRAsmPrinter.cpp | 17 + llvm/lib/Target/AVR/AVRExpandPseudoInsts.cpp | 406 + llvm/lib/Target/AVR/AVRISelLowering.cpp | 111 +- llvm/lib/Target/AVR/AVRISelLowering.h | 14 + llvm/lib/Target/AVR/AVRInstrInfo.td | 72 +- llvm/lib/Target/AVR/AsmParser/AVRAsmParser.cpp | 1 - .../Target/AVR/MCTargetDesc/AVRELFObjectWriter.cpp | 2 + .../Target/AVR/MCTargetDesc/AVRMCCodeEmitter.cpp | 7 +- llvm/lib/Target/AVR/MCTargetDesc/AVRMCExpr.cpp | 6 + llvm/lib/Target/AVR/MCTargetDesc/AVRMCExpr.h | 3 +- llvm/lib/Target/BPF/BPFAdjustOpt.cpp | 4 +- llvm/lib/Target/BPF/BPFISelDAGToDAG.cpp | 2 - llvm/lib/Target/Hexagon/Hexagon.td | 12 +- llvm/lib/Target/Hexagon/HexagonBlockRanges.cpp | 2 +- llvm/lib/Target/Hexagon/HexagonDepArch.h | 71 +- llvm/lib/Target/Hexagon/HexagonDepArch.td | 2 + llvm/lib/Target/Hexagon/HexagonDepDecoders.inc | 43 +- llvm/lib/Target/Hexagon/HexagonDepIICHVX.td | 871 +- llvm/lib/Target/Hexagon/HexagonDepIICScalar.td | 1467 +- llvm/lib/Target/Hexagon/HexagonDepITypes.h | 90 +- llvm/lib/Target/Hexagon/HexagonDepITypes.td | 84 +- llvm/lib/Target/Hexagon/HexagonDepInstrFormats.td | 6217 +- llvm/lib/Target/Hexagon/HexagonDepInstrInfo.td | 415 +- llvm/lib/Target/Hexagon/HexagonDepMapAsm2Intrin.td | 6252 +- llvm/lib/Target/Hexagon/HexagonDepMappings.td | 2 + llvm/lib/Target/Hexagon/HexagonDepMask.h | 3 +- llvm/lib/Target/Hexagon/HexagonDepOperands.td | 156 +- llvm/lib/Target/Hexagon/HexagonDepTimingClasses.h | 20 +- llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp | 2 +- llvm/lib/Target/Hexagon/HexagonISelLowering.cpp | 4 +- llvm/lib/Target/Hexagon/HexagonISelLowering.h | 5 +- llvm/lib/Target/Hexagon/HexagonISelLoweringHVX.cpp | 45 +- llvm/lib/Target/Hexagon/HexagonPatterns.td | 2 +- llvm/lib/Target/Hexagon/HexagonSchedule.td | 1 + llvm/lib/Target/Hexagon/HexagonScheduleV68.td | 38 + llvm/lib/Target/Hexagon/HexagonSplitDouble.cpp | 12 +- llvm/lib/Target/Hexagon/HexagonSubtarget.cpp | 4 +- llvm/lib/Target/Hexagon/HexagonSubtarget.h | 9 + llvm/lib/Target/Hexagon/HexagonVectorCombine.cpp | 21 +- .../Hexagon/MCTargetDesc/HexagonMCInstrInfo.cpp | 2 +- .../Hexagon/MCTargetDesc/HexagonMCTargetDesc.cpp | 21 +- .../Hexagon/MCTargetDesc/HexagonShuffler.cpp | 5 +- llvm/lib/Target/Hexagon/RDFDeadCode.cpp | 3 +- .../Target/MSP430/AsmParser/MSP430AsmParser.cpp | 1 - llvm/lib/Target/MSP430/MSP430InstrInfo.td | 2 +- llvm/lib/Target/Mips/MCTargetDesc/MipsABIInfo.cpp | 1 - .../Target/Mips/MCTargetDesc/MipsMCCodeEmitter.cpp | 5 +- llvm/lib/Target/Mips/Mips16ISelLowering.cpp | 2 +- llvm/lib/Target/Mips/Mips16ISelLowering.h | 2 +- llvm/lib/Target/Mips/MipsDelaySlotFiller.cpp | 6 +- llvm/lib/Target/Mips/MipsMSAInstrInfo.td | 34 +- llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp | 11 +- llvm/lib/Target/Mips/MipsSEISelLowering.cpp | 2 +- llvm/lib/Target/Mips/MipsSEISelLowering.h | 2 +- llvm/lib/Target/Mips/MipsTargetStreamer.h | 2 + llvm/lib/Target/NVPTX/NVPTXISelDAGToDAG.cpp | 4 +- llvm/lib/Target/NVPTX/NVPTXISelLowering.cpp | 26 +- llvm/lib/Target/NVPTX/NVPTXISelLowering.h | 3 +- llvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp | 4 +- llvm/lib/Target/PowerPC/AsmParser/PPCAsmParser.cpp | 1 - .../PowerPC/MCTargetDesc/PPCMCTargetDesc.cpp | 12 +- llvm/lib/Target/PowerPC/PPC.td | 4 + llvm/lib/Target/PowerPC/PPCBoolRetToInt.cpp | 3 +- llvm/lib/Target/PowerPC/PPCCTRLoops.cpp | 4 +- llvm/lib/Target/PowerPC/PPCISelDAGToDAG.cpp | 123 +- llvm/lib/Target/PowerPC/PPCISelLowering.cpp | 139 +- llvm/lib/Target/PowerPC/PPCISelLowering.h | 5 +- llvm/lib/Target/PowerPC/PPCInstr64Bit.td | 7 +- llvm/lib/Target/PowerPC/PPCInstrAltivec.td | 42 +- llvm/lib/Target/PowerPC/PPCInstrInfo.cpp | 519 +- llvm/lib/Target/PowerPC/PPCInstrInfo.h | 22 +- llvm/lib/Target/PowerPC/PPCInstrInfo.td | 17 +- llvm/lib/Target/PowerPC/PPCInstrPrefix.td | 34 +- llvm/lib/Target/PowerPC/PPCInstrVSX.td | 51 +- llvm/lib/Target/PowerPC/PPCLowerMASSVEntries.cpp | 4 +- llvm/lib/Target/PowerPC/PPCMIPeephole.cpp | 2 +- llvm/lib/Target/PowerPC/PPCMachineScheduler.cpp | 140 +- llvm/lib/Target/PowerPC/PPCMacroFusion.h | 5 + llvm/lib/Target/PowerPC/PPCReduceCRLogicals.cpp | 4 +- llvm/lib/Target/PowerPC/PPCRegisterInfo.cpp | 11 +- llvm/lib/Target/PowerPC/PPCRegisterInfo.h | 5 +- llvm/lib/Target/PowerPC/PPCSubtarget.cpp | 2 + llvm/lib/Target/PowerPC/PPCSubtarget.h | 2 + llvm/lib/Target/PowerPC/PPCTargetMachine.cpp | 7 + llvm/lib/Target/PowerPC/PPCTargetTransformInfo.cpp | 30 +- llvm/lib/Target/RISCV/AsmParser/CMakeLists.txt | 1 - llvm/lib/Target/RISCV/AsmParser/RISCVAsmParser.cpp | 135 +- llvm/lib/Target/RISCV/CMakeLists.txt | 2 - llvm/lib/Target/RISCV/Disassembler/CMakeLists.txt | 2 + .../RISCV/Disassembler/RISCVDisassembler.cpp | 62 +- llvm/lib/Target/RISCV/MCTargetDesc/CMakeLists.txt | 3 +- .../Target/RISCV/MCTargetDesc/RISCVAsmBackend.h | 2 +- .../Target/RISCV/MCTargetDesc/RISCVBaseInfo.cpp | 135 + llvm/lib/Target/RISCV/MCTargetDesc/RISCVBaseInfo.h | 334 + .../Target/RISCV/MCTargetDesc/RISCVELFStreamer.cpp | 4 +- .../Target/RISCV/MCTargetDesc/RISCVInstPrinter.cpp | 5 +- .../RISCV/MCTargetDesc/RISCVMCCodeEmitter.cpp | 2 +- .../RISCV/MCTargetDesc/RISCVMCTargetDesc.cpp | 2 +- .../RISCV/{Utils => MCTargetDesc}/RISCVMatInt.cpp | 0 .../RISCV/{Utils => MCTargetDesc}/RISCVMatInt.h | 0 .../RISCV/MCTargetDesc/RISCVTargetStreamer.cpp | 32 + .../RISCV/MCTargetDesc/RISCVTargetStreamer.h | 2 + llvm/lib/Target/RISCV/RISCV.h | 2 +- llvm/lib/Target/RISCV/RISCV.td | 18 +- llvm/lib/Target/RISCV/RISCVCleanupVSETVLI.cpp | 37 +- llvm/lib/Target/RISCV/RISCVExpandPseudoInsts.cpp | 11 +- llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp | 717 +- llvm/lib/Target/RISCV/RISCVISelDAGToDAG.h | 16 + llvm/lib/Target/RISCV/RISCVISelLowering.cpp | 1385 +- llvm/lib/Target/RISCV/RISCVISelLowering.h | 152 +- llvm/lib/Target/RISCV/RISCVInstrFormats.td | 35 +- llvm/lib/Target/RISCV/RISCVInstrFormatsV.td | 34 +- llvm/lib/Target/RISCV/RISCVInstrInfo.cpp | 235 +- llvm/lib/Target/RISCV/RISCVInstrInfo.h | 19 + llvm/lib/Target/RISCV/RISCVInstrInfo.td | 74 +- llvm/lib/Target/RISCV/RISCVInstrInfoB.td | 736 +- llvm/lib/Target/RISCV/RISCVInstrInfoC.td | 9 + llvm/lib/Target/RISCV/RISCVInstrInfoV.td | 236 +- llvm/lib/Target/RISCV/RISCVInstrInfoVPseudos.td | 1647 +- llvm/lib/Target/RISCV/RISCVInstrInfoVSDPatterns.td | 549 +- llvm/lib/Target/RISCV/RISCVInstrInfoVVLPatterns.td | 212 + llvm/lib/Target/RISCV/RISCVMCInstLower.cpp | 24 +- llvm/lib/Target/RISCV/RISCVRegisterInfo.td | 112 +- llvm/lib/Target/RISCV/RISCVSubtarget.cpp | 49 + llvm/lib/Target/RISCV/RISCVSubtarget.h | 13 +- llvm/lib/Target/RISCV/RISCVTargetMachine.cpp | 2 +- llvm/lib/Target/RISCV/RISCVTargetTransformInfo.cpp | 42 +- llvm/lib/Target/RISCV/RISCVTargetTransformInfo.h | 4 + llvm/lib/Target/RISCV/Utils/CMakeLists.txt | 10 - llvm/lib/Target/RISCV/Utils/RISCVBaseInfo.cpp | 142 - llvm/lib/Target/RISCV/Utils/RISCVBaseInfo.h | 414 - .../Target/Sparc/MCTargetDesc/SparcAsmBackend.cpp | 3 + .../Sparc/MCTargetDesc/SparcELFObjectWriter.cpp | 1 + .../Target/Sparc/MCTargetDesc/SparcFixupKinds.h | 3 + llvm/lib/Target/Sparc/MCTargetDesc/SparcMCExpr.cpp | 3 + llvm/lib/Target/Sparc/MCTargetDesc/SparcMCExpr.h | 1 + .../Sparc/MCTargetDesc/SparcTargetStreamer.h | 3 + llvm/lib/Target/Sparc/SparcAsmPrinter.cpp | 1 + llvm/lib/Target/Sparc/SparcISelLowering.cpp | 38 +- llvm/lib/Target/Sparc/SparcInstrAliases.td | 3 + llvm/lib/Target/Sparc/SparcInstrFormats.td | 4 +- llvm/lib/Target/Sparc/SparcInstrInfo.td | 5 + llvm/lib/Target/SystemZ/SystemZISelLowering.cpp | 2 +- llvm/lib/Target/SystemZ/SystemZISelLowering.h | 3 +- .../lib/Target/SystemZ/SystemZMachineScheduler.cpp | 1 + llvm/lib/Target/TargetMachine.cpp | 9 + .../Target/VE/MCTargetDesc/VETargetStreamer.cpp | 1 - llvm/lib/Target/VE/MCTargetDesc/VETargetStreamer.h | 1 + llvm/lib/Target/VE/VE.h | 10 +- llvm/lib/Target/VE/VEISelDAGToDAG.cpp | 9 +- llvm/lib/Target/VE/VEISelLowering.cpp | 4 +- llvm/lib/Target/VE/VEISelLowering.h | 2 +- .../WebAssembly/AsmParser/WebAssemblyAsmParser.cpp | 60 +- llvm/lib/Target/WebAssembly/CMakeLists.txt | 1 + .../Disassembler/WebAssemblyDisassembler.cpp | 3 +- .../MCTargetDesc/WebAssemblyInstPrinter.cpp | 84 +- .../MCTargetDesc/WebAssemblyInstPrinter.h | 8 + .../MCTargetDesc/WebAssemblyMCCodeEmitter.cpp | 19 +- .../MCTargetDesc/WebAssemblyTargetStreamer.h | 1 + llvm/lib/Target/WebAssembly/WebAssembly.h | 8 +- .../Target/WebAssembly/WebAssemblyCFGStackify.cpp | 658 +- .../WebAssembly/WebAssemblyDebugValueManager.cpp | 8 +- .../lib/Target/WebAssembly/WebAssemblyFastISel.cpp | 13 + .../WebAssemblyHandleEHTerminatePads.cpp | 152 + .../Target/WebAssembly/WebAssemblyISelLowering.cpp | 6 +- .../Target/WebAssembly/WebAssemblyISelLowering.h | 2 +- .../Target/WebAssembly/WebAssemblyInstrAtomics.td | 4 +- .../Target/WebAssembly/WebAssemblyInstrControl.td | 4 + .../Target/WebAssembly/WebAssemblyInstrInfo.cpp | 3 +- .../lib/Target/WebAssembly/WebAssemblyInstrInfo.td | 6 +- .../Target/WebAssembly/WebAssemblyInstrMemory.td | 8 +- .../lib/Target/WebAssembly/WebAssemblyInstrSIMD.td | 65 +- .../WebAssembly/WebAssemblyLateEHPrepare.cpp | 3 +- .../Target/WebAssembly/WebAssemblyMCInstLower.cpp | 8 +- .../Target/WebAssembly/WebAssemblyRegStackify.cpp | 15 +- .../WebAssembly/WebAssemblyTargetMachine.cpp | 5 + llvm/lib/Target/X86/AsmParser/X86AsmParser.cpp | 23 +- .../Target/X86/Disassembler/X86Disassembler.cpp | 1 + llvm/lib/Target/X86/MCTargetDesc/X86AsmBackend.cpp | 5 +- llvm/lib/Target/X86/X86.td | 3 +- llvm/lib/Target/X86/X86CmovConversion.cpp | 2 +- llvm/lib/Target/X86/X86ExpandPseudo.cpp | 15 +- llvm/lib/Target/X86/X86FastISel.cpp | 16 +- llvm/lib/Target/X86/X86FlagsCopyLowering.cpp | 1 - llvm/lib/Target/X86/X86FloatingPoint.cpp | 2 +- llvm/lib/Target/X86/X86FrameLowering.cpp | 24 +- llvm/lib/Target/X86/X86FrameLowering.h | 2 + llvm/lib/Target/X86/X86ISelDAGToDAG.cpp | 12 +- llvm/lib/Target/X86/X86ISelLowering.cpp | 694 +- llvm/lib/Target/X86/X86ISelLowering.h | 4 +- llvm/lib/Target/X86/X86IndirectThunks.cpp | 1 - llvm/lib/Target/X86/X86InsertPrefetch.cpp | 8 +- llvm/lib/Target/X86/X86InstrAMX.td | 17 +- llvm/lib/Target/X86/X86InstrAVX512.td | 123 +- llvm/lib/Target/X86/X86InstrFMA.td | 20 +- llvm/lib/Target/X86/X86InstrFPStack.td | 6 +- llvm/lib/Target/X86/X86InstrInfo.cpp | 19 +- llvm/lib/Target/X86/X86InstrInfo.td | 2 +- llvm/lib/Target/X86/X86InstrSSE.td | 119 +- llvm/lib/Target/X86/X86InstrSystem.td | 11 + llvm/lib/Target/X86/X86IntrinsicsInfo.h | 8 +- llvm/lib/Target/X86/X86MCInstLower.cpp | 6 +- llvm/lib/Target/X86/X86MachineFunctionInfo.h | 2 +- llvm/lib/Target/X86/X86PartialReduction.cpp | 9 +- llvm/lib/Target/X86/X86PreTileConfig.cpp | 125 +- llvm/lib/Target/X86/X86RegisterInfo.cpp | 5 + llvm/lib/Target/X86/X86RegisterInfo.td | 15 +- llvm/lib/Target/X86/X86TileConfig.cpp | 16 +- llvm/lib/Target/XCore/XCoreLowerThreadLocal.cpp | 52 +- llvm/lib/Testing/Support/Annotations.cpp | 3 +- llvm/lib/TextAPI/MachO/InterfaceFile.cpp | 2 - llvm/lib/TextAPI/MachO/TextStub.cpp | 24 +- llvm/lib/ToolDrivers/llvm-lib/LibDriver.cpp | 44 +- .../AggressiveInstCombine/TruncInstCombine.cpp | 3 +- llvm/lib/Transforms/CMakeLists.txt | 1 - llvm/lib/Transforms/Coroutines/CoroEarly.cpp | 7 +- llvm/lib/Transforms/Coroutines/CoroElide.cpp | 23 +- llvm/lib/Transforms/Coroutines/CoroFrame.cpp | 177 +- llvm/lib/Transforms/Coroutines/CoroInternal.h | 5 + llvm/lib/Transforms/Coroutines/CoroSplit.cpp | 45 +- llvm/lib/Transforms/HelloNew/CMakeLists.txt | 10 - llvm/lib/Transforms/HelloNew/HelloWorld.cpp | 17 - llvm/lib/Transforms/IPO/ArgumentPromotion.cpp | 21 +- llvm/lib/Transforms/IPO/AttributorAttributes.cpp | 1 - llvm/lib/Transforms/IPO/ExtractGV.cpp | 19 +- llvm/lib/Transforms/IPO/FunctionAttrs.cpp | 29 +- llvm/lib/Transforms/IPO/FunctionImport.cpp | 13 +- llvm/lib/Transforms/IPO/GlobalOpt.cpp | 3 +- llvm/lib/Transforms/IPO/HotColdSplitting.cpp | 4 +- llvm/lib/Transforms/IPO/IROutliner.cpp | 92 +- llvm/lib/Transforms/IPO/Inliner.cpp | 72 +- llvm/lib/Transforms/IPO/LowerTypeTests.cpp | 18 + llvm/lib/Transforms/IPO/MergeFunctions.cpp | 22 +- llvm/lib/Transforms/IPO/OpenMPOpt.cpp | 4 +- llvm/lib/Transforms/IPO/PartialInlining.cpp | 6 +- llvm/lib/Transforms/IPO/PassManagerBuilder.cpp | 10 +- llvm/lib/Transforms/IPO/SampleContextTracker.cpp | 88 +- llvm/lib/Transforms/IPO/SampleProfile.cpp | 655 +- llvm/lib/Transforms/IPO/SampleProfileProbe.cpp | 162 +- llvm/lib/Transforms/IPO/StripSymbols.cpp | 9 +- llvm/lib/Transforms/IPO/ThinLTOBitcodeWriter.cpp | 5 +- llvm/lib/Transforms/IPO/WholeProgramDevirt.cpp | 27 +- .../Transforms/InstCombine/InstCombineAndOrXor.cpp | 79 +- .../Transforms/InstCombine/InstCombineCalls.cpp | 59 +- .../Transforms/InstCombine/InstCombineCompares.cpp | 22 +- .../Transforms/InstCombine/InstCombineInternal.h | 4 + .../InstCombine/InstCombineLoadStoreAlloca.cpp | 3 +- .../InstCombine/InstCombineMulDivRem.cpp | 28 +- .../Transforms/InstCombine/InstCombineNegator.cpp | 8 +- .../Transforms/InstCombine/InstCombineSelect.cpp | 25 +- .../Transforms/InstCombine/InstCombineShifts.cpp | 9 + .../InstCombine/InstructionCombining.cpp | 91 +- llvm/lib/Transforms/Instrumentation/CFGMST.h | 18 +- .../Instrumentation/DataFlowSanitizer.cpp | 264 +- .../Instrumentation/HWAddressSanitizer.cpp | 6 +- .../Transforms/Instrumentation/MemorySanitizer.cpp | 11 +- .../Instrumentation/PGOInstrumentation.cpp | 37 +- .../Transforms/Instrumentation/PGOMemOPSizeOpt.cpp | 2 +- .../Instrumentation/SanitizerCoverage.cpp | 8 +- .../Instrumentation/ValueProfilePlugins.inc | 4 +- .../lib/Transforms/ObjCARC/ARCRuntimeEntryPoints.h | 8 + llvm/lib/Transforms/ObjCARC/DependencyAnalysis.cpp | 5 +- llvm/lib/Transforms/ObjCARC/ObjCARC.cpp | 93 + llvm/lib/Transforms/ObjCARC/ObjCARC.h | 64 + llvm/lib/Transforms/ObjCARC/ObjCARCContract.cpp | 83 +- llvm/lib/Transforms/ObjCARC/ObjCARCOpts.cpp | 50 +- llvm/lib/Transforms/ObjCARC/PtrState.cpp | 19 +- llvm/lib/Transforms/ObjCARC/PtrState.h | 4 +- .../Transforms/Scalar/AlignmentFromAssumptions.cpp | 11 +- llvm/lib/Transforms/Scalar/ConstantHoisting.cpp | 13 +- .../Transforms/Scalar/ConstraintElimination.cpp | 245 +- .../lib/Transforms/Scalar/DeadStoreElimination.cpp | 11 +- llvm/lib/Transforms/Scalar/EarlyCSE.cpp | 8 + llvm/lib/Transforms/Scalar/GVN.cpp | 42 +- llvm/lib/Transforms/Scalar/GVNSink.cpp | 3 +- llvm/lib/Transforms/Scalar/GuardWidening.cpp | 9 +- llvm/lib/Transforms/Scalar/LoopDeletion.cpp | 8 - llvm/lib/Transforms/Scalar/LoopFlatten.cpp | 5 +- llvm/lib/Transforms/Scalar/LoopIdiomRecognize.cpp | 5 +- llvm/lib/Transforms/Scalar/LoopInterchange.cpp | 8 +- llvm/lib/Transforms/Scalar/LoopRotation.cpp | 29 +- llvm/lib/Transforms/Scalar/LoopSink.cpp | 4 +- llvm/lib/Transforms/Scalar/LoopStrengthReduce.cpp | 5 +- llvm/lib/Transforms/Scalar/LoopUnrollPass.cpp | 15 +- llvm/lib/Transforms/Scalar/LoopUnswitch.cpp | 420 +- .../Transforms/Scalar/LowerConstantIntrinsics.cpp | 37 +- .../Transforms/Scalar/LowerMatrixIntrinsics.cpp | 57 +- llvm/lib/Transforms/Scalar/MemCpyOptimizer.cpp | 6 +- llvm/lib/Transforms/Scalar/MergeICmps.cpp | 3 +- llvm/lib/Transforms/Scalar/NaryReassociate.cpp | 8 +- llvm/lib/Transforms/Scalar/NewGVN.cpp | 10 +- .../Transforms/Scalar/PartiallyInlineLibCalls.cpp | 67 +- llvm/lib/Transforms/Scalar/Reassociate.cpp | 14 +- .../Transforms/Scalar/RewriteStatepointsForGC.cpp | 4 +- llvm/lib/Transforms/Scalar/SCCP.cpp | 3 +- llvm/lib/Transforms/Scalar/SROA.cpp | 5 +- .../Transforms/Scalar/ScalarizeMaskedMemIntrin.cpp | 195 +- llvm/lib/Transforms/Scalar/SimpleLoopUnswitch.cpp | 52 +- llvm/lib/Transforms/Scalar/SimplifyCFGPass.cpp | 10 +- llvm/lib/Transforms/Scalar/SpeculateAroundPHIs.cpp | 42 +- .../lib/Transforms/Scalar/SpeculativeExecution.cpp | 13 +- .../Scalar/StraightLineStrengthReduce.cpp | 12 +- llvm/lib/Transforms/Scalar/StructurizeCFG.cpp | 5 +- .../Transforms/Scalar/TailRecursionElimination.cpp | 4 +- llvm/lib/Transforms/Utils/BasicBlockUtils.cpp | 241 +- llvm/lib/Transforms/Utils/BreakCriticalEdges.cpp | 18 +- llvm/lib/Transforms/Utils/BuildLibCalls.cpp | 233 +- llvm/lib/Transforms/Utils/CMakeLists.txt | 2 +- llvm/lib/Transforms/Utils/CallPromotionUtils.cpp | 8 +- llvm/lib/Transforms/Utils/CloneFunction.cpp | 117 +- llvm/lib/Transforms/Utils/CloneModule.cpp | 17 +- llvm/lib/Transforms/Utils/CodeExtractor.cpp | 28 +- llvm/lib/Transforms/Utils/Debugify.cpp | 4 +- .../lib/Transforms/Utils/EntryExitInstrumenter.cpp | 27 +- llvm/lib/Transforms/Utils/EscapeEnumerator.cpp | 2 +- llvm/lib/Transforms/Utils/FixIrreducible.cpp | 10 +- llvm/lib/Transforms/Utils/GuardUtils.cpp | 2 +- llvm/lib/Transforms/Utils/HelloWorld.cpp | 17 + .../Utils/ImportedFunctionsInliningStatistics.cpp | 202 - llvm/lib/Transforms/Utils/InlineFunction.cpp | 253 +- llvm/lib/Transforms/Utils/LCSSA.cpp | 5 +- llvm/lib/Transforms/Utils/Local.cpp | 45 +- llvm/lib/Transforms/Utils/LoopPeel.cpp | 26 +- llvm/lib/Transforms/Utils/LoopRotationUtils.cpp | 89 +- llvm/lib/Transforms/Utils/LoopSimplify.cpp | 22 +- llvm/lib/Transforms/Utils/LoopUnroll.cpp | 14 + llvm/lib/Transforms/Utils/LoopUnrollAndJam.cpp | 20 +- llvm/lib/Transforms/Utils/LoopUtils.cpp | 59 +- llvm/lib/Transforms/Utils/LoopVersioning.cpp | 9 +- llvm/lib/Transforms/Utils/MetaRenamer.cpp | 12 +- llvm/lib/Transforms/Utils/PredicateInfo.cpp | 190 +- llvm/lib/Transforms/Utils/SSAUpdater.cpp | 13 +- .../Transforms/Utils/ScalarEvolutionExpander.cpp | 11 + llvm/lib/Transforms/Utils/SimplifyCFG.cpp | 1239 +- llvm/lib/Transforms/Utils/SimplifyLibCalls.cpp | 34 +- llvm/lib/Transforms/Utils/SplitModule.cpp | 28 +- llvm/lib/Transforms/Utils/ValueMapper.cpp | 10 +- .../Transforms/Vectorize/LoadStoreVectorizer.cpp | 10 +- .../Vectorize/LoopVectorizationLegality.cpp | 13 +- llvm/lib/Transforms/Vectorize/LoopVectorize.cpp | 671 +- llvm/lib/Transforms/Vectorize/SLPVectorizer.cpp | 875 +- llvm/lib/Transforms/Vectorize/VPlan.cpp | 38 +- llvm/lib/Transforms/Vectorize/VPlan.h | 101 +- llvm/lib/Transforms/Vectorize/VPlanTransforms.cpp | 10 +- llvm/lib/Transforms/Vectorize/VectorCombine.cpp | 58 +- llvm/test/Analysis/AliasSet/intrinsics.ll | 20 + llvm/test/Analysis/AssumptionCache/basic.ll | 6 +- llvm/test/Analysis/BasicAA/noalias-scope-decl.ll | 28 + llvm/test/Analysis/CostModel/AArch64/arith-ssat.ll | 219 + llvm/test/Analysis/CostModel/AArch64/arith-usat.ll | 215 + llvm/test/Analysis/CostModel/AArch64/sve-cmpsel.ll | 146 + .../sve-getIntrinsicInstrCost-vector-reduce.ll | 251 + .../CostModel/AArch64/sve-shuffle-broadcast.ll | 50 + llvm/test/Analysis/CostModel/ARM/arith-overflow.ll | 44 +- llvm/test/Analysis/CostModel/ARM/arith-ssat.ll | 176 +- llvm/test/Analysis/CostModel/ARM/arith-usat.ll | 156 +- .../Analysis/CostModel/ARM/intrinsic-cost-kinds.ll | 12 +- .../test/Analysis/CostModel/X86/free-intrinsics.ll | 7 + .../CostModel/free-intrinsics-datalayout.ll | 7 + .../Analysis/CostModel/free-intrinsics-no_info.ll | 7 + llvm/test/Analysis/MemorySSA/lifetime-simple.ll | 9 +- llvm/test/Analysis/MemorySSA/noalias-scope-decl.ll | 24 + llvm/test/Analysis/MemorySSA/pr43569.ll | 2 +- .../ScalarEvolution/incorrect-exit-count.ll | 145 + .../ScalarEvolution/trip-multiple-guard-info.ll | 24 +- .../TypeBasedAliasAnalysis/functionattrs.ll | 10 +- .../Analysis/ValueTracking/known-nonnull-at.ll | 18 +- llvm/test/Analysis/lit.local.cfg | 9 - .../Assembler/aarch64-intrinsics-attributes.ll | 26 + llvm/test/Assembler/multi-summary-disassemble.ll | 2 +- .../thinlto-multiple-summaries-for-guid.ll | 4 +- llvm/test/Assembler/thinlto-summary-visibility.ll | 13 + llvm/test/Assembler/thinlto-summary.ll | 88 +- llvm/test/Assembler/thinlto-vtable-summary.ll | 4 +- llvm/test/Bitcode/operand-bundles-bc-analyzer.ll | 1 + llvm/test/Bitcode/thinlto-alias.ll | 10 +- ...o-function-summary-callgraph-profile-summary.ll | 18 +- .../thinlto-function-summary-callgraph-relbf.ll | 2 +- .../Bitcode/thinlto-function-summary-refgraph.ll | 14 +- llvm/test/Bitcode/thinlto-type-tests.ll | 12 +- llvm/test/Bitcode/thinlto-type-vcalls.ll | 24 +- llvm/test/CodeGen/AArch64/DAGCombine_vscale.ll | 70 + .../CodeGen/AArch64/GlobalISel/arm64-fallback.ll | 7 - .../GlobalISel/arm64-irtranslator-switch.ll | 12 +- .../AArch64/GlobalISel/arm64-irtranslator.ll | 14 + .../AArch64/GlobalISel/call-lowering-zeroext.ll | 118 + .../combine-shift-immed-mismatch-crash.mir | 8 +- .../AArch64/GlobalISel/gisel-commandline-option.ll | 2 +- .../test/CodeGen/AArch64/GlobalISel/huge-switch.ll | 22 + .../GlobalISel/legalize-ext-csedebug-output.mir | 3 - .../GlobalISel/legalize-extract-vector-elt.mir | 5 +- .../GlobalISel/legalize-fp128-fconstant.mir | 22 + .../CodeGen/AArch64/GlobalISel/legalize-fpext.mir | 14 +- .../AArch64/GlobalISel/legalize-fptrunc.mir | 14 +- .../AArch64/GlobalISel/legalize-ignore-hint.mir | 21 + .../AArch64/GlobalISel/legalize-load-store.mir | 93 + .../CodeGen/AArch64/GlobalISel/legalize-sadde.mir | 62 + .../CodeGen/AArch64/GlobalISel/legalize-saddo.mir | 54 + .../CodeGen/AArch64/GlobalISel/legalize-ssube.mir | 62 + .../CodeGen/AArch64/GlobalISel/legalize-ssubo.mir | 54 + .../CodeGen/AArch64/GlobalISel/legalize-sub.mir | 54 + .../CodeGen/AArch64/GlobalISel/legalize-uadde.mir | 63 + .../CodeGen/AArch64/GlobalISel/legalize-uaddo.mir | 55 + .../CodeGen/AArch64/GlobalISel/legalize-usube.mir | 63 + .../CodeGen/AArch64/GlobalISel/legalize-usubo.mir | 55 + .../GlobalISel/legalizer-info-validation.mir | 15 +- llvm/test/CodeGen/AArch64/GlobalISel/localizer.mir | 44 +- .../postlegalizer-combiner-and-trivial-mask.mir | 46 + ...prelegalizer-combiner-load-or-pattern-align.mir | 79 + .../prelegalizer-combiner-load-or-pattern.mir | 1571 + .../AArch64/GlobalISel/prelegalizercombiner-br.mir | 24 + .../prelegalizercombiner-icmp-redundant-trunc.mir | 107 + .../GlobalISel/prelegalizercombiner-select.mir | 24 + .../AArch64/GlobalISel/regbank-assert-zext.mir | 370 + .../AArch64/GlobalISel/regbank-fp-use-def.mir | 46 +- .../CodeGen/AArch64/GlobalISel/select-fcmp.mir | 53 + .../CodeGen/AArch64/GlobalISel/select-fp-casts.mir | 71 +- .../CodeGen/AArch64/GlobalISel/select-hint.mir | 88 + .../CodeGen/AArch64/GlobalISel/select-saddo.mir | 166 + .../CodeGen/AArch64/GlobalISel/select-ssubo.mir | 166 + .../CodeGen/AArch64/GlobalISel/select-store.mir | 10 +- .../CodeGen/AArch64/GlobalISel/select-usubo.mir | 166 + .../AArch64/GlobalISel/sext-inreg-ldrow-16b.mir | 5 +- .../AArch64/GlobalISel/store-addressing-modes.mir | 50 + .../GlobalISel/store-wro-addressing-modes.mir | 26 + llvm/test/CodeGen/AArch64/O0-pipeline.ll | 2 +- llvm/test/CodeGen/AArch64/O3-pipeline.ll | 1 - llvm/test/CodeGen/AArch64/aarch64-dup-ext-crash.ll | 33 + llvm/test/CodeGen/AArch64/aarch64-smull.ll | 36 +- llvm/test/CodeGen/AArch64/aarch64-tail-dup-size.ll | 77 + llvm/test/CodeGen/AArch64/arm64-blockaddress.ll | 11 +- ...arm64-homogeneous-prolog-epilog-bad-outline.mir | 40 + .../arm64-homogeneous-prolog-epilog-frame-tail.ll | 85 + .../arm64-homogeneous-prolog-epilog-no-helper.ll | 70 + .../AArch64/arm64-homogeneous-prolog-epilog.ll | 55 + llvm/test/CodeGen/AArch64/arm64-this-return.ll | 90 + llvm/test/CodeGen/AArch64/arm64_32.ll | 4 +- llvm/test/CodeGen/AArch64/call-rv-marker.ll | 12 +- llvm/test/CodeGen/AArch64/cfguard-checks.ll | 4 +- .../CodeGen/AArch64/debug-info-sve-dbg-value.mir | 8 +- .../CodeGen/AArch64/framelayout-scavengingslot.mir | 4 +- .../AArch64/framelayout-sve-scavengingslot.mir | 2 +- llvm/test/CodeGen/AArch64/framelayout-sve.mir | 59 +- llvm/test/CodeGen/AArch64/ilp32-tlsdesc.ll | 22 + llvm/test/CodeGen/AArch64/ilp32-va.ll | 142 + llvm/test/CodeGen/AArch64/landingpad-ifcvt.ll | 2 +- llvm/test/CodeGen/AArch64/legalize-uaddo.mir | 36 - llvm/test/CodeGen/AArch64/loop-sink.mir | 1399 + llvm/test/CodeGen/AArch64/lowerMUL-newload.ll | 22 +- llvm/test/CodeGen/AArch64/ls64-intrinsics.ll | 92 + llvm/test/CodeGen/AArch64/machine-combiner-madd.ll | 1 + llvm/test/CodeGen/AArch64/misched-fusion-addr.ll | 1 + llvm/test/CodeGen/AArch64/misched-fusion-aes.ll | 6 + llvm/test/CodeGen/AArch64/misched-fusion-lit.ll | 2 + llvm/test/CodeGen/AArch64/mla_mls_merge.ll | 205 + .../CodeGen/AArch64/patchable-function-entry.ll | 6 +- .../AArch64/preferred-function-alignment.ll | 2 +- llvm/test/CodeGen/AArch64/reloc-specifiers.mir | 4 +- llvm/test/CodeGen/AArch64/seh_funclet_x1.ll | 2 +- .../AArch64/sve-calling-convention-mixed.ll | 15 +- .../AArch64/sve-coalesce-ptrue-intrinsics.ll | 189 + llvm/test/CodeGen/AArch64/sve-int-arith-imm.ll | 411 +- llvm/test/CodeGen/AArch64/swiftself-scavenger.ll | 4 +- llvm/test/CodeGen/AArch64/win64-no-uwtable.ll | 4 +- llvm/test/CodeGen/AArch64/windows-extern-weak.ll | 2 +- .../test/CodeGen/AArch64/wineh-try-catch-nobase.ll | 6 +- llvm/test/CodeGen/AArch64/wineh-try-catch.ll | 18 +- .../AArch64/xray-attribute-instrumentation.ll | 73 + llvm/test/CodeGen/AMDGPU/GlobalISel/ashr.ll | 66 +- .../AMDGPU/GlobalISel/combine-redundant-and.mir | 21 + .../AMDGPU/GlobalISel/combine-short-clamp.ll | 112 + .../AMDGPU/GlobalISel/divergent-control-flow.ll | 2 +- .../AMDGPU/GlobalISel/dynamic-alloca-uniform.ll | 12 +- .../GlobalISel/extractelement-stack-lower.ll | 20 +- .../AMDGPU/GlobalISel/extractelement.i128.ll | 78 +- .../CodeGen/AMDGPU/GlobalISel/extractelement.ll | 6 +- llvm/test/CodeGen/AMDGPU/GlobalISel/fdiv.f64.ll | 107 +- .../test/CodeGen/AMDGPU/GlobalISel/flat-scratch.ll | 4 +- llvm/test/CodeGen/AMDGPU/GlobalISel/frem.ll | 40 +- .../AMDGPU/GlobalISel/image_ls_mipmap_zero.a16.ll | 48 +- .../AMDGPU/GlobalISel/insertelement-stack-lower.ll | 17 +- .../CodeGen/AMDGPU/GlobalISel/insertelement.i16.ll | 142 +- .../AMDGPU/GlobalISel/insertelement.large.ll | 1 + .../inst-select-build-vector-trunc.v2s16.mir | 6 +- .../CodeGen/AMDGPU/GlobalISel/inst-select-copy.mir | 79 + .../AMDGPU/GlobalISel/inst-select-fptosi.mir | 128 + .../AMDGPU/GlobalISel/inst-select-fptoui.mir | 121 + .../AMDGPU/GlobalISel/inst-select-load-flat.mir | 24 +- .../AMDGPU/GlobalISel/inst-select-load-global.mir | 30 +- .../GlobalISel/inst-select-load-local-128.mir | 12 +- .../AMDGPU/GlobalISel/inst-select-load-private.mir | 8 +- .../AMDGPU/GlobalISel/inst-select-store-flat.mir | 24 +- .../AMDGPU/GlobalISel/inst-select-store-global.mir | 30 +- .../GlobalISel/inst-select-store-private.mir | 4 +- .../GlobalISel/irtranslator-call-return-values.ll | 222 +- .../CodeGen/AMDGPU/GlobalISel/irtranslator-call.ll | 200 +- .../GlobalISel/irtranslator-indirect-call.ll | 44 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fdiv.mir | 57 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fptosi.mir | 24 + .../CodeGen/AMDGPU/GlobalISel/legalize-fptoui.mir | 24 + .../legalize-llvm.amdgcn.image.atomic.dim.a16.ll | 96 +- .../legalize-llvm.amdgcn.image.dim.a16.ll | 168 +- .../legalize-llvm.amdgcn.image.load.2d.d16.ll | 96 +- .../legalize-llvm.amdgcn.image.load.2d.ll | 48 +- .../legalize-llvm.amdgcn.image.load.2darraymsaa.ll | 8 +- .../legalize-llvm.amdgcn.image.load.3d.ll | 8 +- .../legalize-llvm.amdgcn.image.sample.a16.ll | 188 +- .../legalize-llvm.amdgcn.image.sample.g16.ll | 38 +- .../legalize-llvm.amdgcn.image.store.2d.d16.ll | 131 +- .../CodeGen/AMDGPU/GlobalISel/legalize-sadde.mir | 17 +- .../CodeGen/AMDGPU/GlobalISel/legalize-saddo.mir | 128 +- .../CodeGen/AMDGPU/GlobalISel/legalize-ssube.mir | 17 +- .../CodeGen/AMDGPU/GlobalISel/legalize-ssubo.mir | 128 +- .../CodeGen/AMDGPU/GlobalISel/legalize-uadde.mir | 18 +- .../CodeGen/AMDGPU/GlobalISel/legalize-uaddo.mir | 14 +- .../CodeGen/AMDGPU/GlobalISel/legalize-usube.mir | 18 +- .../CodeGen/AMDGPU/GlobalISel/legalize-usubo.mir | 14 +- .../AMDGPU/GlobalISel/llvm.amdgcn.atomic.inc.ll | 4 +- .../AMDGPU/GlobalISel/llvm.amdgcn.div.fmas.ll | 264 +- .../AMDGPU/GlobalISel/llvm.amdgcn.div.scale.ll | 58 +- .../CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.fdot2.ll | 16 +- .../GlobalISel/llvm.amdgcn.image.load.1d.d16.ll | 102 +- .../AMDGPU/GlobalISel/llvm.amdgcn.image.load.1d.ll | 99 +- .../AMDGPU/GlobalISel/llvm.amdgcn.image.load.2d.ll | 52 +- .../llvm.amdgcn.image.load.2darraymsaa.a16.ll | 72 +- .../llvm.amdgcn.image.load.2darraymsaa.ll | 60 +- .../GlobalISel/llvm.amdgcn.image.load.3d.a16.ll | 68 +- .../AMDGPU/GlobalISel/llvm.amdgcn.image.load.3d.ll | 56 +- .../GlobalISel/llvm.amdgcn.image.store.2d.d16.ll | 36 + .../AMDGPU/GlobalISel/llvm.amdgcn.mov.dpp.ll | 8 +- .../llvm.amdgcn.raw.buffer.atomic.add.ll | 16 +- .../llvm.amdgcn.raw.buffer.atomic.cmpswap.ll | 10 +- .../llvm.amdgcn.raw.buffer.atomic.fadd.ll | 20 +- .../llvm.amdgcn.raw.buffer.load.format.f16.ll | 20 +- .../llvm.amdgcn.raw.buffer.load.format.ll | 12 +- .../GlobalISel/llvm.amdgcn.raw.buffer.load.ll | 66 +- .../llvm.amdgcn.raw.buffer.store.format.f16.ll | 44 +- .../llvm.amdgcn.raw.buffer.store.format.f32.ll | 24 +- .../GlobalISel/llvm.amdgcn.raw.buffer.store.ll | 66 +- .../GlobalISel/llvm.amdgcn.raw.tbuffer.load.f16.ll | 32 +- .../GlobalISel/llvm.amdgcn.raw.tbuffer.load.ll | 18 +- .../llvm.amdgcn.raw.tbuffer.store.f16.ll | 40 +- .../GlobalISel/llvm.amdgcn.raw.tbuffer.store.i8.ll | 16 +- .../GlobalISel/llvm.amdgcn.raw.tbuffer.store.ll | 50 +- .../AMDGPU/GlobalISel/llvm.amdgcn.set.inactive.ll | 104 +- .../llvm.amdgcn.struct.buffer.atomic.add.ll | 14 +- .../llvm.amdgcn.struct.buffer.atomic.cmpswap.ll | 10 +- .../llvm.amdgcn.struct.buffer.atomic.fadd.ll | 20 +- .../llvm.amdgcn.struct.buffer.load.format.f16.ll | 24 +- .../llvm.amdgcn.struct.buffer.load.format.ll | 14 +- .../GlobalISel/llvm.amdgcn.struct.buffer.load.ll | 32 +- .../llvm.amdgcn.struct.buffer.store.format.f16.ll | 20 +- .../llvm.amdgcn.struct.buffer.store.format.f32.ll | 12 +- .../GlobalISel/llvm.amdgcn.struct.buffer.store.ll | 20 +- .../llvm.amdgcn.struct.tbuffer.load.f16.ll | 244 +- .../GlobalISel/llvm.amdgcn.struct.tbuffer.load.ll | 14 +- .../AMDGPU/GlobalISel/llvm.amdgcn.update.dpp.ll | 10 +- .../CodeGen/AMDGPU/GlobalISel/load-constant.96.ll | 230 +- llvm/test/CodeGen/AMDGPU/GlobalISel/localizer.ll | 13 +- llvm/test/CodeGen/AMDGPU/GlobalISel/lshr.ll | 33 +- .../AMDGPU/GlobalISel/merge-buffer-stores.ll | 75 + .../CodeGen/AMDGPU/GlobalISel/non-entry-alloca.ll | 34 +- .../regbankselect-amdgcn.image.load.1d.ll | 16 +- .../regbankselect-amdgcn.image.sample.1d.ll | 20 +- .../regbankselect-amdgcn.raw.buffer.load.ll | 10 +- .../regbankselect-amdgcn.struct.buffer.load.ll | 10 +- .../regbankselect-amdgcn.struct.buffer.store.ll | 10 +- .../AMDGPU/GlobalISel/regbankselect-ashr.mir | 12 +- .../AMDGPU/GlobalISel/regbankselect-lshr.mir | 10 +- .../AMDGPU/GlobalISel/regbankselect-smax.mir | 26 +- .../AMDGPU/GlobalISel/regbankselect-smin.mir | 30 +- .../AMDGPU/GlobalISel/regbankselect-umax.mir | 28 +- .../AMDGPU/GlobalISel/regbankselect-umin.mir | 28 +- llvm/test/CodeGen/AMDGPU/GlobalISel/saddsat.ll | 1890 +- llvm/test/CodeGen/AMDGPU/GlobalISel/ssubsat.ll | 1748 +- .../CodeGen/AMDGPU/GlobalISel/store-local.128.ll | 130 +- .../CodeGen/AMDGPU/GlobalISel/store-local.96.ll | 110 +- llvm/test/CodeGen/AMDGPU/GlobalISel/uaddsat.ll | 257 +- llvm/test/CodeGen/AMDGPU/GlobalISel/usubsat.ll | 225 +- .../AMDGPU/adjust-writemask-invalid-copy.ll | 2 +- .../AMDGPU/alloc-all-regs-reserved-in-class.mir | 18 + .../amdgpu-codegenprepare-fold-binop-select.ll | 5 +- llvm/test/CodeGen/AMDGPU/amdgpu-inline.ll | 2 + llvm/test/CodeGen/AMDGPU/amdpal-callable.ll | 7 +- .../AMDGPU/atomic_optimizations_local_pointer.ll | 164 +- .../CodeGen/AMDGPU/break-vmem-soft-clauses.mir | 3 +- .../AMDGPU/buffer-intrinsics-mmo-offsets.ll | 200 +- llvm/test/CodeGen/AMDGPU/callee-frame-setup.ll | 52 +- .../CodeGen/AMDGPU/cgp-addressing-modes-gfx908.ll | 1 - llvm/test/CodeGen/AMDGPU/cluster_stores.ll | 4 +- .../coalesce-identity-copies-undef-subregs.mir | 165 +- .../CodeGen/AMDGPU/constant-address-space-32bit.ll | 84 +- llvm/test/CodeGen/AMDGPU/ctlz.ll | 68 +- llvm/test/CodeGen/AMDGPU/debug_frame.ll | 28 + .../test/CodeGen/AMDGPU/directive-amdgcn-target.ll | 29 +- llvm/test/CodeGen/AMDGPU/ds_read2.ll | 63 +- llvm/test/CodeGen/AMDGPU/ds_write2.ll | 40 +- llvm/test/CodeGen/AMDGPU/elf-header-flags-mach.ll | 7 +- .../CodeGen/AMDGPU/elf-header-flags-sram-ecc.ll | 23 +- .../CodeGen/AMDGPU/extract_subvector_vec4_vec3.ll | 4 +- .../AMDGPU/fast-unaligned-load-store.global.ll | 4 +- .../AMDGPU/fast-unaligned-load-store.private.ll | 8 +- llvm/test/CodeGen/AMDGPU/fdiv.f64.ll | 29 + .../AMDGPU/fix-frame-ptr-reg-copy-livein.ll | 2 +- llvm/test/CodeGen/AMDGPU/flat-scratch-reg.ll | 6 +- llvm/test/CodeGen/AMDGPU/flat-scratch.ll | 16 +- llvm/test/CodeGen/AMDGPU/fold-fi-mubuf.mir | 32 +- llvm/test/CodeGen/AMDGPU/fold-reload-into-exec.mir | 18 +- llvm/test/CodeGen/AMDGPU/fold-reload-into-m0.mir | 6 +- llvm/test/CodeGen/AMDGPU/fptosi.f16.ll | 13 + llvm/test/CodeGen/AMDGPU/fptoui.f16.ll | 13 + .../frame-setup-without-sgpr-to-vgpr-spills.ll | 31 + llvm/test/CodeGen/AMDGPU/frem.ll | 313 +- llvm/test/CodeGen/AMDGPU/fshl.ll | 90 +- llvm/test/CodeGen/AMDGPU/fshr.ll | 50 +- llvm/test/CodeGen/AMDGPU/function-returns.ll | 1 + .../CodeGen/AMDGPU/gfx-callable-argument-types.ll | 151 +- .../AMDGPU/gfx-callable-preserved-registers.ll | 34 + llvm/test/CodeGen/AMDGPU/global-atomics-fp.ll | 2 +- llvm/test/CodeGen/AMDGPU/hazard-hidden-bundle.mir | 6 +- llvm/test/CodeGen/AMDGPU/hazard-in-bundle.mir | 6 +- .../AMDGPU/hsa-metadata-kernel-code-props-v3.ll | 8 +- .../AMDGPU/hsa-metadata-kernel-code-props.ll | 4 +- llvm/test/CodeGen/AMDGPU/idiv-licm.ll | 6 +- llvm/test/CodeGen/AMDGPU/idot2.ll | 1394 +- llvm/test/CodeGen/AMDGPU/idot4s.ll | 434 +- llvm/test/CodeGen/AMDGPU/idot4u.ll | 1012 +- llvm/test/CodeGen/AMDGPU/idot8s.ll | 1475 +- llvm/test/CodeGen/AMDGPU/idot8u.ll | 1492 +- llvm/test/CodeGen/AMDGPU/immv216.ll | 8 +- llvm/test/CodeGen/AMDGPU/indirect-call.ll | 4 +- llvm/test/CodeGen/AMDGPU/inline-asm.i128.ll | 41 + llvm/test/CodeGen/AMDGPU/inline-attr.ll | 12 +- llvm/test/CodeGen/AMDGPU/inline-maxbb.ll | 6 +- .../test/CodeGen/AMDGPU/insert_vector_elt.v2i16.ll | 94 +- llvm/test/CodeGen/AMDGPU/invalid-alloca.ll | 5 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.cvt.pkrtz.ll | 156 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.fma.legacy.ll | 96 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.image.nsa.ll | 20 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.init.exec.ll | 111 + llvm/test/CodeGen/AMDGPU/llvm.amdgcn.ps.live.ll | 2 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.rcp.ll | 16 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.s.barrier.ll | 16 +- .../CodeGen/AMDGPU/llvm.amdgcn.set.inactive.ll | 92 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.ubfe.ll | 124 +- llvm/test/CodeGen/AMDGPU/llvm.maxnum.f16.ll | 22 +- llvm/test/CodeGen/AMDGPU/llvm.minnum.f16.ll | 22 +- llvm/test/CodeGen/AMDGPU/load-constant-i16.ll | 192 +- llvm/test/CodeGen/AMDGPU/load-global-i16.ll | 84 +- .../AMDGPU/local-stack-alloc-block-sp-reference.ll | 164 +- .../AMDGPU/loop-live-out-copy-undef-subrange.ll | 51 + llvm/test/CodeGen/AMDGPU/lshr.v2i16.ll | 12 +- llvm/test/CodeGen/AMDGPU/max.i16.ll | 37 +- .../AMDGPU/memory-legalizer-global-agent.ll | 784 +- .../AMDGPU/memory-legalizer-global-singlethread.ll | 784 +- .../AMDGPU/memory-legalizer-global-system.ll | 784 +- .../AMDGPU/memory-legalizer-global-wavefront.ll | 784 +- .../AMDGPU/memory-legalizer-global-workgroup.ll | 784 +- llvm/test/CodeGen/AMDGPU/min.ll | 4 +- .../CodeGen/AMDGPU/need-fp-from-csr-vgpr-spill.ll | 118 + llvm/test/CodeGen/AMDGPU/non-entry-alloca.ll | 8 +- llvm/test/CodeGen/AMDGPU/nsa-reassign.ll | 2 +- llvm/test/CodeGen/AMDGPU/nsa-reassign.mir | 72 + llvm/test/CodeGen/AMDGPU/nsa-vmem-hazard.mir | 2 +- llvm/test/CodeGen/AMDGPU/offset-split-flat.ll | 100 +- llvm/test/CodeGen/AMDGPU/offset-split-global.ll | 100 +- llvm/test/CodeGen/AMDGPU/opt-pipeline.ll | 11 +- .../CodeGen/AMDGPU/pei-scavenge-sgpr-carry-out.mir | 24 +- .../test/CodeGen/AMDGPU/pei-scavenge-sgpr-gfx9.mir | 12 +- llvm/test/CodeGen/AMDGPU/pei-scavenge-sgpr.mir | 6 +- .../CodeGen/AMDGPU/pei-scavenge-vgpr-spill.mir | 50 +- .../test/CodeGen/AMDGPU/print-mir-custom-pseudo.ll | 2 +- llvm/test/CodeGen/AMDGPU/r600-legalize-umax-bug.ll | 2 +- llvm/test/CodeGen/AMDGPU/reassoc-scalar.ll | 6 +- .../test/CodeGen/AMDGPU/regbank-reassign-split.mir | 38 + llvm/test/CodeGen/AMDGPU/rsq.ll | 28 +- llvm/test/CodeGen/AMDGPU/saddo.ll | 30 +- llvm/test/CodeGen/AMDGPU/scalar_to_vector.ll | 12 +- llvm/test/CodeGen/AMDGPU/select-constant-cttz.ll | 6 +- .../test/CodeGen/AMDGPU/setcc-limit-load-shrink.ll | 4 + llvm/test/CodeGen/AMDGPU/shl.v2i16.ll | 12 +- .../AMDGPU/shrink-instructions-illegal-fold.mir | 23 + llvm/test/CodeGen/AMDGPU/si-scheduler.ll | 2 +- llvm/test/CodeGen/AMDGPU/si-sgpr-spill.ll | 2 +- llvm/test/CodeGen/AMDGPU/skip-if-dead.ll | 1023 +- llvm/test/CodeGen/AMDGPU/smrd.ll | 16 +- llvm/test/CodeGen/AMDGPU/soft-clause-dbg-value.mir | 49 + llvm/test/CodeGen/AMDGPU/spill-scavenge-offset.ll | 2 +- llvm/test/CodeGen/AMDGPU/spill-vgpr-to-agpr.ll | 4 +- llvm/test/CodeGen/AMDGPU/splitkit-copy-bundle.mir | 4 +- .../CodeGen/AMDGPU/splitkit-getsubrangeformask.ll | 245 +- llvm/test/CodeGen/AMDGPU/sram-ecc-default.ll | 10 +- .../AMDGPU/sramecc-subtarget-feature-any.ll | 13 + .../AMDGPU/sramecc-subtarget-feature-disabled.ll | 14 + .../AMDGPU/sramecc-subtarget-feature-enabled.ll | 13 + .../stack-pointer-offset-relative-frameindex.ll | 14 +- llvm/test/CodeGen/AMDGPU/stack-realign.ll | 14 +- llvm/test/CodeGen/AMDGPU/store-local.128.ll | 114 +- llvm/test/CodeGen/AMDGPU/store-local.96.ll | 94 +- llvm/test/CodeGen/AMDGPU/sub.v2i16.ll | 34 +- .../AMDGPU/undef-subreg-use-after-coalesce.mir | 81 + llvm/test/CodeGen/AMDGPU/unsupported-image-a16.ll | 2 +- llvm/test/CodeGen/AMDGPU/unsupported-image-g16.ll | 2 +- llvm/test/CodeGen/AMDGPU/vector_shuffle.packed.ll | 248 +- .../vgpr-descriptor-waterfall-loop-idom-update.ll | 20 +- llvm/test/CodeGen/AMDGPU/widen-smrd-loads.ll | 4 +- llvm/test/CodeGen/AMDGPU/wqm.mir | 36 +- .../CodeGen/AMDGPU/xnack-subtarget-feature-any.ll | 16 + .../AMDGPU/xnack-subtarget-feature-disabled.ll | 17 + .../AMDGPU/xnack-subtarget-feature-enabled.ll | 16 + .../GlobalISel/irtranslator-varargs-lowering.ll | 21 + llvm/test/CodeGen/ARM/O3-pipeline.ll | 7 +- llvm/test/CodeGen/ARM/ParallelDSP/aliasing.ll | 2 +- .../CodeGen/ARM/ParallelDSP/multi-use-loads.ll | 14 +- llvm/test/CodeGen/ARM/ParallelDSP/smlad0.ll | 6 +- llvm/test/CodeGen/ARM/ParallelDSP/smlad1.ll | 2 +- llvm/test/CodeGen/ARM/ParallelDSP/smlad10.ll | 2 +- llvm/test/CodeGen/ARM/ParallelDSP/smlad11.ll | 2 +- llvm/test/CodeGen/ARM/ParallelDSP/smlad12.ll | 2 +- llvm/test/CodeGen/ARM/ParallelDSP/smlad2.ll | 2 +- llvm/test/CodeGen/ARM/ParallelDSP/smlad3.ll | 2 +- llvm/test/CodeGen/ARM/ParallelDSP/smlad4.ll | 2 +- llvm/test/CodeGen/ARM/ParallelDSP/smlad5.ll | 2 +- llvm/test/CodeGen/ARM/ParallelDSP/smlad8.ll | 2 +- llvm/test/CodeGen/ARM/ParallelDSP/smlad9.ll | 2 +- llvm/test/CodeGen/ARM/ParallelDSP/smladx-1.ll | 4 +- llvm/test/CodeGen/ARM/ParallelDSP/smlald0.ll | 8 +- llvm/test/CodeGen/ARM/ParallelDSP/smlald1.ll | 2 +- llvm/test/CodeGen/ARM/ParallelDSP/smlald2.ll | 6 +- llvm/test/CodeGen/ARM/ParallelDSP/smlaldx-1.ll | 4 +- llvm/test/CodeGen/ARM/ParallelDSP/smlaldx-2.ll | 4 +- llvm/test/CodeGen/ARM/atomic-64bit.ll | 35 +- .../test/CodeGen/ARM/dagcombine-anyexttozeroext.ll | 9 +- llvm/test/CodeGen/ARM/fast-isel-intrinsic.ll | 6 +- llvm/test/CodeGen/ARM/fp16-insert-extract.ll | 161 + llvm/test/CodeGen/ARM/func-argpassing-endian.ll | 36 +- llvm/test/CodeGen/ARM/lowerMUL-newload.ll | 49 +- llvm/test/CodeGen/ARM/machine-outliner-default.mir | 117 - .../CodeGen/ARM/machine-outliner-no-lr-save.mir | 56 - .../ARM/machine-outliner-stack-fixup-arm.mir | 186 + .../ARM/machine-outliner-stack-fixup-thumb.mir | 231 + llvm/test/CodeGen/ARM/ssat.ll | 514 +- llvm/test/CodeGen/ARM/static-addr-hoisting.ll | 26 +- llvm/test/CodeGen/ARM/usat.ll | 485 +- llvm/test/CodeGen/ARM/vcvt.ll | 66 +- llvm/test/CodeGen/AVR/cmp.ll | 56 + llvm/test/CodeGen/AVR/com.ll | 41 +- llvm/test/CodeGen/AVR/ctlz.ll | 14 +- llvm/test/CodeGen/AVR/ctpop.ll | 5 +- llvm/test/CodeGen/AVR/cttz.ll | 5 +- llvm/test/CodeGen/AVR/neg.ll | 16 +- llvm/test/CodeGen/AVR/rust-trait-object.ll | 112 + llvm/test/CodeGen/AVR/shift.ll | 218 + llvm/test/CodeGen/AVR/smul-with-overflow.ll | 9 +- llvm/test/CodeGen/Generic/2003-05-28-ManyArgs.ll | 2 + llvm/test/CodeGen/Generic/2007-02-25-invoke.ll | 2 +- .../Generic/2007-04-08-MultipleFrameIndices.ll | 1 - .../Generic/2007-04-30-LandingPadBranchFolding.ll | 4 +- llvm/test/CodeGen/Generic/2007-12-17-InvokeAsm.ll | 4 +- .../CodeGen/Generic/2007-12-31-UnusedSelector.ll | 2 +- llvm/test/CodeGen/Generic/2009-03-17-LSR-APInt.ll | 28 +- .../CodeGen/Generic/2009-11-16-BadKillsCrash.ll | 2 +- .../Generic/MIRDebugify/locations-and-values.mir | 6 +- llvm/test/CodeGen/Generic/MIRStripDebug/all.mir | 2 +- .../MIRStripDebug/dont-strip-real-debug-info.mir | 6 +- .../Generic/MIRStripDebug/multiple-moduleflags.mir | 2 +- .../CodeGen/Generic/dag-combine-ossfuzz-crash.ll | 1 + llvm/test/CodeGen/Generic/donothing.ll | 2 +- llvm/test/CodeGen/Generic/exception-handling.ll | 2 +- .../test/CodeGen/Generic/inline-asm-mem-clobber.ll | 3 - ...ltiple-return-values-cross-block-with-invoke.ll | 2 +- .../CodeGen/Generic/selection-dag-determinism.ll | 12 +- .../Hexagon/autohvx/vector-align-store-mask.ll | 36 + llvm/test/CodeGen/Hexagon/loop-idiom/pmpy-mod.ll | 2 +- .../MIR/AMDGPU/custom-pseudo-source-values.ll | 34 + .../MIR/AMDGPU/machine-function-info-no-ir.mir | 34 + .../CodeGen/MIR/AMDGPU/machine-function-info.ll | 4 + llvm/test/CodeGen/Mips/atomic.ll | 231 +- llvm/test/CodeGen/PowerPC/and-mask.ll | 1 + llvm/test/CodeGen/PowerPC/atomics-regression.ll | 440 +- llvm/test/CodeGen/PowerPC/bool-math.ll | 1 + llvm/test/CodeGen/PowerPC/botheightreduce.mir | 6 +- llvm/test/CodeGen/PowerPC/bswap64.ll | 4 + llvm/test/CodeGen/PowerPC/builtins-ppc-p9-darn.ll | 1 + llvm/test/CodeGen/PowerPC/cmpb-ppc32.ll | 5 +- llvm/test/CodeGen/PowerPC/cmpb.ll | 5 +- llvm/test/CodeGen/PowerPC/constant-combines.ll | 1 + llvm/test/CodeGen/PowerPC/constants-i64.ll | 5 +- llvm/test/CodeGen/PowerPC/crypto_bifs.ll | 16 +- llvm/test/CodeGen/PowerPC/fdiv.ll | 1 + llvm/test/CodeGen/PowerPC/fma-assoc.ll | 5 + llvm/test/CodeGen/PowerPC/fold_swtest_br.ll | 204 + llvm/test/CodeGen/PowerPC/ftrunc-vec.ll | 1 + .../CodeGen/PowerPC/handle-f16-storage-type.ll | 4 + llvm/test/CodeGen/PowerPC/hoist-logic.ll | 1 + llvm/test/CodeGen/PowerPC/inc-of-add.ll | 1 + llvm/test/CodeGen/PowerPC/legalize-invert-br_cc.ll | 33 + .../CodeGen/PowerPC/loop-instr-form-prepare.ll | 66 +- llvm/test/CodeGen/PowerPC/lsr-ctrloop.ll | 2 +- llvm/test/CodeGen/PowerPC/maddld.ll | 1 + llvm/test/CodeGen/PowerPC/mi-peephole-splat.ll | 4 + llvm/test/CodeGen/PowerPC/mma-intrinsics.ll | 11 +- llvm/test/CodeGen/PowerPC/mma-phi-accs.ll | 28 +- llvm/test/CodeGen/PowerPC/more-dq-form-prepare.ll | 523 +- llvm/test/CodeGen/PowerPC/mulli.ll | 1 + .../PowerPC/non-debug-mi-search-frspxsrsp.ll | 96 + llvm/test/CodeGen/PowerPC/ori_imm32.ll | 1 + llvm/test/CodeGen/PowerPC/ori_imm64.ll | 1 + llvm/test/CodeGen/PowerPC/p10-constants.ll | 290 + .../CodeGen/PowerPC/p10-splatImm-CPload-pcrel.ll | 250 +- llvm/test/CodeGen/PowerPC/p10-splatImm32.ll | 126 +- .../CodeGen/PowerPC/paired-vector-intrinsics.ll | 12 +- llvm/test/CodeGen/PowerPC/popcnt-zext.ll | 2 + .../PowerPC/ppcf128-constrained-fp-intrinsics.ll | 96 + llvm/test/CodeGen/PowerPC/pr33093.ll | 1 + llvm/test/CodeGen/PowerPC/pr39478.ll | 1 + llvm/test/CodeGen/PowerPC/pr48519.ll | 298 +- llvm/test/CodeGen/PowerPC/pr49092.ll | 39 + .../CodeGen/PowerPC/register-pressure-reduction.ll | 135 + .../rematerializable-instruction-machine-licm.ll | 2 +- llvm/test/CodeGen/PowerPC/rotl-2.ll | 1 + llvm/test/CodeGen/PowerPC/sched-addi.ll | 4 +- llvm/test/CodeGen/PowerPC/setcc-to-sub.ll | 2 + llvm/test/CodeGen/PowerPC/shift-cmp.ll | 5 +- llvm/test/CodeGen/PowerPC/sign-ext-atomics.ll | 105 + llvm/test/CodeGen/PowerPC/sms-cpy-1.ll | 14 +- llvm/test/CodeGen/PowerPC/sms-phi-1.ll | 6 +- llvm/test/CodeGen/PowerPC/sms-simple.ll | 12 +- .../CodeGen/PowerPC/stack-clash-dynamic-alloca.ll | 8 +- llvm/test/CodeGen/PowerPC/unal-vec-ldst.ll | 5 +- llvm/test/CodeGen/PowerPC/vec_clz.ll | 2 + llvm/test/CodeGen/PowerPC/vec_constants.ll | 1 + llvm/test/CodeGen/PowerPC/vec_revb.ll | 1 + llvm/test/CodeGen/PowerPC/vec_shuffle_p8vector.ll | 2 + llvm/test/CodeGen/PowerPC/vmladduhm.ll | 2 + llvm/test/CodeGen/PowerPC/xxpermdi_mnemonics.s | 53 + llvm/test/CodeGen/RISCV/alu16.ll | 12 +- llvm/test/CodeGen/RISCV/atomic-cmpxchg.ll | 40 - llvm/test/CodeGen/RISCV/atomic-rmw.ll | 940 +- llvm/test/CodeGen/RISCV/attributes.ll | 62 + llvm/test/CodeGen/RISCV/bare-select.ll | 31 - llvm/test/CodeGen/RISCV/bswap-ctlz-cttz-ctpop.ll | 639 +- llvm/test/CodeGen/RISCV/callee-saved-fpr32s.ll | 12 +- llvm/test/CodeGen/RISCV/callee-saved-fpr64s.ll | 8 +- llvm/test/CodeGen/RISCV/callee-saved-gprs.ll | 8 +- .../RISCV/calling-conv-ilp32-ilp32f-common.ll | 12 +- .../calling-conv-ilp32-ilp32f-ilp32d-common.ll | 44 +- llvm/test/CodeGen/RISCV/calling-conv-ilp32.ll | 12 +- llvm/test/CodeGen/RISCV/calling-conv-ilp32d.ll | 12 +- .../RISCV/calling-conv-ilp32f-ilp32d-common.ll | 10 +- .../RISCV/calling-conv-lp64-lp64f-common.ll | 4 +- .../RISCV/calling-conv-lp64-lp64f-lp64d-common.ll | 22 +- llvm/test/CodeGen/RISCV/calling-conv-lp64.ll | 12 +- .../test/CodeGen/RISCV/calling-conv-rv32f-ilp32.ll | 4 +- llvm/test/CodeGen/RISCV/copysign-casts.ll | 8 +- llvm/test/CodeGen/RISCV/div.ll | 560 + llvm/test/CodeGen/RISCV/double-br-fcmp.ll | 48 +- llvm/test/CodeGen/RISCV/double-convert.ll | 80 + llvm/test/CodeGen/RISCV/double-select-fcmp.ll | 43 +- .../CodeGen/RISCV/double-stack-spill-restore.ll | 7 +- llvm/test/CodeGen/RISCV/float-br-fcmp.ll | 48 +- llvm/test/CodeGen/RISCV/float-convert.ll | 64 + llvm/test/CodeGen/RISCV/float-select-fcmp.ll | 43 +- llvm/test/CodeGen/RISCV/frame-info.ll | 10 +- .../CodeGen/RISCV/half-bitmanip-dagcombines.ll | 5 +- llvm/test/CodeGen/RISCV/half-br-fcmp.ll | 48 +- llvm/test/CodeGen/RISCV/half-convert.ll | 48 + llvm/test/CodeGen/RISCV/half-select-fcmp.ll | 43 +- llvm/test/CodeGen/RISCV/neg-abs.ll | 186 +- .../CodeGen/RISCV/out-of-reach-emergency-slot.mir | 78 + llvm/test/CodeGen/RISCV/rem.ll | 256 + llvm/test/CodeGen/RISCV/rv32Zba.ll | 82 + llvm/test/CodeGen/RISCV/rv32Zbb.ll | 633 +- llvm/test/CodeGen/RISCV/rv32Zbbp.ll | 257 +- llvm/test/CodeGen/RISCV/rv32Zbp.ll | 710 + llvm/test/CodeGen/RISCV/rv32Zbs.ll | 118 +- llvm/test/CodeGen/RISCV/rv32Zbt.ll | 110 +- llvm/test/CodeGen/RISCV/rv64Zba.ll | 346 + llvm/test/CodeGen/RISCV/rv64Zbb.ll | 540 +- llvm/test/CodeGen/RISCV/rv64Zbbp.ll | 208 - llvm/test/CodeGen/RISCV/rv64Zbp.ll | 954 +- llvm/test/CodeGen/RISCV/rv64Zbs.ll | 247 +- llvm/test/CodeGen/RISCV/rv64Zbt.ll | 40 +- llvm/test/CodeGen/RISCV/rv64i-single-softfloat.ll | 10 +- .../test/CodeGen/RISCV/rv64m-exhaustive-w-insts.ll | 80 + llvm/test/CodeGen/RISCV/rvv/add-vsetvli-gpr.mir | 8 +- llvm/test/CodeGen/RISCV/rvv/add-vsetvli-vlmax.ll | 17 +- llvm/test/CodeGen/RISCV/rvv/cleanup-vsetivli.mir | 46 + llvm/test/CodeGen/RISCV/rvv/extractelt-fp-rv32.ll | 484 + llvm/test/CodeGen/RISCV/rvv/extractelt-fp-rv64.ll | 484 + llvm/test/CodeGen/RISCV/rvv/extractelt-int-rv32.ll | 744 + llvm/test/CodeGen/RISCV/rvv/extractelt-int-rv64.ll | 708 + .../CodeGen/RISCV/rvv/fixed-vectors-fp-splat.ll | 233 + llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fp.ll | 1103 + .../RISCV/rvv/fixed-vectors-int-splat-rv32.ll | 437 + .../RISCV/rvv/fixed-vectors-int-splat-rv64.ll | 459 + llvm/test/CodeGen/RISCV/rvv/fixed-vectors-int.ll | 3437 + llvm/test/CodeGen/RISCV/rvv/insertelt-fp-rv32.ll | 544 + llvm/test/CodeGen/RISCV/rvv/insertelt-fp-rv64.ll | 544 + llvm/test/CodeGen/RISCV/rvv/insertelt-int-rv32.ll | 952 + llvm/test/CodeGen/RISCV/rvv/insertelt-int-rv64.ll | 800 + llvm/test/CodeGen/RISCV/rvv/load-add-store-16.ll | 32 +- llvm/test/CodeGen/RISCV/rvv/load-add-store-32.ll | 32 +- llvm/test/CodeGen/RISCV/rvv/load-add-store-64.ll | 32 +- llvm/test/CodeGen/RISCV/rvv/load-add-store-8.ll | 32 +- llvm/test/CodeGen/RISCV/rvv/load-mask.ll | 89 + .../CodeGen/RISCV/rvv/mask-exts-truncs-rv32.ll | 729 + .../CodeGen/RISCV/rvv/mask-exts-truncs-rv64.ll | 729 + .../CodeGen/RISCV/rvv/rv32-vsetvli-intrinsics.ll | 3 +- .../CodeGen/RISCV/rvv/rv64-vsetvli-intrinsics.ll | 3 +- llvm/test/CodeGen/RISCV/rvv/rvv-vscale.i32.ll | 54 + llvm/test/CodeGen/RISCV/rvv/rvv-vscale.i64.ll | 54 + llvm/test/CodeGen/RISCV/rvv/saddo-sdnode.ll | 23 + llvm/test/CodeGen/RISCV/rvv/setcc-fp-rv32.ll | 622 +- llvm/test/CodeGen/RISCV/rvv/setcc-fp-rv64.ll | 622 +- llvm/test/CodeGen/RISCV/rvv/setcc-integer-rv32.ll | 640 +- llvm/test/CodeGen/RISCV/rvv/setcc-integer-rv64.ll | 544 +- llvm/test/CodeGen/RISCV/rvv/vaadd-rv32.ll | 580 +- llvm/test/CodeGen/RISCV/rvv/vaadd-rv64.ll | 709 +- llvm/test/CodeGen/RISCV/rvv/vaaddu-rv32.ll | 580 +- llvm/test/CodeGen/RISCV/rvv/vaaddu-rv64.ll | 709 +- llvm/test/CodeGen/RISCV/rvv/vadc-rv32.ll | 433 +- llvm/test/CodeGen/RISCV/rvv/vadc-rv64.ll | 529 +- llvm/test/CodeGen/RISCV/rvv/vadd-rv32.ll | 868 +- llvm/test/CodeGen/RISCV/rvv/vadd-rv64.ll | 1061 +- llvm/test/CodeGen/RISCV/rvv/vadd-sdnode-rv32.ll | 148 +- llvm/test/CodeGen/RISCV/rvv/vadd-sdnode-rv64.ll | 132 +- llvm/test/CodeGen/RISCV/rvv/vamoadd-rv32.ll | 722 + llvm/test/CodeGen/RISCV/rvv/vamoadd-rv64.ll | 1682 + llvm/test/CodeGen/RISCV/rvv/vamoand-rv32.ll | 722 + llvm/test/CodeGen/RISCV/rvv/vamoand-rv64.ll | 1682 + llvm/test/CodeGen/RISCV/rvv/vamomax-rv32.ll | 722 + llvm/test/CodeGen/RISCV/rvv/vamomax-rv64.ll | 1682 + llvm/test/CodeGen/RISCV/rvv/vamomaxu-rv32.ll | 722 + llvm/test/CodeGen/RISCV/rvv/vamomaxu-rv64.ll | 1682 + llvm/test/CodeGen/RISCV/rvv/vamomin-rv32.ll | 722 + llvm/test/CodeGen/RISCV/rvv/vamomin-rv64.ll | 1682 + llvm/test/CodeGen/RISCV/rvv/vamominu-rv32.ll | 722 + llvm/test/CodeGen/RISCV/rvv/vamominu-rv64.ll | 1682 + llvm/test/CodeGen/RISCV/rvv/vamoor-rv32.ll | 722 + llvm/test/CodeGen/RISCV/rvv/vamoor-rv64.ll | 1682 + llvm/test/CodeGen/RISCV/rvv/vamoswap-rv32.ll | 2018 + llvm/test/CodeGen/RISCV/rvv/vamoswap-rv64.ll | 3362 + llvm/test/CodeGen/RISCV/rvv/vamoxor-rv32.ll | 722 + llvm/test/CodeGen/RISCV/rvv/vamoxor-rv64.ll | 1682 + llvm/test/CodeGen/RISCV/rvv/vand-rv32.ll | 868 +- llvm/test/CodeGen/RISCV/rvv/vand-rv64.ll | 1061 +- llvm/test/CodeGen/RISCV/rvv/vand-sdnode-rv32.ll | 246 +- llvm/test/CodeGen/RISCV/rvv/vand-sdnode-rv64.ll | 232 +- llvm/test/CodeGen/RISCV/rvv/vasub-rv32.ll | 580 +- llvm/test/CodeGen/RISCV/rvv/vasub-rv64.ll | 709 +- llvm/test/CodeGen/RISCV/rvv/vasubu-rv32.ll | 580 +- llvm/test/CodeGen/RISCV/rvv/vasubu-rv64.ll | 709 +- llvm/test/CodeGen/RISCV/rvv/vcompress-rv32.ll | 186 +- llvm/test/CodeGen/RISCV/rvv/vcompress-rv64.ll | 119 +- llvm/test/CodeGen/RISCV/rvv/vdiv-rv32.ll | 580 +- llvm/test/CodeGen/RISCV/rvv/vdiv-rv64.ll | 709 +- llvm/test/CodeGen/RISCV/rvv/vdiv-sdnode-rv32.ll | 376 +- llvm/test/CodeGen/RISCV/rvv/vdiv-sdnode-rv64.ll | 353 +- llvm/test/CodeGen/RISCV/rvv/vdivu-rv32.ll | 580 +- llvm/test/CodeGen/RISCV/rvv/vdivu-rv64.ll | 709 +- llvm/test/CodeGen/RISCV/rvv/vdivu-sdnode-rv32.ll | 353 +- llvm/test/CodeGen/RISCV/rvv/vdivu-sdnode-rv64.ll | 307 +- llvm/test/CodeGen/RISCV/rvv/vexts-sdnode-rv32.ll | 619 + llvm/test/CodeGen/RISCV/rvv/vexts-sdnode-rv64.ll | 619 + llvm/test/CodeGen/RISCV/rvv/vfadd-rv32.ll | 773 +- llvm/test/CodeGen/RISCV/rvv/vfadd-rv64.ll | 514 +- llvm/test/CodeGen/RISCV/rvv/vfadd-sdnode-rv32.ll | 380 - llvm/test/CodeGen/RISCV/rvv/vfadd-sdnode-rv64.ll | 380 - llvm/test/CodeGen/RISCV/rvv/vfadd-sdnode.ll | 372 + llvm/test/CodeGen/RISCV/rvv/vfclass-rv32.ll | 52 +- llvm/test/CodeGen/RISCV/rvv/vfclass-rv64.ll | 72 +- llvm/test/CodeGen/RISCV/rvv/vfcvt-f-x-rv32.ll | 177 +- llvm/test/CodeGen/RISCV/rvv/vfcvt-f-x-rv64.ll | 241 +- llvm/test/CodeGen/RISCV/rvv/vfcvt-f-xu-rv32.ll | 177 +- llvm/test/CodeGen/RISCV/rvv/vfcvt-f-xu-rv64.ll | 241 +- llvm/test/CodeGen/RISCV/rvv/vfcvt-rtz-x-f-rv32.ll | 177 +- llvm/test/CodeGen/RISCV/rvv/vfcvt-rtz-x-f-rv64.ll | 241 +- llvm/test/CodeGen/RISCV/rvv/vfcvt-rtz-xu-f-rv32.ll | 177 +- llvm/test/CodeGen/RISCV/rvv/vfcvt-rtz-xu-f-rv64.ll | 241 +- llvm/test/CodeGen/RISCV/rvv/vfcvt-x-f-rv32.ll | 177 +- llvm/test/CodeGen/RISCV/rvv/vfcvt-x-f-rv64.ll | 241 +- llvm/test/CodeGen/RISCV/rvv/vfcvt-xu-f-rv32.ll | 177 +- llvm/test/CodeGen/RISCV/rvv/vfcvt-xu-f-rv64.ll | 241 +- llvm/test/CodeGen/RISCV/rvv/vfdiv-rv32.ll | 948 +- llvm/test/CodeGen/RISCV/rvv/vfdiv-rv64.ll | 514 +- llvm/test/CodeGen/RISCV/rvv/vfdiv-sdnode-rv32.ll | 380 - llvm/test/CodeGen/RISCV/rvv/vfdiv-sdnode-rv64.ll | 380 - llvm/test/CodeGen/RISCV/rvv/vfdiv-sdnode.ll | 372 + llvm/test/CodeGen/RISCV/rvv/vfirst-rv32.ll | 127 +- llvm/test/CodeGen/RISCV/rvv/vfirst-rv64.ll | 127 +- llvm/test/CodeGen/RISCV/rvv/vfmacc-rv32.ll | 396 +- llvm/test/CodeGen/RISCV/rvv/vfmacc-rv64.ll | 120 +- llvm/test/CodeGen/RISCV/rvv/vfmadd-rv32.ll | 396 +- llvm/test/CodeGen/RISCV/rvv/vfmadd-rv64.ll | 120 +- llvm/test/CodeGen/RISCV/rvv/vfmadd-sdnode.ll | 371 + llvm/test/CodeGen/RISCV/rvv/vfmax-rv32.ll | 772 +- llvm/test/CodeGen/RISCV/rvv/vfmax-rv64.ll | 514 +- llvm/test/CodeGen/RISCV/rvv/vfmerge-rv32.ll | 392 +- llvm/test/CodeGen/RISCV/rvv/vfmerge-rv64.ll | 376 +- llvm/test/CodeGen/RISCV/rvv/vfmin-rv32.ll | 772 +- llvm/test/CodeGen/RISCV/rvv/vfmin-rv64.ll | 514 +- llvm/test/CodeGen/RISCV/rvv/vfmsac-rv32.ll | 396 +- llvm/test/CodeGen/RISCV/rvv/vfmsac-rv64.ll | 120 +- llvm/test/CodeGen/RISCV/rvv/vfmsub-rv32.ll | 396 +- llvm/test/CodeGen/RISCV/rvv/vfmsub-rv64.ll | 120 +- llvm/test/CodeGen/RISCV/rvv/vfmsub-sdnode.ll | 401 + llvm/test/CodeGen/RISCV/rvv/vfmul-rv32.ll | 948 +- llvm/test/CodeGen/RISCV/rvv/vfmul-rv64.ll | 514 +- llvm/test/CodeGen/RISCV/rvv/vfmul-sdnode-rv32.ll | 380 - llvm/test/CodeGen/RISCV/rvv/vfmul-sdnode-rv64.ll | 380 - llvm/test/CodeGen/RISCV/rvv/vfmul-sdnode.ll | 372 + llvm/test/CodeGen/RISCV/rvv/vfmv.f.s.ll | 36 +- llvm/test/CodeGen/RISCV/rvv/vfmv.s.f-rv32.ll | 36 +- llvm/test/CodeGen/RISCV/rvv/vfmv.s.f-rv64.ll | 36 +- llvm/test/CodeGen/RISCV/rvv/vfmv.v.f-rv32.ll | 241 +- llvm/test/CodeGen/RISCV/rvv/vfmv.v.f-rv64.ll | 241 +- llvm/test/CodeGen/RISCV/rvv/vfncvt-f-f-rv32.ll | 154 +- llvm/test/CodeGen/RISCV/rvv/vfncvt-f-f-rv64.ll | 154 +- llvm/test/CodeGen/RISCV/rvv/vfncvt-f-x-rv32.ll | 86 +- llvm/test/CodeGen/RISCV/rvv/vfncvt-f-x-rv64.ll | 154 +- llvm/test/CodeGen/RISCV/rvv/vfncvt-f-xu-rv32.ll | 86 +- llvm/test/CodeGen/RISCV/rvv/vfncvt-f-xu-rv64.ll | 154 +- llvm/test/CodeGen/RISCV/rvv/vfncvt-rod-f-f-rv32.ll | 154 +- llvm/test/CodeGen/RISCV/rvv/vfncvt-rod-f-f-rv64.ll | 154 +- llvm/test/CodeGen/RISCV/rvv/vfncvt-rtz-x-f-rv32.ll | 256 +- llvm/test/CodeGen/RISCV/rvv/vfncvt-rtz-x-f-rv64.ll | 256 +- .../test/CodeGen/RISCV/rvv/vfncvt-rtz-xu-f-rv32.ll | 256 +- .../test/CodeGen/RISCV/rvv/vfncvt-rtz-xu-f-rv64.ll | 256 +- llvm/test/CodeGen/RISCV/rvv/vfncvt-x-f-rv32.ll | 256 +- llvm/test/CodeGen/RISCV/rvv/vfncvt-x-f-rv64.ll | 256 +- llvm/test/CodeGen/RISCV/rvv/vfncvt-xu-f-rv32.ll | 256 +- llvm/test/CodeGen/RISCV/rvv/vfncvt-xu-f-rv64.ll | 256 +- llvm/test/CodeGen/RISCV/rvv/vfneg-sdnode.ll | 155 + llvm/test/CodeGen/RISCV/rvv/vfnmacc-rv32.ll | 396 +- llvm/test/CodeGen/RISCV/rvv/vfnmacc-rv64.ll | 120 +- llvm/test/CodeGen/RISCV/rvv/vfnmadd-rv32.ll | 396 +- llvm/test/CodeGen/RISCV/rvv/vfnmadd-rv64.ll | 120 +- llvm/test/CodeGen/RISCV/rvv/vfnmadd-sdnode.ll | 431 + llvm/test/CodeGen/RISCV/rvv/vfnmsac-rv32.ll | 396 +- llvm/test/CodeGen/RISCV/rvv/vfnmsac-rv64.ll | 120 +- llvm/test/CodeGen/RISCV/rvv/vfnmsub-rv32.ll | 396 +- llvm/test/CodeGen/RISCV/rvv/vfnmsub-rv64.ll | 120 +- llvm/test/CodeGen/RISCV/rvv/vfnmsub-sdnode.ll | 401 + llvm/test/CodeGen/RISCV/rvv/vfpext-sdnode.ll | 261 + llvm/test/CodeGen/RISCV/rvv/vfptoi-sdnode.ll | 2062 + llvm/test/CodeGen/RISCV/rvv/vfptrunc-sdnode.ll | 261 + llvm/test/CodeGen/RISCV/rvv/vfrdiv-rv32.ll | 461 +- llvm/test/CodeGen/RISCV/rvv/vfrdiv-rv64.ll | 271 +- llvm/test/CodeGen/RISCV/rvv/vfrec7-rv32.ll | 602 + llvm/test/CodeGen/RISCV/rvv/vfrec7-rv64.ll | 602 + llvm/test/CodeGen/RISCV/rvv/vfredmax-rv32.ll | 407 +- llvm/test/CodeGen/RISCV/rvv/vfredmax-rv64.ll | 241 +- llvm/test/CodeGen/RISCV/rvv/vfredmin-rv32.ll | 407 +- llvm/test/CodeGen/RISCV/rvv/vfredmin-rv64.ll | 241 +- llvm/test/CodeGen/RISCV/rvv/vfredosum-rv32.ll | 407 +- llvm/test/CodeGen/RISCV/rvv/vfredosum-rv64.ll | 241 +- llvm/test/CodeGen/RISCV/rvv/vfredsum-rv32.ll | 407 +- llvm/test/CodeGen/RISCV/rvv/vfredsum-rv64.ll | 241 +- llvm/test/CodeGen/RISCV/rvv/vfrsqrt7-rv32.ll | 602 + llvm/test/CodeGen/RISCV/rvv/vfrsqrt7-rv64.ll | 602 + llvm/test/CodeGen/RISCV/rvv/vfrsub-rv32.ll | 418 +- llvm/test/CodeGen/RISCV/rvv/vfrsub-rv64.ll | 271 +- llvm/test/CodeGen/RISCV/rvv/vfsgnj-rv32.ll | 948 +- llvm/test/CodeGen/RISCV/rvv/vfsgnj-rv64.ll | 514 +- llvm/test/CodeGen/RISCV/rvv/vfsgnjn-rv32.ll | 948 +- llvm/test/CodeGen/RISCV/rvv/vfsgnjn-rv64.ll | 514 +- llvm/test/CodeGen/RISCV/rvv/vfsgnjx-rv32.ll | 948 +- llvm/test/CodeGen/RISCV/rvv/vfsgnjx-rv64.ll | 514 +- llvm/test/CodeGen/RISCV/rvv/vfslide1down-rv32.ll | 274 +- llvm/test/CodeGen/RISCV/rvv/vfslide1down-rv64.ll | 78 +- llvm/test/CodeGen/RISCV/rvv/vfslide1up-rv32.ll | 300 +- llvm/test/CodeGen/RISCV/rvv/vfslide1up-rv64.ll | 108 +- llvm/test/CodeGen/RISCV/rvv/vfsqrt-rv32.ll | 352 +- llvm/test/CodeGen/RISCV/rvv/vfsqrt-rv64.ll | 72 +- llvm/test/CodeGen/RISCV/rvv/vfsqrt-sdnode.ll | 185 + llvm/test/CodeGen/RISCV/rvv/vfsub-rv32.ll | 773 +- llvm/test/CodeGen/RISCV/rvv/vfsub-rv64.ll | 514 +- llvm/test/CodeGen/RISCV/rvv/vfsub-sdnode-rv32.ll | 380 - llvm/test/CodeGen/RISCV/rvv/vfsub-sdnode-rv64.ll | 380 - llvm/test/CodeGen/RISCV/rvv/vfsub-sdnode.ll | 372 + llvm/test/CodeGen/RISCV/rvv/vfwadd-rv32.ll | 325 +- llvm/test/CodeGen/RISCV/rvv/vfwadd-rv64.ll | 325 +- llvm/test/CodeGen/RISCV/rvv/vfwadd.w-rv32.ll | 327 +- llvm/test/CodeGen/RISCV/rvv/vfwadd.w-rv64.ll | 327 +- llvm/test/CodeGen/RISCV/rvv/vfwcvt-f-f-rv32.ll | 154 +- llvm/test/CodeGen/RISCV/rvv/vfwcvt-f-f-rv64.ll | 154 +- llvm/test/CodeGen/RISCV/rvv/vfwcvt-f-x-rv32.ll | 256 +- llvm/test/CodeGen/RISCV/rvv/vfwcvt-f-x-rv64.ll | 256 +- llvm/test/CodeGen/RISCV/rvv/vfwcvt-f-xu-rv32.ll | 256 +- llvm/test/CodeGen/RISCV/rvv/vfwcvt-f-xu-rv64.ll | 256 +- llvm/test/CodeGen/RISCV/rvv/vfwcvt-rtz-x-f-rv32.ll | 86 +- llvm/test/CodeGen/RISCV/rvv/vfwcvt-rtz-x-f-rv64.ll | 154 +- .../test/CodeGen/RISCV/rvv/vfwcvt-rtz-xu-f-rv32.ll | 86 +- .../test/CodeGen/RISCV/rvv/vfwcvt-rtz-xu-f-rv64.ll | 154 +- llvm/test/CodeGen/RISCV/rvv/vfwcvt-x-f-rv32.ll | 86 +- llvm/test/CodeGen/RISCV/rvv/vfwcvt-x-f-rv64.ll | 154 +- llvm/test/CodeGen/RISCV/rvv/vfwcvt-xu-f-rv32.ll | 86 +- llvm/test/CodeGen/RISCV/rvv/vfwcvt-xu-f-rv64.ll | 154 +- llvm/test/CodeGen/RISCV/rvv/vfwmacc-rv32.ll | 436 +- llvm/test/CodeGen/RISCV/rvv/vfwmacc-rv64.ll | 108 +- llvm/test/CodeGen/RISCV/rvv/vfwmsac-rv32.ll | 436 +- llvm/test/CodeGen/RISCV/rvv/vfwmsac-rv64.ll | 108 +- llvm/test/CodeGen/RISCV/rvv/vfwmul-rv32.ll | 325 +- llvm/test/CodeGen/RISCV/rvv/vfwmul-rv64.ll | 325 +- llvm/test/CodeGen/RISCV/rvv/vfwnmacc-rv32.ll | 436 +- llvm/test/CodeGen/RISCV/rvv/vfwnmacc-rv64.ll | 108 +- llvm/test/CodeGen/RISCV/rvv/vfwnmsac-rv32.ll | 436 +- llvm/test/CodeGen/RISCV/rvv/vfwnmsac-rv64.ll | 108 +- llvm/test/CodeGen/RISCV/rvv/vfwredosum-rv32.ll | 177 +- llvm/test/CodeGen/RISCV/rvv/vfwredosum-rv64.ll | 177 +- llvm/test/CodeGen/RISCV/rvv/vfwredsum-rv32.ll | 177 +- llvm/test/CodeGen/RISCV/rvv/vfwredsum-rv64.ll | 177 +- llvm/test/CodeGen/RISCV/rvv/vfwsub-rv32.ll | 325 +- llvm/test/CodeGen/RISCV/rvv/vfwsub-rv64.ll | 325 +- llvm/test/CodeGen/RISCV/rvv/vfwsub.w-rv32.ll | 327 +- llvm/test/CodeGen/RISCV/rvv/vfwsub.w-rv64.ll | 327 +- llvm/test/CodeGen/RISCV/rvv/vid-rv32.ll | 273 +- llvm/test/CodeGen/RISCV/rvv/vid-rv64.ll | 337 +- llvm/test/CodeGen/RISCV/rvv/viota-rv32.ll | 72 +- llvm/test/CodeGen/RISCV/rvv/viota-rv64.ll | 88 +- llvm/test/CodeGen/RISCV/rvv/vitofp-sdnode.ll | 1978 + llvm/test/CodeGen/RISCV/rvv/vle-rv32.ll | 465 +- llvm/test/CodeGen/RISCV/rvv/vle-rv64.ll | 593 +- llvm/test/CodeGen/RISCV/rvv/vle1-rv32.ll | 94 + llvm/test/CodeGen/RISCV/rvv/vle1-rv64.ll | 94 + llvm/test/CodeGen/RISCV/rvv/vleff-rv32.ll | 1546 +- llvm/test/CodeGen/RISCV/rvv/vleff-rv64.ll | 1694 +- llvm/test/CodeGen/RISCV/rvv/vloxei-rv32.ll | 4138 + llvm/test/CodeGen/RISCV/rvv/vloxei-rv64.ll | 5898 + llvm/test/CodeGen/RISCV/rvv/vloxseg-rv32.ll | 84946 +++ llvm/test/CodeGen/RISCV/rvv/vloxseg-rv64.ll | 112578 ++++ llvm/test/CodeGen/RISCV/rvv/vlse-rv32.ll | 465 +- llvm/test/CodeGen/RISCV/rvv/vlse-rv64.ll | 593 +- llvm/test/CodeGen/RISCV/rvv/vlseg-rv32.ll | 4722 + llvm/test/CodeGen/RISCV/rvv/vlseg-rv64.ll | 5120 + llvm/test/CodeGen/RISCV/rvv/vlsegff-rv32-dead.ll | 89 + llvm/test/CodeGen/RISCV/rvv/vlsegff-rv32.ll | 5239 + llvm/test/CodeGen/RISCV/rvv/vlsegff-rv64-dead.ll | 89 + llvm/test/CodeGen/RISCV/rvv/vlsegff-rv64.ll | 5681 + llvm/test/CodeGen/RISCV/rvv/vlsseg-rv32.ll | 4722 + llvm/test/CodeGen/RISCV/rvv/vlsseg-rv64.ll | 5120 + llvm/test/CodeGen/RISCV/rvv/vluxei-rv32.ll | 4138 + llvm/test/CodeGen/RISCV/rvv/vluxei-rv64.ll | 5898 + llvm/test/CodeGen/RISCV/rvv/vluxseg-rv32.ll | 84946 +++ llvm/test/CodeGen/RISCV/rvv/vluxseg-rv64.ll | 112578 ++++ llvm/test/CodeGen/RISCV/rvv/vlxe-rv32.ll | 3281 - llvm/test/CodeGen/RISCV/rvv/vlxe-rv64.ll | 5361 - llvm/test/CodeGen/RISCV/rvv/vmacc-rv32.ll | 481 +- llvm/test/CodeGen/RISCV/rvv/vmacc-rv64.ll | 577 +- llvm/test/CodeGen/RISCV/rvv/vmadc-rv32.ll | 433 +- llvm/test/CodeGen/RISCV/rvv/vmadc-rv64.ll | 529 +- llvm/test/CodeGen/RISCV/rvv/vmadc.carry.in-rv32.ll | 487 +- llvm/test/CodeGen/RISCV/rvv/vmadc.carry.in-rv64.ll | 595 +- llvm/test/CodeGen/RISCV/rvv/vmadd-rv32.ll | 481 +- llvm/test/CodeGen/RISCV/rvv/vmadd-rv64.ll | 577 +- llvm/test/CodeGen/RISCV/rvv/vmand-rv32.ll | 57 +- llvm/test/CodeGen/RISCV/rvv/vmand-rv64.ll | 57 +- llvm/test/CodeGen/RISCV/rvv/vmandnot-rv32.ll | 57 +- llvm/test/CodeGen/RISCV/rvv/vmandnot-rv64.ll | 57 +- llvm/test/CodeGen/RISCV/rvv/vmarith-sdnode.ll | 80 +- llvm/test/CodeGen/RISCV/rvv/vmax-rv32.ll | 580 +- llvm/test/CodeGen/RISCV/rvv/vmax-rv64.ll | 709 +- llvm/test/CodeGen/RISCV/rvv/vmax-sdnode-rv32.ll | 158 +- llvm/test/CodeGen/RISCV/rvv/vmax-sdnode-rv64.ll | 144 +- llvm/test/CodeGen/RISCV/rvv/vmaxu-rv32.ll | 580 +- llvm/test/CodeGen/RISCV/rvv/vmaxu-rv64.ll | 709 +- llvm/test/CodeGen/RISCV/rvv/vmaxu-sdnode-rv32.ll | 158 +- llvm/test/CodeGen/RISCV/rvv/vmaxu-sdnode-rv64.ll | 144 +- llvm/test/CodeGen/RISCV/rvv/vmclr-rv32.ll | 57 +- llvm/test/CodeGen/RISCV/rvv/vmclr-rv64.ll | 57 +- llvm/test/CodeGen/RISCV/rvv/vmerge-rv32.ll | 433 +- llvm/test/CodeGen/RISCV/rvv/vmerge-rv64.ll | 529 +- llvm/test/CodeGen/RISCV/rvv/vmfeq-rv32.ll | 370 +- llvm/test/CodeGen/RISCV/rvv/vmfeq-rv64.ll | 493 +- llvm/test/CodeGen/RISCV/rvv/vmfge-rv32.ll | 190 +- llvm/test/CodeGen/RISCV/rvv/vmfge-rv64.ll | 253 +- llvm/test/CodeGen/RISCV/rvv/vmfgt-rv32.ll | 190 +- llvm/test/CodeGen/RISCV/rvv/vmfgt-rv64.ll | 253 +- llvm/test/CodeGen/RISCV/rvv/vmfle-rv32.ll | 370 +- llvm/test/CodeGen/RISCV/rvv/vmfle-rv64.ll | 493 +- llvm/test/CodeGen/RISCV/rvv/vmflt-rv32.ll | 370 +- llvm/test/CodeGen/RISCV/rvv/vmflt-rv64.ll | 493 +- llvm/test/CodeGen/RISCV/rvv/vmfne-rv32.ll | 370 +- llvm/test/CodeGen/RISCV/rvv/vmfne-rv64.ll | 493 +- llvm/test/CodeGen/RISCV/rvv/vmin-rv32.ll | 580 +- llvm/test/CodeGen/RISCV/rvv/vmin-rv64.ll | 709 +- llvm/test/CodeGen/RISCV/rvv/vmin-sdnode-rv32.ll | 158 +- llvm/test/CodeGen/RISCV/rvv/vmin-sdnode-rv64.ll | 144 +- llvm/test/CodeGen/RISCV/rvv/vminu-rv32.ll | 580 +- llvm/test/CodeGen/RISCV/rvv/vminu-rv64.ll | 709 +- llvm/test/CodeGen/RISCV/rvv/vminu-sdnode-rv32.ll | 158 +- llvm/test/CodeGen/RISCV/rvv/vminu-sdnode-rv64.ll | 144 +- llvm/test/CodeGen/RISCV/rvv/vmnand-rv32.ll | 57 +- llvm/test/CodeGen/RISCV/rvv/vmnand-rv64.ll | 57 +- llvm/test/CodeGen/RISCV/rvv/vmnor-rv32.ll | 57 +- llvm/test/CodeGen/RISCV/rvv/vmnor-rv64.ll | 57 +- llvm/test/CodeGen/RISCV/rvv/vmor-rv32.ll | 57 +- llvm/test/CodeGen/RISCV/rvv/vmor-rv64.ll | 57 +- llvm/test/CodeGen/RISCV/rvv/vmornot-rv32.ll | 57 +- llvm/test/CodeGen/RISCV/rvv/vmornot-rv64.ll | 57 +- llvm/test/CodeGen/RISCV/rvv/vmsbc-rv32.ll | 289 +- llvm/test/CodeGen/RISCV/rvv/vmsbc-rv64.ll | 353 +- .../test/CodeGen/RISCV/rvv/vmsbc.borrow.in-rv32.ll | 325 +- .../test/CodeGen/RISCV/rvv/vmsbc.borrow.in-rv64.ll | 397 +- llvm/test/CodeGen/RISCV/rvv/vmsbf-rv32.ll | 28 +- llvm/test/CodeGen/RISCV/rvv/vmsbf-rv64.ll | 28 +- llvm/test/CodeGen/RISCV/rvv/vmseq-rv32.ll | 871 +- llvm/test/CodeGen/RISCV/rvv/vmseq-rv64.ll | 1045 +- llvm/test/CodeGen/RISCV/rvv/vmset-rv32.ll | 57 +- llvm/test/CodeGen/RISCV/rvv/vmset-rv64.ll | 57 +- llvm/test/CodeGen/RISCV/rvv/vmsgt-rv32.ll | 571 +- llvm/test/CodeGen/RISCV/rvv/vmsgt-rv64.ll | 685 +- llvm/test/CodeGen/RISCV/rvv/vmsgtu-rv32.ll | 571 +- llvm/test/CodeGen/RISCV/rvv/vmsgtu-rv64.ll | 685 +- llvm/test/CodeGen/RISCV/rvv/vmsif-rv32.ll | 28 +- llvm/test/CodeGen/RISCV/rvv/vmsif-rv64.ll | 28 +- llvm/test/CodeGen/RISCV/rvv/vmsle-rv32.ll | 871 +- llvm/test/CodeGen/RISCV/rvv/vmsle-rv64.ll | 1045 +- llvm/test/CodeGen/RISCV/rvv/vmsleu-rv32.ll | 871 +- llvm/test/CodeGen/RISCV/rvv/vmsleu-rv64.ll | 1045 +- llvm/test/CodeGen/RISCV/rvv/vmslt-rv32.ll | 841 +- llvm/test/CodeGen/RISCV/rvv/vmslt-rv64.ll | 1009 +- llvm/test/CodeGen/RISCV/rvv/vmsltu-rv32.ll | 841 +- llvm/test/CodeGen/RISCV/rvv/vmsltu-rv64.ll | 1009 +- llvm/test/CodeGen/RISCV/rvv/vmsne-rv32.ll | 871 +- llvm/test/CodeGen/RISCV/rvv/vmsne-rv64.ll | 1045 +- llvm/test/CodeGen/RISCV/rvv/vmsof-rv32.ll | 28 +- llvm/test/CodeGen/RISCV/rvv/vmsof-rv64.ll | 28 +- llvm/test/CodeGen/RISCV/rvv/vmul-rv32.ll | 580 +- llvm/test/CodeGen/RISCV/rvv/vmul-rv64.ll | 709 +- llvm/test/CodeGen/RISCV/rvv/vmul-sdnode-rv32.ll | 158 +- llvm/test/CodeGen/RISCV/rvv/vmul-sdnode-rv64.ll | 144 +- llvm/test/CodeGen/RISCV/rvv/vmulh-rv32.ll | 580 +- llvm/test/CodeGen/RISCV/rvv/vmulh-rv64.ll | 709 +- llvm/test/CodeGen/RISCV/rvv/vmulh-sdnode-rv32.ll | 28 + llvm/test/CodeGen/RISCV/rvv/vmulhsu-rv32.ll | 580 +- llvm/test/CodeGen/RISCV/rvv/vmulhsu-rv64.ll | 709 +- llvm/test/CodeGen/RISCV/rvv/vmulhu-rv32.ll | 580 +- llvm/test/CodeGen/RISCV/rvv/vmulhu-rv64.ll | 709 +- llvm/test/CodeGen/RISCV/rvv/vmv.s.x-rv32.ll | 36 +- llvm/test/CodeGen/RISCV/rvv/vmv.s.x-rv64.ll | 44 +- llvm/test/CodeGen/RISCV/rvv/vmv.v.v-rv32.ll | 297 +- llvm/test/CodeGen/RISCV/rvv/vmv.v.v-rv64.ll | 297 +- llvm/test/CodeGen/RISCV/rvv/vmv.v.x-rv32.ll | 289 +- llvm/test/CodeGen/RISCV/rvv/vmv.v.x-rv64.ll | 353 +- llvm/test/CodeGen/RISCV/rvv/vmv.x.s-rv32.ll | 36 +- llvm/test/CodeGen/RISCV/rvv/vmv.x.s-rv64.ll | 44 +- llvm/test/CodeGen/RISCV/rvv/vmxnor-rv32.ll | 57 +- llvm/test/CodeGen/RISCV/rvv/vmxnor-rv64.ll | 57 +- llvm/test/CodeGen/RISCV/rvv/vmxor-rv32.ll | 57 +- llvm/test/CodeGen/RISCV/rvv/vmxor-rv64.ll | 57 +- llvm/test/CodeGen/RISCV/rvv/vnclip-rv32.ll | 562 +- llvm/test/CodeGen/RISCV/rvv/vnclip-rv64.ll | 766 +- llvm/test/CodeGen/RISCV/rvv/vnclipu-rv32.ll | 562 +- llvm/test/CodeGen/RISCV/rvv/vnclipu-rv64.ll | 766 +- llvm/test/CodeGen/RISCV/rvv/vnmsac-rv32.ll | 481 +- llvm/test/CodeGen/RISCV/rvv/vnmsac-rv64.ll | 577 +- llvm/test/CodeGen/RISCV/rvv/vnmsub-rv32.ll | 481 +- llvm/test/CodeGen/RISCV/rvv/vnmsub-rv64.ll | 577 +- llvm/test/CodeGen/RISCV/rvv/vnsra-rv32.ll | 562 +- llvm/test/CodeGen/RISCV/rvv/vnsra-rv64.ll | 766 +- llvm/test/CodeGen/RISCV/rvv/vnsrl-rv32.ll | 562 +- llvm/test/CodeGen/RISCV/rvv/vnsrl-rv64.ll | 766 +- llvm/test/CodeGen/RISCV/rvv/vor-rv32.ll | 868 +- llvm/test/CodeGen/RISCV/rvv/vor-rv64.ll | 1061 +- llvm/test/CodeGen/RISCV/rvv/vor-sdnode-rv32.ll | 190 +- llvm/test/CodeGen/RISCV/rvv/vor-sdnode-rv64.ll | 176 +- llvm/test/CodeGen/RISCV/rvv/vpopc-rv32.ll | 127 +- llvm/test/CodeGen/RISCV/rvv/vpopc-rv64.ll | 127 +- llvm/test/CodeGen/RISCV/rvv/vredand-rv32.ll | 273 +- llvm/test/CodeGen/RISCV/rvv/vredand-rv64.ll | 337 +- llvm/test/CodeGen/RISCV/rvv/vredmax-rv32.ll | 273 +- llvm/test/CodeGen/RISCV/rvv/vredmax-rv64.ll | 337 +- llvm/test/CodeGen/RISCV/rvv/vredmaxu-rv32.ll | 273 +- llvm/test/CodeGen/RISCV/rvv/vredmaxu-rv64.ll | 337 +- llvm/test/CodeGen/RISCV/rvv/vredmin-rv32.ll | 273 +- llvm/test/CodeGen/RISCV/rvv/vredmin-rv64.ll | 337 +- llvm/test/CodeGen/RISCV/rvv/vredminu-rv32.ll | 273 +- llvm/test/CodeGen/RISCV/rvv/vredminu-rv64.ll | 337 +- llvm/test/CodeGen/RISCV/rvv/vredor-rv32.ll | 273 +- llvm/test/CodeGen/RISCV/rvv/vredor-rv64.ll | 337 +- llvm/test/CodeGen/RISCV/rvv/vredsum-rv32.ll | 273 +- llvm/test/CodeGen/RISCV/rvv/vredsum-rv64.ll | 337 +- .../CodeGen/RISCV/rvv/vreductions-fp-sdnode.ll | 449 + .../test/CodeGen/RISCV/rvv/vreductions-int-rv32.ll | 1641 + .../test/CodeGen/RISCV/rvv/vreductions-int-rv64.ll | 1529 + llvm/test/CodeGen/RISCV/rvv/vredxor-rv32.ll | 273 +- llvm/test/CodeGen/RISCV/rvv/vredxor-rv64.ll | 337 +- llvm/test/CodeGen/RISCV/rvv/vrem-rv32.ll | 580 +- llvm/test/CodeGen/RISCV/rvv/vrem-rv64.ll | 709 +- llvm/test/CodeGen/RISCV/rvv/vrem-sdnode-rv32.ll | 440 +- llvm/test/CodeGen/RISCV/rvv/vrem-sdnode-rv64.ll | 419 +- llvm/test/CodeGen/RISCV/rvv/vremu-rv32.ll | 580 +- llvm/test/CodeGen/RISCV/rvv/vremu-rv64.ll | 709 +- llvm/test/CodeGen/RISCV/rvv/vremu-sdnode-rv32.ll | 399 +- llvm/test/CodeGen/RISCV/rvv/vremu-sdnode-rv64.ll | 365 +- llvm/test/CodeGen/RISCV/rvv/vrgather-rv32.ll | 2239 +- llvm/test/CodeGen/RISCV/rvv/vrgather-rv64.ll | 2372 +- llvm/test/CodeGen/RISCV/rvv/vrgatherei16-rv32.ll | 1267 + llvm/test/CodeGen/RISCV/rvv/vrgatherei16-rv64.ll | 1358 + llvm/test/CodeGen/RISCV/rvv/vrsub-rv32.ll | 577 +- llvm/test/CodeGen/RISCV/rvv/vrsub-rv64.ll | 705 +- llvm/test/CodeGen/RISCV/rvv/vrsub-sdnode-rv32.ll | 102 +- llvm/test/CodeGen/RISCV/rvv/vrsub-sdnode-rv64.ll | 88 +- llvm/test/CodeGen/RISCV/rvv/vsadd-rv32.ll | 868 +- llvm/test/CodeGen/RISCV/rvv/vsadd-rv64.ll | 1061 +- llvm/test/CodeGen/RISCV/rvv/vsaddu-rv32.ll | 868 +- llvm/test/CodeGen/RISCV/rvv/vsaddu-rv64.ll | 1061 +- llvm/test/CodeGen/RISCV/rvv/vsbc-rv32.ll | 289 +- llvm/test/CodeGen/RISCV/rvv/vsbc-rv64.ll | 353 +- llvm/test/CodeGen/RISCV/rvv/vse-rv32.ll | 465 +- llvm/test/CodeGen/RISCV/rvv/vse-rv64.ll | 593 +- llvm/test/CodeGen/RISCV/rvv/vse1-rv32.ll | 94 + llvm/test/CodeGen/RISCV/rvv/vse1-rv64.ll | 94 + llvm/test/CodeGen/RISCV/rvv/vselect-fp-rv32.ll | 81 +- llvm/test/CodeGen/RISCV/rvv/vselect-fp-rv64.ll | 81 +- llvm/test/CodeGen/RISCV/rvv/vselect-int-rv32.ll | 158 +- llvm/test/CodeGen/RISCV/rvv/vselect-int-rv64.ll | 144 +- llvm/test/CodeGen/RISCV/rvv/vsext-rv32.ll | 108 +- llvm/test/CodeGen/RISCV/rvv/vsext-rv64.ll | 192 +- llvm/test/CodeGen/RISCV/rvv/vshl-sdnode-rv32.ll | 110 +- llvm/test/CodeGen/RISCV/rvv/vshl-sdnode-rv64.ll | 96 +- llvm/test/CodeGen/RISCV/rvv/vslide1down-rv32.ll | 84 +- llvm/test/CodeGen/RISCV/rvv/vslide1down-rv64.ll | 104 +- llvm/test/CodeGen/RISCV/rvv/vslide1up-rv32.ll | 4 +- llvm/test/CodeGen/RISCV/rvv/vslide1up-rv64.ll | 148 +- llvm/test/CodeGen/RISCV/rvv/vslidedown-rv32.ll | 1008 +- llvm/test/CodeGen/RISCV/rvv/vslidedown-rv64.ll | 961 +- llvm/test/CodeGen/RISCV/rvv/vslideup-rv32.ll | 1008 +- llvm/test/CodeGen/RISCV/rvv/vslideup-rv64.ll | 961 +- llvm/test/CodeGen/RISCV/rvv/vsll-rv32.ll | 868 +- llvm/test/CodeGen/RISCV/rvv/vsll-rv64.ll | 1061 +- llvm/test/CodeGen/RISCV/rvv/vsmul-rv32.ll | 580 +- llvm/test/CodeGen/RISCV/rvv/vsmul-rv64.ll | 709 +- llvm/test/CodeGen/RISCV/rvv/vsoxei-rv32.ll | 4326 + llvm/test/CodeGen/RISCV/rvv/vsoxei-rv64.ll | 6166 + llvm/test/CodeGen/RISCV/rvv/vsoxseg-rv32.ll | 79924 +++ llvm/test/CodeGen/RISCV/rvv/vsoxseg-rv64.ll | 105800 ++++ llvm/test/CodeGen/RISCV/rvv/vsplats-fp.ll | 26 +- llvm/test/CodeGen/RISCV/rvv/vsplats-i64.ll | 66 +- llvm/test/CodeGen/RISCV/rvv/vsra-rv32.ll | 868 +- llvm/test/CodeGen/RISCV/rvv/vsra-rv64.ll | 1061 +- llvm/test/CodeGen/RISCV/rvv/vsra-sdnode-rv32.ll | 166 +- llvm/test/CodeGen/RISCV/rvv/vsra-sdnode-rv64.ll | 152 +- llvm/test/CodeGen/RISCV/rvv/vsrl-rv32.ll | 868 +- llvm/test/CodeGen/RISCV/rvv/vsrl-rv64.ll | 1061 +- llvm/test/CodeGen/RISCV/rvv/vsrl-sdnode-rv32.ll | 110 +- llvm/test/CodeGen/RISCV/rvv/vsrl-sdnode-rv64.ll | 96 +- llvm/test/CodeGen/RISCV/rvv/vsse-rv32.ll | 465 +- llvm/test/CodeGen/RISCV/rvv/vsse-rv64.ll | 593 +- llvm/test/CodeGen/RISCV/rvv/vsseg-rv32.ll | 4410 + llvm/test/CodeGen/RISCV/rvv/vsseg-rv64.ll | 4777 + llvm/test/CodeGen/RISCV/rvv/vssra-rv32.ll | 868 +- llvm/test/CodeGen/RISCV/rvv/vssra-rv64.ll | 1061 +- llvm/test/CodeGen/RISCV/rvv/vssrl-rv32.ll | 868 +- llvm/test/CodeGen/RISCV/rvv/vssrl-rv64.ll | 1061 +- llvm/test/CodeGen/RISCV/rvv/vssseg-rv32.ll | 4410 + llvm/test/CodeGen/RISCV/rvv/vssseg-rv64.ll | 4777 + llvm/test/CodeGen/RISCV/rvv/vssub-rv32.ll | 580 +- llvm/test/CodeGen/RISCV/rvv/vssub-rv64.ll | 709 +- llvm/test/CodeGen/RISCV/rvv/vssubu-rv32.ll | 580 +- llvm/test/CodeGen/RISCV/rvv/vssubu-rv64.ll | 709 +- llvm/test/CodeGen/RISCV/rvv/vsub-rv32.ll | 580 +- llvm/test/CodeGen/RISCV/rvv/vsub-rv64.ll | 709 +- llvm/test/CodeGen/RISCV/rvv/vsub-sdnode-rv32.ll | 158 +- llvm/test/CodeGen/RISCV/rvv/vsub-sdnode-rv64.ll | 144 +- llvm/test/CodeGen/RISCV/rvv/vsuxe-rv32.ll | 3445 - llvm/test/CodeGen/RISCV/rvv/vsuxe-rv64.ll | 5629 - llvm/test/CodeGen/RISCV/rvv/vsuxei-rv32.ll | 4326 + llvm/test/CodeGen/RISCV/rvv/vsuxei-rv64.ll | 6166 + llvm/test/CodeGen/RISCV/rvv/vsuxseg-rv32.ll | 79924 +++ llvm/test/CodeGen/RISCV/rvv/vsuxseg-rv64.ll | 105800 ++++ llvm/test/CodeGen/RISCV/rvv/vsxe-rv32.ll | 3445 - llvm/test/CodeGen/RISCV/rvv/vsxe-rv64.ll | 5629 - llvm/test/CodeGen/RISCV/rvv/vtruncs-sdnode-rv32.ll | 321 + llvm/test/CodeGen/RISCV/rvv/vtruncs-sdnode-rv64.ll | 321 + llvm/test/CodeGen/RISCV/rvv/vwadd-rv32.ll | 375 +- llvm/test/CodeGen/RISCV/rvv/vwadd-rv64.ll | 511 +- llvm/test/CodeGen/RISCV/rvv/vwadd.w-rv32.ll | 377 +- llvm/test/CodeGen/RISCV/rvv/vwadd.w-rv64.ll | 514 +- llvm/test/CodeGen/RISCV/rvv/vwaddu-rv32.ll | 375 +- llvm/test/CodeGen/RISCV/rvv/vwaddu-rv64.ll | 511 +- llvm/test/CodeGen/RISCV/rvv/vwaddu.w-rv32.ll | 377 +- llvm/test/CodeGen/RISCV/rvv/vwaddu.w-rv64.ll | 514 +- llvm/test/CodeGen/RISCV/rvv/vwmacc-rv32.ll | 124 +- llvm/test/CodeGen/RISCV/rvv/vwmacc-rv64.ll | 174 +- llvm/test/CodeGen/RISCV/rvv/vwmaccsu-rv32.ll | 124 +- llvm/test/CodeGen/RISCV/rvv/vwmaccsu-rv64.ll | 174 +- llvm/test/CodeGen/RISCV/rvv/vwmaccu-rv32.ll | 124 +- llvm/test/CodeGen/RISCV/rvv/vwmaccu-rv64.ll | 174 +- llvm/test/CodeGen/RISCV/rvv/vwmaccus-rv32.ll | 60 +- llvm/test/CodeGen/RISCV/rvv/vwmaccus-rv64.ll | 84 +- llvm/test/CodeGen/RISCV/rvv/vwmul-rv32.ll | 375 +- llvm/test/CodeGen/RISCV/rvv/vwmul-rv64.ll | 511 +- llvm/test/CodeGen/RISCV/rvv/vwmulsu-rv32.ll | 375 +- llvm/test/CodeGen/RISCV/rvv/vwmulsu-rv64.ll | 511 +- llvm/test/CodeGen/RISCV/rvv/vwmulu-rv32.ll | 375 +- llvm/test/CodeGen/RISCV/rvv/vwmulu-rv64.ll | 511 +- llvm/test/CodeGen/RISCV/rvv/vwredsum-rv32.ll | 209 +- llvm/test/CodeGen/RISCV/rvv/vwredsum-rv64.ll | 289 +- llvm/test/CodeGen/RISCV/rvv/vwredsumu-rv32.ll | 209 +- llvm/test/CodeGen/RISCV/rvv/vwredsumu-rv64.ll | 289 +- llvm/test/CodeGen/RISCV/rvv/vwsub-rv32.ll | 375 +- llvm/test/CodeGen/RISCV/rvv/vwsub-rv64.ll | 511 +- llvm/test/CodeGen/RISCV/rvv/vwsub.w-rv32.ll | 377 +- llvm/test/CodeGen/RISCV/rvv/vwsub.w-rv64.ll | 514 +- llvm/test/CodeGen/RISCV/rvv/vwsubu-rv32.ll | 375 +- llvm/test/CodeGen/RISCV/rvv/vwsubu-rv64.ll | 511 +- llvm/test/CodeGen/RISCV/rvv/vwsubu.w-rv32.ll | 377 +- llvm/test/CodeGen/RISCV/rvv/vwsubu.w-rv64.ll | 514 +- llvm/test/CodeGen/RISCV/rvv/vxor-rv32.ll | 868 +- llvm/test/CodeGen/RISCV/rvv/vxor-rv64.ll | 1061 +- llvm/test/CodeGen/RISCV/rvv/vxor-sdnode-rv32.ll | 246 +- llvm/test/CodeGen/RISCV/rvv/vxor-sdnode-rv64.ll | 232 +- llvm/test/CodeGen/RISCV/rvv/vzext-rv32.ll | 108 +- llvm/test/CodeGen/RISCV/rvv/vzext-rv64.ll | 192 +- llvm/test/CodeGen/RISCV/scalable-vector-struct.ll | 24 + llvm/test/CodeGen/RISCV/select-and.ll | 54 +- llvm/test/CodeGen/RISCV/select-bare.ll | 45 + llvm/test/CodeGen/RISCV/select-cc.ll | 36 + llvm/test/CodeGen/RISCV/select-const.ll | 138 + .../test/CodeGen/RISCV/select-optimize-multiple.ll | 189 + .../CodeGen/RISCV/select-optimize-multiple.mir | 90 + llvm/test/CodeGen/RISCV/select-or.ll | 54 +- llvm/test/CodeGen/RISCV/setcc-logic.ll | 15 +- llvm/test/CodeGen/RISCV/sext-zext-trunc.ll | 6 +- llvm/test/CodeGen/RISCV/shift-masked-shamt.ll | 184 + llvm/test/CodeGen/RISCV/srem-lkk.ll | 22 +- llvm/test/CodeGen/RISCV/srem-vector-lkk.ll | 98 +- ...tack-realignment-with-variable-sized-objects.ll | 5 +- llvm/test/CodeGen/RISCV/stack-realignment.ll | 128 +- llvm/test/CodeGen/RISCV/vararg.ll | 40 +- llvm/test/CodeGen/RISCV/vec3-setcc-crash.ll | 92 + llvm/test/CodeGen/SPARC/fp128-split.ll | 55 + llvm/test/CodeGen/SystemZ/misched-cutoff.ll | 51 + llvm/test/CodeGen/Thumb/emergency-spill-slot.ll | 4 +- .../CodeGen/Thumb2/LowOverheadLoops/cond-mov.mir | 1 + .../cond-vector-reduce-mve-codegen.ll | 4 - .../CodeGen/Thumb2/LowOverheadLoops/constbound.ll | 209 + .../Thumb2/LowOverheadLoops/ctlz-non-zeros.mir | 3 - .../Thumb2/LowOverheadLoops/disjoint-vcmp.mir | 1 - .../LowOverheadLoops/dont-remove-loop-update.mir | 1 - .../LowOverheadLoops/end-positive-offset.mir | 3 +- .../Thumb2/LowOverheadLoops/fast-fp-loops.ll | 301 +- .../Thumb2/LowOverheadLoops/incorrect-sub-16.mir | 1 - .../Thumb2/LowOverheadLoops/incorrect-sub-32.mir | 1 - .../Thumb2/LowOverheadLoops/incorrect-sub-8.mir | 1 - .../Thumb2/LowOverheadLoops/inloop-vpnot-1.mir | 1 - .../Thumb2/LowOverheadLoops/inloop-vpnot-2.mir | 1 - .../Thumb2/LowOverheadLoops/inloop-vpnot-3.mir | 1 - .../LowOverheadLoops/it-block-chain-store.mir | 2 - .../LowOverheadLoops/loop-dec-copy-chain.mir | 3 +- .../loop-dec-copy-prev-iteration.mir | 1 + .../CodeGen/Thumb2/LowOverheadLoops/loop-guards.ll | 8 +- .../LowOverheadLoops/lstp-insertion-position.mir | 2 - .../CodeGen/Thumb2/LowOverheadLoops/massive.mir | 3 +- .../Thumb2/LowOverheadLoops/matrix-debug.mir | 1 + .../CodeGen/Thumb2/LowOverheadLoops/matrix.mir | 3 +- .../CodeGen/Thumb2/LowOverheadLoops/minloop.ll | 1 - .../LowOverheadLoops/move-def-before-start.mir | 1 - .../LowOverheadLoops/move-start-after-def.mir | 1 - .../multi-block-cond-iter-count.mir | 1 - .../Thumb2/LowOverheadLoops/multiblock-massive.mir | 3 +- .../Thumb2/LowOverheadLoops/mve-float-loops.ll | 167 +- .../Thumb2/LowOverheadLoops/mve-tail-data-types.ll | 297 +- .../Thumb2/LowOverheadLoops/non-masked-load.mir | 1 - .../Thumb2/LowOverheadLoops/non-masked-store.mir | 1 - .../Thumb2/LowOverheadLoops/out-of-range-cbz.mir | 20 +- .../CodeGen/Thumb2/LowOverheadLoops/reductions.ll | 9 - .../CodeGen/Thumb2/LowOverheadLoops/remat-vctp.ll | 1 - .../Thumb2/LowOverheadLoops/remove-elem-moves.mir | 4 +- .../Thumb2/LowOverheadLoops/revert-while.mir | 2 +- .../CodeGen/Thumb2/LowOverheadLoops/size-limit.mir | 1 + .../CodeGen/Thumb2/LowOverheadLoops/skip-debug.mir | 1 - .../Thumb2/LowOverheadLoops/tp-multiple-vpst.ll | 44 +- .../CodeGen/Thumb2/LowOverheadLoops/unpredload.ll | 1 - .../LowOverheadLoops/unrolled-and-vector.mir | 1 - .../LowOverheadLoops/unsafe-cpsr-loop-def.mir | 3 +- .../LowOverheadLoops/unsafe-cpsr-loop-use.mir | 3 +- .../test/CodeGen/Thumb2/LowOverheadLoops/vaddv.mir | 1 - .../Thumb2/LowOverheadLoops/vctp-in-vpt.mir | 3 - .../Thumb2/LowOverheadLoops/vctp16-reduce.mir | 1 - .../LowOverheadLoops/vector-arith-codegen.ll | 3 - .../CodeGen/Thumb2/LowOverheadLoops/vpt-blocks.mir | 4 - .../LowOverheadLoops/wrong-liveout-lsr-shift.mir | 1 - llvm/test/CodeGen/Thumb2/active_lane_mask.ll | 1 - llvm/test/CodeGen/Thumb2/aligned-nonfallthrough.ll | 90 + llvm/test/CodeGen/Thumb2/block-placement.mir | 443 + llvm/test/CodeGen/Thumb2/mve-blockplacement.ll | 713 + llvm/test/CodeGen/Thumb2/mve-div-expand.ll | 482 +- llvm/test/CodeGen/Thumb2/mve-extractstore.ll | 190 + llvm/test/CodeGen/Thumb2/mve-float16regloops.ll | 449 +- llvm/test/CodeGen/Thumb2/mve-float32regloops.ll | 267 +- llvm/test/CodeGen/Thumb2/mve-fmas.ll | 814 +- llvm/test/CodeGen/Thumb2/mve-fmath.ll | 136 +- llvm/test/CodeGen/Thumb2/mve-fp-negabs.ll | 84 +- llvm/test/CodeGen/Thumb2/mve-fp16convertloops.ll | 11 - llvm/test/CodeGen/Thumb2/mve-frint.ll | 252 +- .../test/CodeGen/Thumb2/mve-gather-ind16-scaled.ll | 40 +- llvm/test/CodeGen/Thumb2/mve-gather-ptrs.ll | 42 +- .../Thumb2/mve-gather-scatter-optimisation.ll | 1 - .../Thumb2/mve-gather-scatter-ptr-address.ll | 10 - .../CodeGen/Thumb2/mve-gather-scatter-tailpred.ll | 3 - llvm/test/CodeGen/Thumb2/mve-masked-ldst.ll | 264 +- llvm/test/CodeGen/Thumb2/mve-minmax.ll | 40 +- llvm/test/CodeGen/Thumb2/mve-multivec-spill.ll | 8 +- .../test/CodeGen/Thumb2/mve-nounrolledremainder.ll | 1 - llvm/test/CodeGen/Thumb2/mve-postinc-distribute.ll | 3 - llvm/test/CodeGen/Thumb2/mve-postinc-lsr.ll | 225 +- llvm/test/CodeGen/Thumb2/mve-pred-threshold.ll | 10 - llvm/test/CodeGen/Thumb2/mve-pred-vselect.ll | 497 + llvm/test/CodeGen/Thumb2/mve-satmul-loops.ll | 39 - llvm/test/CodeGen/Thumb2/mve-shifts-scalar.ll | 9 - llvm/test/CodeGen/Thumb2/mve-shuffle.ll | 1260 +- llvm/test/CodeGen/Thumb2/mve-shufflemov.ll | 56 +- llvm/test/CodeGen/Thumb2/mve-simple-arith.ll | 120 +- llvm/test/CodeGen/Thumb2/mve-soft-float-abi.ll | 477 +- llvm/test/CodeGen/Thumb2/mve-vabdus.ll | 6 - llvm/test/CodeGen/Thumb2/mve-vaddqr.ll | 20 +- llvm/test/CodeGen/Thumb2/mve-vcmpf.ll | 1164 +- llvm/test/CodeGen/Thumb2/mve-vcmpfr.ll | 4888 +- llvm/test/CodeGen/Thumb2/mve-vcmpfz.ll | 2226 +- llvm/test/CodeGen/Thumb2/mve-vcreate.ll | 124 +- llvm/test/CodeGen/Thumb2/mve-vcvt.ll | 124 +- llvm/test/CodeGen/Thumb2/mve-vdup.ll | 25 +- llvm/test/CodeGen/Thumb2/mve-vecreduce-add.ll | 180 +- llvm/test/CodeGen/Thumb2/mve-vecreduce-addpred.ll | 196 +- llvm/test/CodeGen/Thumb2/mve-vecreduce-fadd.ll | 168 +- llvm/test/CodeGen/Thumb2/mve-vecreduce-fminmax.ll | 552 +- llvm/test/CodeGen/Thumb2/mve-vecreduce-fmul.ll | 176 +- llvm/test/CodeGen/Thumb2/mve-vecreduce-loops.ll | 34 - llvm/test/CodeGen/Thumb2/mve-vecreduce-mla.ll | 244 +- llvm/test/CodeGen/Thumb2/mve-vecreduce-mlapred.ll | 462 +- llvm/test/CodeGen/Thumb2/mve-vld2.ll | 213 +- llvm/test/CodeGen/Thumb2/mve-vld3.ll | 1524 +- llvm/test/CodeGen/Thumb2/mve-vld4.ll | 377 +- llvm/test/CodeGen/Thumb2/mve-vldshuffle.ll | 2 - llvm/test/CodeGen/Thumb2/mve-vldst4.ll | 310 +- llvm/test/CodeGen/Thumb2/mve-vmovn.ll | 104 +- llvm/test/CodeGen/Thumb2/mve-vmovnstore.ll | 48 +- llvm/test/CodeGen/Thumb2/mve-vmulh.ll | 8 +- llvm/test/CodeGen/Thumb2/mve-vmull-loop.ll | 41 +- llvm/test/CodeGen/Thumb2/mve-vqdmulh.ll | 53 +- llvm/test/CodeGen/Thumb2/mve-vst2.ll | 270 +- llvm/test/CodeGen/Thumb2/mve-vst3.ll | 1549 +- llvm/test/CodeGen/Thumb2/mve-vst4.ll | 427 +- llvm/test/CodeGen/Thumb2/scavenge-lr.mir | 221 + llvm/test/CodeGen/WebAssembly/cfg-stackify-eh.ll | 391 +- llvm/test/CodeGen/WebAssembly/exception.ll | 4 + .../WebAssembly/fast-isel-call-indirect64.ll | 15 + llvm/test/CodeGen/WebAssembly/immediates.ll | 5 +- llvm/test/CodeGen/WebAssembly/simd-intrinsics.ll | 81 + llvm/test/CodeGen/WebAssembly/snan_literal.ll | 29 + .../CodeGen/X86/2020_12_02_decrementing_loop.ll | 90 +- llvm/test/CodeGen/X86/AMX/amx-across-func.ll | 227 +- llvm/test/CodeGen/X86/AMX/amx-bf16-intrinsics.ll | 1 + llvm/test/CodeGen/X86/AMX/amx-config.ll | 6 +- llvm/test/CodeGen/X86/AMX/amx-intrinsic-chain.ll | 2 +- llvm/test/CodeGen/X86/AMX/amx-ldtilecfg-insert.ll | 123 + llvm/test/CodeGen/X86/AMX/amx-sched.ll | 16 + llvm/test/CodeGen/X86/AMX/amx-spill-merge.ll | 115 +- llvm/test/CodeGen/X86/AMX/amx-spill.ll | 8 +- llvm/test/CodeGen/X86/AMX/amx-type.ll | 4 +- .../CodeGen/X86/GlobalISel/legalize-ptr-add.mir | 22 +- llvm/test/CodeGen/X86/anyregcc.ll | 32 +- llvm/test/CodeGen/X86/avg.ll | 217 +- llvm/test/CodeGen/X86/avx-intel-ocl.ll | 40 +- llvm/test/CodeGen/X86/avx-splat.ll | 2 +- llvm/test/CodeGen/X86/avx-vperm2x128.ll | 1 - llvm/test/CodeGen/X86/avx512-insert-extract.ll | 38 +- llvm/test/CodeGen/X86/avx512-intel-ocl.ll | 128 +- .../CodeGen/X86/avx512-shuffles/partial_permute.ll | 10 +- llvm/test/CodeGen/X86/avx512-trunc.ll | 20 +- .../X86/basic-block-sections-source-drift.ll | 19 + llvm/test/CodeGen/X86/buildvec-insertvec.ll | 8 +- llvm/test/CodeGen/X86/combine-sra.ll | 7 +- llvm/test/CodeGen/X86/combine-umin.ll | 31 +- llvm/test/CodeGen/X86/critical-anti-dep-breaker.ll | 37 +- .../test/CodeGen/X86/explicit-section-mergeable.ll | 14 +- llvm/test/CodeGen/X86/extract-concat.ll | 11 +- llvm/test/CodeGen/X86/gcc_except_table-multi.ll | 24 +- llvm/test/CodeGen/X86/haddsub-2.ll | 46 +- llvm/test/CodeGen/X86/haddsub-3.ll | 56 + llvm/test/CodeGen/X86/haddsub-4.ll | 62 +- llvm/test/CodeGen/X86/haddsub-shuf.ll | 92 +- llvm/test/CodeGen/X86/haddsub-undef.ll | 115 +- llvm/test/CodeGen/X86/horizontal-sum.ll | 506 +- llvm/test/CodeGen/X86/innermost-loop-alignment.ll | 59 + llvm/test/CodeGen/X86/insertelement-var-index.ll | 1009 +- llvm/test/CodeGen/X86/known-bits-vector.ll | 12 +- llvm/test/CodeGen/X86/known-signbits-vector.ll | 20 +- llvm/test/CodeGen/X86/masked_store_trunc.ll | 5 +- llvm/test/CodeGen/X86/memcpy-inline-fsrm.ll | 1 + llvm/test/CodeGen/X86/min-legal-vector-width.ll | 28 +- llvm/test/CodeGen/X86/opt-pipeline.ll | 4 - llvm/test/CodeGen/X86/pmul.ll | 3 +- llvm/test/CodeGen/X86/pr48458.ll | 4 +- llvm/test/CodeGen/X86/pr48888.ll | 36 + llvm/test/CodeGen/X86/pr49087.ll | 30 + llvm/test/CodeGen/X86/promote-vec3.ll | 20 +- llvm/test/CodeGen/X86/sdiv_fix_sat.ll | 514 +- llvm/test/CodeGen/X86/select-ext.ll | 116 + llvm/test/CodeGen/X86/shrink_vmul.ll | 280 +- llvm/test/CodeGen/X86/sink-cheap-instructions.ll | 62 - .../CodeGen/X86/statepoint-fixup-undef-def.mir | 150 + llvm/test/CodeGen/X86/statepoint-fixup-undef.mir | 234 + llvm/test/CodeGen/X86/udiv_fix.ll | 3 +- llvm/test/CodeGen/X86/udiv_fix_sat.ll | 201 +- llvm/test/CodeGen/X86/uint_to_fp-3.ll | 49 + llvm/test/CodeGen/X86/usub_inc_iv.ll | 96 + llvm/test/CodeGen/X86/var-permute-256.ll | 12 +- llvm/test/CodeGen/X86/vec-strict-inttofp-256.ll | 93 +- .../X86/vector-constrained-fp-intrinsics.ll | 46 +- llvm/test/CodeGen/X86/vector-fshl-128.ll | 974 +- llvm/test/CodeGen/X86/vector-fshl-256.ll | 697 +- llvm/test/CodeGen/X86/vector-fshl-512.ll | 434 +- llvm/test/CodeGen/X86/vector-fshr-128.ll | 866 +- llvm/test/CodeGen/X86/vector-fshr-256.ll | 693 +- llvm/test/CodeGen/X86/vector-fshr-512.ll | 436 +- llvm/test/CodeGen/X86/vector-fshr-rot-256.ll | 8 +- llvm/test/CodeGen/X86/vector-reduce-and-bool.ll | 5 +- llvm/test/CodeGen/X86/vector-reduce-fmax-nnan.ll | 341 +- llvm/test/CodeGen/X86/vector-reduce-fmax.ll | 12 +- llvm/test/CodeGen/X86/vector-reduce-fmin-nnan.ll | 332 +- llvm/test/CodeGen/X86/vector-reduce-fmin.ll | 21 +- llvm/test/CodeGen/X86/vector-reduce-or-bool.ll | 5 +- llvm/test/CodeGen/X86/vector-reduce-xor-bool.ll | 5 +- llvm/test/CodeGen/X86/vector-rotate-512.ll | 4 - llvm/test/CodeGen/X86/vector-shuffle-128-v16.ll | 54 + llvm/test/CodeGen/X86/vector-shuffle-256-v16.ll | 16 +- llvm/test/CodeGen/X86/vector-shuffle-256-v4.ll | 16 +- llvm/test/CodeGen/X86/vector-shuffle-256-v8.ll | 40 +- .../CodeGen/X86/vector-shuffle-combining-avx.ll | 151 + .../X86/vector-shuffle-combining-avx512bwvl.ll | 13 +- llvm/test/CodeGen/X86/vector-shuffle-combining.ll | 1 - llvm/test/CodeGen/X86/vector-trunc.ll | 210 +- llvm/test/CodeGen/X86/win64_regcall.ll | 12 + .../test/CodeGen/X86/x86-64-xmm-spill-unaligned.ll | 15 + .../CodeGen/X86/x86-no_callee_saved_registers.ll | 247 + .../X86/x86-no_caller_saved_registers-preserve.ll | 2 +- .../CodeGen/X86/x86-no_caller_saved_registers.ll | 9 + llvm/test/CodeGen/X86/xray-custom-log.ll | 80 +- llvm/test/CodeGen/X86/xray-typed-event-log.ll | 45 - llvm/test/CodeGen/lit.local.cfg | 7 - llvm/test/DebugInfo/COFF/cpp-mangling.ll | 31 + .../call-site-info-update-delay-slot-filler.mir | 83 + llvm/test/DebugInfo/MIR/X86/mlicm-sink.mir | 217 - llvm/test/DebugInfo/Symbolize/ELF/symtab-file.s | 28 + llvm/test/DebugInfo/Symbolize/ELF/symtab-ifunc.s | 29 + llvm/test/DebugInfo/Symbolize/ELF/symtab-ignored.s | 20 + llvm/test/DebugInfo/Symbolize/ELF/symtab-notype.s | 56 + llvm/test/DebugInfo/X86/LLVM_implicit_pointer.ll | 87 + .../DebugInfo/X86/debug-frame-cie-id-dwarf64.s | 4 +- .../DebugInfo/X86/debug_frame-invalid-cie-offset.s | 4 +- llvm/test/DebugInfo/X86/ranges_always.ll | 69 +- llvm/test/DebugInfo/symbolize-missing-file.test | 4 +- llvm/test/Demangle/ms-mangle.test | 3 + .../SimplifyCFG/tut-simplify-cfg-blockaddress.ll | 6 +- .../IRTransforms/SimplifyCFG/tut-simplify-cfg1.ll | 6 +- .../tut-simplify-cfg2-dead-block-order.ll | 6 +- .../SimplifyCFG/tut-simplify-cfg3-phis.ll | 6 +- ...simplify-cfg4-multiple-duplicate-cfg-updates.ll | 6 +- .../tut-simplify-cfg5-del-phis-for-dead-block.ll | 6 +- .../tut-simplify-cfg6-dead-self-loop.ll | 6 +- .../JITLink/X86/ELF_ehframe_basic.s | 119 + .../JITLink/X86/ELF_skip_debug_sections.s | 241 + .../JITLink/X86/ELF_weak_definitions.s | 52 + .../JITLink/X86/Inputs/ELF_weak_defs_extra.s | 24 + llvm/test/Feature/OperandBundles/early-cse.ll | 4 +- llvm/test/Feature/load_extension.ll | 4 +- llvm/test/FileCheck/allow-unused-prefixes.txt | 6 +- .../AddressSanitizer/global_metadata_array.ll | 12 +- .../Instrumentation/HWAddressSanitizer/basic.ll | 8 +- .../Instrumentation/HWAddressSanitizer/prologue.ll | 2 +- .../Instrumentation/MemorySanitizer/array_types.ll | 4 +- .../Instrumentation/MemorySanitizer/check-array.ll | 2 +- .../MemorySanitizer/check-struct.ll | 2 +- .../test/Instrumentation/MemorySanitizer/freeze.ll | 2 +- .../MemorySanitizer/msan_asm_conservative.ll | 4 +- .../Instrumentation/MemorySanitizer/msan_eager.ll | 2 +- .../MemorySanitizer/msan_x86_bts_asm.ll | 4 +- .../test/Instrumentation/MemorySanitizer/reduce.ll | 2 +- llvm/test/LTO/X86/tli-nobuiltin.ll | 56 + llvm/test/Linker/Inputs/appending-global.ll | 1 + llvm/test/Linker/appending-global-crash.ll | 10 + llvm/test/Linker/appending-global-err1.ll | 9 + llvm/test/Linker/appending-global-err2.ll | 9 + llvm/test/Linker/appending-global-err3.ll | 9 + llvm/test/Linker/appending-global-err4.ll | 9 + llvm/test/Linker/appending-global-err5.ll | 9 + llvm/test/Linker/appending-global-proto.ll | 11 + llvm/test/MC/AArch64/adrp-relocation.s | 2 +- llvm/test/MC/AArch64/arm32-elf-relocs.s | 7 +- llvm/test/MC/AArch64/arm64-elf-reloc-condbr.s | 3 +- llvm/test/MC/AArch64/arm64-elf-relocs.s | 12 +- llvm/test/MC/AArch64/arm64-ilp32.s | 8 +- llvm/test/MC/AArch64/armv8.3a-pauth.s | 6 + llvm/test/MC/AArch64/armv8.4a-flagm.s | 6 + llvm/test/MC/AArch64/armv8.7a-ls64.s | 4 +- llvm/test/MC/AArch64/armv8.7a-xs.s | 6 +- llvm/test/MC/AArch64/coff-gnu.s | 11 - llvm/test/MC/AArch64/coff-relocations.s | 110 +- llvm/test/MC/AArch64/coff-separator.s | 13 + .../MC/AArch64/directive-arch_extension-negative.s | 9 +- llvm/test/MC/AArch64/directive-arch_extension.s | 8 + llvm/test/MC/AArch64/elf-reloc-ldrlit.s | 3 +- llvm/test/MC/AArch64/elf-reloc-tstb.s | 3 +- llvm/test/MC/AArch64/elf-reloc-uncondbrimm.s | 3 +- llvm/test/MC/AArch64/ilp32-diagnostics.s | 2 +- llvm/test/MC/AArch64/mapping-across-sections.s | 4 +- llvm/test/MC/AMDGPU/exp-err.s | 3 + llvm/test/MC/AMDGPU/exp-gfx10.s | 6 +- llvm/test/MC/AMDGPU/flat-global.s | 28 +- llvm/test/MC/AMDGPU/flat-scratch-instructions.s | 28 +- llvm/test/MC/AMDGPU/gfx10_asm_mimg_err.s | 2 +- llvm/test/MC/AMDGPU/gfx10_err_pos.s | 182 +- llvm/test/MC/AMDGPU/gfx8_err_pos.s | 5 + llvm/test/MC/AMDGPU/gfx9_err_pos.s | 26 + llvm/test/MC/AMDGPU/hsa-gfx10-v3.s | 12 +- llvm/test/MC/AMDGPU/hsa-gfx10.s | 4 +- llvm/test/MC/AMDGPU/hsa-v3.s | 16 +- llvm/test/MC/AMDGPU/hsa.s | 4 +- llvm/test/MC/AMDGPU/lit.local.cfg | 8 - llvm/test/MC/AMDGPU/pal-registers.s | 620 + llvm/test/MC/AMDGPU/regression/bug28538.s | 4 +- llvm/test/MC/AMDGPU/vop3-modifiers-err.s | 3 + llvm/test/MC/AMDGPU/vop3-modifiers.s | 3 + llvm/test/MC/AMDGPU/xnack-mask.s | 6 +- llvm/test/MC/ARM/arm-elf-symver.s | 21 +- llvm/test/MC/ARM/data-in-code.ll | 12 +- llvm/test/MC/ARM/ldr-pseudo-cond-darwin.s | 4 +- llvm/test/MC/ARM/ldr-pseudo-cond.s | 4 +- llvm/test/MC/ARM/lsl-zero-errors.s | 6 +- llvm/test/MC/ARM/lsl-zero.s | 6 +- llvm/test/MC/ARM/mapping-within-section.s | 6 +- llvm/test/MC/ARM/mappingsymbols.s | 8 +- llvm/test/MC/ARM/multi-section-mapping.s | 10 +- llvm/test/MC/ARM/mve-fp-registers.s | 22 +- llvm/test/MC/ARM/relocated-mapping.s | 2 +- llvm/test/MC/ARM/thumb-types.s | 79 +- llvm/test/MC/ARM/thumb_set.s | 117 +- llvm/test/MC/ARM/thumbv8m.s | 12 +- llvm/test/MC/AVR/relocations.s | 7 +- llvm/test/MC/Disassembler/AMDGPU/gfx10_mimg.txt | 96 + llvm/test/MC/Disassembler/AMDGPU/gfx8_dasm_all.txt | 32 +- llvm/test/MC/Disassembler/AMDGPU/gfx9_dasm_all.txt | 22 +- llvm/test/MC/Disassembler/AMDGPU/mimg_vi.txt | 26 +- .../MC/Disassembler/PowerPC/ppc64-encoding-ext.txt | 11 +- llvm/test/MC/Disassembler/X86/x86-64-avx.txt | 37 + llvm/test/MC/Disassembler/X86/x86-64-avx2.txt | 13 + llvm/test/MC/Disassembler/X86/x86-64.txt | 10 +- llvm/test/MC/ELF/addrsig.s | 12 +- llvm/test/MC/ELF/alias.s | 38 +- llvm/test/MC/ELF/cgprofile.s | 10 +- llvm/test/MC/ELF/dwarf-file0.s | 42 +- llvm/test/MC/ELF/dwarf-loc0.s | 4 +- llvm/test/MC/ELF/file-double.s | 47 - llvm/test/MC/ELF/file.s | 59 +- llvm/test/MC/ELF/ifunc-alias.s | 14 +- llvm/test/MC/ELF/many-sections-2.s | 19 +- llvm/test/MC/ELF/reloc-same-name-section.s | 4 +- llvm/test/MC/ELF/section-gnu.s | 16 + llvm/test/MC/ELF/section-omitted-attributes.s | 6 + llvm/test/MC/ELF/section-sym.s | 14 +- llvm/test/MC/ELF/symver.s | 19 +- llvm/test/MC/ELF/type-propagate.s | 14 +- llvm/test/MC/ELF/weakref.s | 18 +- llvm/test/MC/Hexagon/lcomm.s | 19 +- llvm/test/MC/Hexagon/not_found.s | 4 +- llvm/test/MC/Mips/micromips-label-test.s | 32 +- llvm/test/MC/PowerPC/modern-aix-as.s | 25 + llvm/test/MC/RISCV/attribute-arch.s | 48 + llvm/test/MC/RISCV/compress-rv32i.s | 6 +- llvm/test/MC/RISCV/option-rvc.s | 4 +- llvm/test/MC/RISCV/rv32b-aliases-valid.s | 6 +- llvm/test/MC/RISCV/rv32c-only-valid.s | 10 +- llvm/test/MC/RISCV/rv32zba-invalid.s | 13 + llvm/test/MC/RISCV/rv32zba-valid.s | 33 + llvm/test/MC/RISCV/rv32zbb-invalid.s | 19 +- llvm/test/MC/RISCV/rv32zbb-valid.s | 38 +- llvm/test/MC/RISCV/rv32zbbp-invalid.s | 10 +- llvm/test/MC/RISCV/rv32zbbp-only-valid.s | 27 + llvm/test/MC/RISCV/rv32zbbp-valid.s | 27 +- llvm/test/MC/RISCV/rv32zbc-valid.s | 10 + llvm/test/MC/RISCV/rv32zbe-invalid.s | 6 +- llvm/test/MC/RISCV/rv32zbe-valid.s | 18 +- llvm/test/MC/RISCV/rv32zbf-invalid.s | 1 + llvm/test/MC/RISCV/rv32zbf-valid.s | 10 + llvm/test/MC/RISCV/rv32zbp-invalid.s | 39 + llvm/test/MC/RISCV/rv32zbp-only-valid.s | 22 + llvm/test/MC/RISCV/rv32zbp-valid.s | 48 +- llvm/test/MC/RISCV/rv32zbproposedc-invalid.s | 3 +- llvm/test/MC/RISCV/rv32zbproposedc-valid.s | 5 + llvm/test/MC/RISCV/rv32zbr-invalid.s | 2 + llvm/test/MC/RISCV/rv32zbs-invalid.s | 39 +- llvm/test/MC/RISCV/rv32zbs-valid.s | 42 +- llvm/test/MC/RISCV/rv32zbt-invalid.s | 3 + llvm/test/MC/RISCV/rv32zbt-valid.s | 10 + llvm/test/MC/RISCV/rv32zfh-valid.s | 4 +- llvm/test/MC/RISCV/rv64b-aliases-valid.s | 8 +- llvm/test/MC/RISCV/rv64zba-invalid.s | 15 + llvm/test/MC/RISCV/rv64zba-valid.s | 29 + llvm/test/MC/RISCV/rv64zbb-invalid.s | 34 +- llvm/test/MC/RISCV/rv64zbb-valid.s | 38 +- llvm/test/MC/RISCV/rv64zbbp-valid.s | 12 +- llvm/test/MC/RISCV/rv64zbc-invalid.s | 8 - llvm/test/MC/RISCV/rv64zbc-valid.s | 23 - llvm/test/MC/RISCV/rv64zbe-invalid.s | 4 +- llvm/test/MC/RISCV/rv64zbe-valid.s | 8 +- llvm/test/MC/RISCV/rv64zbp-invalid.s | 16 + llvm/test/MC/RISCV/rv64zbp-valid.s | 33 +- llvm/test/MC/RISCV/rv64zbr-valid.s | 18 + llvm/test/MC/RISCV/rv64zbs-invalid.s | 26 +- llvm/test/MC/RISCV/rv64zbs-valid.s | 28 +- llvm/test/MC/RISCV/rv64zfh-valid.s | 2 +- llvm/test/MC/RISCV/rvv/add.s | 24 + llvm/test/MC/RISCV/rvv/aliases.s | 77 + llvm/test/MC/RISCV/rvv/convert.s | 6 + llvm/test/MC/RISCV/rvv/fothers.s | 39 +- llvm/test/MC/RISCV/rvv/invalid.s | 164 +- llvm/test/MC/RISCV/rvv/load.s | 318 +- llvm/test/MC/RISCV/rvv/others.s | 22 +- llvm/test/MC/RISCV/rvv/shift.s | 6 + llvm/test/MC/RISCV/rvv/snippet.s | 4 +- llvm/test/MC/RISCV/rvv/store.s | 218 +- llvm/test/MC/RISCV/rvv/sub.s | 24 + llvm/test/MC/RISCV/rvv/vsetvl.s | 62 +- llvm/test/MC/RISCV/rvv/zvlsseg.s | 6880 +- llvm/test/MC/Sparc/sparc-relocations.s | 5 + llvm/test/MC/Sparc/sparc-v9-traps.s | 6 +- llvm/test/MC/WebAssembly/alias-offset.s | 4 +- llvm/test/MC/WebAssembly/annotations.s | 6 + llvm/test/MC/WebAssembly/basic-assembly-errors.s | 14 +- llvm/test/MC/WebAssembly/basic-assembly.s | 11 +- llvm/test/MC/WebAssembly/data-section.s | 12 +- llvm/test/MC/WebAssembly/debug-byval-struct.ll | 4 +- llvm/test/MC/WebAssembly/simd-encodings.s | 24 + llvm/test/MC/WebAssembly/wasm64.s | 2 +- llvm/test/MC/X86/addr16-32.s | 23 + llvm/test/MC/X86/align-via-padding-corner.s | 2 +- llvm/test/MC/X86/align-via-padding.s | 2 +- llvm/test/MC/X86/align-via-relaxation.s | 16 +- llvm/test/MC/X86/intel-syntax-x86-64-avx.s | 4 + llvm/test/MC/X86/intel-syntax-x86-64-avx512f_vl.s | 3 + llvm/test/MC/X86/prefix-padding-32.s | 2 +- llvm/test/MC/X86/prefix-padding-64.s | 2 +- llvm/test/MC/X86/segment-prefix.s | 20 + llvm/test/MachineVerifier/test_g_assert_zext.mir | 44 + .../test_g_assert_zext_register_bank_class.mir | 35 + llvm/test/Object/Inputs/WASM/bad-reloc-type.wasm | Bin 0 -> 70 bytes llvm/test/Object/Inputs/WASM/bad-symbol-type.wasm | Bin 0 -> 70 bytes llvm/test/Object/archive-extract-dir.test | 4 +- llvm/test/Object/archive-extract.test | 4 +- llvm/test/Object/directory.ll | 4 +- llvm/test/Object/invalid.test | 1 - llvm/test/Object/obj2yaml.test | 48 +- llvm/test/Object/wasm-bad-metadata-version.yaml | 2 +- llvm/test/Object/wasm-bad-reloc-type.test | 3 + llvm/test/Object/wasm-bad-symbol-type.test | 3 + llvm/test/Object/wasm-duplicate-name.test | 2 +- llvm/test/Object/wasm-invalid-file.yaml | 4 +- llvm/test/Object/wasm-invalid-section-order.test | 2 +- llvm/test/Object/wasm-invalid-start.test | 2 +- llvm/test/Object/wasm-missing-version.test | 2 +- llvm/test/ObjectYAML/wasm/event_section.yaml | 6 + .../ObjectYAML/wasm/header_invalid_version.yaml | 2 +- llvm/test/ObjectYAML/wasm/invalid_export.yaml | 2 +- .../ObjectYAML/wasm/producers_section_repeat.yaml | 2 +- llvm/test/Other/ChangePrinters/lit.local.cfg | 16 + .../Other/ChangePrinters/print-changed-diff.ll | 288 + llvm/test/Other/loop-pm-invalidation.ll | 6 +- llvm/test/Other/new-pass-manager.ll | 7 + llvm/test/Other/new-pm-defaults.ll | 19 +- llvm/test/Other/new-pm-lto-defaults.ll | 12 +- llvm/test/Other/new-pm-module-inliner-wrapper.ll | 7 - llvm/test/Other/new-pm-pgo-preinline.ll | 1 + llvm/test/Other/new-pm-pr42726-cgscc.ll | 2 +- llvm/test/Other/new-pm-thinlto-defaults.ll | 19 +- .../Other/new-pm-thinlto-postlink-pgo-defaults.ll | 17 +- .../new-pm-thinlto-postlink-samplepgo-defaults.ll | 15 +- .../Other/new-pm-thinlto-prelink-pgo-defaults.ll | 31 +- .../new-pm-thinlto-prelink-samplepgo-defaults.ll | 15 +- llvm/test/Other/opt-LTO-pipeline.ll | 2 +- llvm/test/Other/opt-O2-pipeline.ll | 1 - llvm/test/Other/opt-O3-pipeline-enable-matrix.ll | 1 - llvm/test/Other/opt-O3-pipeline.ll | 1 - llvm/test/Other/opt-Os-pipeline.ll | 1 - llvm/test/Other/opt-pipeline-vector-passes.ll | 26 +- llvm/test/Other/pass-pipeline-parsing.ll | 27 + llvm/test/Other/print-slotindexes.ll | 4 +- .../test/Other/scalable-vector-struct-intrinsic.ll | 18 + llvm/test/Other/scalable-vector-struct.ll | 8 - .../no-replace-intrinsic-callee-with-undef.ll | 6 +- llvm/test/Reduce/remove-function-attributes.ll | 4 +- .../remove-function-bodies-used-in-globals.ll | 4 +- ...ove-multiple-use-of-args-in-same-instruction.ll | 4 +- ...tiple-use-of-global-vars-in-same-instruction.ll | 4 +- llvm/test/Reduce/remove-unused-declarations.ll | 4 +- llvm/test/TableGen/AsmPredicateCombiningRISCV.td | 1 + .../TableGen/RegisterInfoEmitter-regcost-list.td | 34 + .../TableGen/RegisterInfoEmitter-regcost-tuple.td | 71 + llvm/test/TableGen/RegisterInfoEmitter-regcost.td | 36 + llvm/test/TableGen/cast-string.td | 59 + llvm/test/TableGen/detailed-records.td | 36 + llvm/test/TableGen/directive1.td | 8 +- llvm/test/TableGen/directive2.td | 4 +- llvm/test/TableGen/foreach-multiclass.td | 20 + llvm/test/TableGen/self-reference.td | 28 + llvm/test/ThinLTO/X86/funcimport_alwaysinline.ll | 2 +- llvm/test/ThinLTO/X86/load-store-caching.ll | 4 +- llvm/test/ThinLTO/X86/visibility-elf.ll | 8 +- llvm/test/ThinLTO/X86/visibility-macho.ll | 7 +- .../AtomicExpand/AMDGPU/expand-atomic-rmw-fadd.ll | 2 +- .../Attributor/ArgumentPromotion/fp80.ll | 57 +- llvm/test/Transforms/Attributor/align.ll | 57 +- llvm/test/Transforms/Attributor/lit.local.cfg | 8 +- llvm/test/Transforms/Attributor/nocapture-1.ll | 38 +- llvm/test/Transforms/Attributor/nocapture-2.ll | 2 +- llvm/test/Transforms/Attributor/nonnull.ll | 49 +- llvm/test/Transforms/Attributor/norecurse.ll | 138 +- llvm/test/Transforms/Attributor/range.ll | 32 +- .../read_write_returned_arguments_scc.ll | 12 +- llvm/test/Transforms/Attributor/readattrs.ll | 8 +- llvm/test/Transforms/BDCE/basic.ll | 2 +- .../Transforms/CodeGenPrepare/ARM/tailcall-dup.ll | 7 + .../CodeGenPrepare/X86/delete-assume-dead-code.ll | 4 +- .../CodeGenPrepare/X86/tailcall-assume-xbb.ll | 5 + llvm/test/Transforms/ConstantHoisting/X86/ehphi.ll | 58 + .../Transforms/ConstraintElimination/add-nuw.ll | 119 +- llvm/test/Transforms/ConstraintElimination/add.ll | 1 - llvm/test/Transforms/ConstraintElimination/and.ll | 27 + .../decompose-with-temporary-indices.ll | 73 + llvm/test/Transforms/ConstraintElimination/dom.ll | 431 + llvm/test/Transforms/ConstraintElimination/eq.ll | 378 + .../ConstraintElimination/gep-arithmetic.ll | 897 + llvm/test/Transforms/ConstraintElimination/geps.ll | 145 +- .../loops-bottom-tested-base.ll | 98 + .../loops-bottom-tested-pointer-cmps.ll | 223 + .../loops-header-tested-base.ll | 437 + .../loops-header-tested-pointer-cmps.ll | 764 + .../loops-header-tested-pointer-iv.ll | 128 + .../test/Transforms/ConstraintElimination/loops.ll | 424 + .../mixed-signed-unsigned-predicates.ll | 221 + .../ConstraintElimination/pointercast.ll | 81 + llvm/test/Transforms/ConstraintElimination/sge.ll | 252 + .../Transforms/ConstraintElimination/sub-nuw.ll | 2 - llvm/test/Transforms/ConstraintElimination/sub.ll | 1 - .../ConstraintElimination/vector-compares.ll | 70 + .../ConstraintElimination/wrapping-math.ll | 73 + llvm/test/Transforms/ConstraintElimination/zext.ll | 289 + llvm/test/Transforms/Coroutines/ArgAddr.ll | 2 + .../Coroutines/coro-async-unreachable.ll | 105 + .../Coroutines/coro-debug-frame-variable.ll | 22 +- llvm/test/Transforms/Coroutines/coro-debug.ll | 19 +- .../Transforms/Coroutines/coro-elide-musttail.ll | 112 + .../Coroutines/coro-frame-reuse-alloca-04.ll | 80 + .../Coroutines/coro-frame-reuse-alloca-05.ll | 80 + .../Transforms/Coroutines/coro-retcon-alloca.ll | 34 + .../Coroutines/coro-retcon-resume-values.ll | 2 +- llvm/test/Transforms/Coroutines/coro-retcon.ll | 4 +- llvm/test/Transforms/Coroutines/coro-split-00.ll | 2 +- .../Transforms/Coroutines/coro-split-hidden.ll | 2 +- llvm/test/Transforms/Coroutines/no-suspend.ll | 2 +- llvm/test/Transforms/DCE/calls-errno.ll | 113 +- llvm/test/Transforms/DeadArgElim/deadretval.ll | 25 +- .../DeadStoreElimination/MSSA/multiblock-loops.ll | 4 +- .../MSSA/multiblock-memoryphis.ll | 4 +- .../DeadStoreElimination/MSSA/multiblock-simple.ll | 12 +- .../Transforms/DeadStoreElimination/MSSA/simple.ll | 4 +- .../MSSA/stores-of-existing-values.ll | 284 + .../MemDepAnalysis/DeleteThrowableInst.ll | 4 +- .../DeadStoreElimination/MemDepAnalysis/simple.ll | 4 +- .../test/Transforms/EarlyCSE/noalias-scope-decl.ll | 38 + llvm/test/Transforms/FunctionAttrs/atomic.ll | 4 +- .../FunctionAttrs/incompatible_fn_attrs.ll | 2 +- llvm/test/Transforms/FunctionAttrs/nofree.ll | 2 +- llvm/test/Transforms/FunctionAttrs/nonnull.ll | 17 +- llvm/test/Transforms/FunctionAttrs/optnone.ll | 2 +- llvm/test/Transforms/FunctionAttrs/willreturn.ll | 93 +- llvm/test/Transforms/FunctionAttrs/writeonly.ll | 4 +- .../Transforms/GVN/critical-edge-split-failure.ll | 49 + llvm/test/Transforms/GVNHoist/hoist-convergent.ll | 4 +- llvm/test/Transforms/GVNHoist/hoist-pr31891.ll | 2 +- llvm/test/Transforms/GVNSink/assumption.ll | 32 + .../Transforms/HardwareLoops/ARM/calls-codegen.ll | 4 +- .../test/Transforms/HardwareLoops/ARM/simple-do.ll | 6 +- .../test/Transforms/HardwareLoops/ARM/structure.ll | 26 - .../Transforms/IROutliner/outlining-bitcasts.ll | 105 + llvm/test/Transforms/IndVarSimplify/X86/pr45360.ll | 6 +- .../test/Transforms/InferFunctionAttrs/annotate.ll | 568 +- .../InferFunctionAttrs/norecurse_debug.ll | 2 +- .../Inline/AMDGPU/amdgpu-inline-alloca-argument.ll | 3 +- .../Inline/AMDGPU/inline-amdgpu-vecbonus.ll | 3 +- llvm/test/Transforms/Inline/AMDGPU/inline-hint.ll | 3 +- .../Inline/Inputs/cgscc-inline-replay.txt | 2 + .../Inline/cgscc-incremental-invalidate.ll | 2 +- llvm/test/Transforms/Inline/cgscc-inline-replay.ll | 119 + .../Transforms/Inline/dead-calls-willreturn.ll | 57 + .../test/Transforms/Inline/inline-retainRV-call.ll | 175 + llvm/test/Transforms/Inline/inline_stats.ll | 18 +- .../Transforms/Inline/launder.invariant.group.ll | 2 +- .../test/Transforms/Inline/noalias-calls-always.ll | 82 +- llvm/test/Transforms/Inline/noalias-calls.ll | 84 +- llvm/test/Transforms/Inline/noalias-calls2.ll | 166 + llvm/test/Transforms/Inline/noalias-cs.ll | 76 +- llvm/test/Transforms/Inline/noalias.ll | 34 +- llvm/test/Transforms/Inline/noalias2.ll | 97 +- llvm/test/Transforms/Inline/noalias3.ll | 35 + .../Inline/optimization-remarks-with-hotness.ll | 2 +- .../test/Transforms/Inline/optimization-remarks.ll | 4 +- llvm/test/Transforms/Inline/pr46945.ll | 8 +- llvm/test/Transforms/Inline/ret_attr_update.ll | 4 +- llvm/test/Transforms/InstCombine/abs-1.ll | 12 +- llvm/test/Transforms/InstCombine/abs-intrinsic.ll | 71 +- llvm/test/Transforms/InstCombine/apint-shift.ll | 2 +- .../test/Transforms/InstCombine/ashr-or-mul-abs.ll | 115 + .../Transforms/InstCombine/call_nonnull_arg.ll | 33 +- .../canonicalize-ashr-shl-to-masking.ll | 2 +- .../canonicalize-lshr-shl-to-masking.ll | 2 +- .../canonicalize-shl-lshr-to-masking.ll | 2 +- .../InstCombine/constant-fold-libfunc.ll | 2 +- .../InstCombine/hoist-not-from-ashr-operand.ll | 68 + llvm/test/Transforms/InstCombine/icmp.ll | 4 +- llvm/test/Transforms/InstCombine/intrinsics.ll | 18 +- llvm/test/Transforms/InstCombine/memcpy-1.ll | 9 + llvm/test/Transforms/InstCombine/memcpy_chk-1.ll | 11 + llvm/test/Transforms/InstCombine/memmove-1.ll | 8 + llvm/test/Transforms/InstCombine/memmove_chk-1.ll | 12 + llvm/test/Transforms/InstCombine/mempcpy.ll | 11 + llvm/test/Transforms/InstCombine/memset-1.ll | 9 + llvm/test/Transforms/InstCombine/memset_chk-1.ll | 11 + .../Transforms/InstCombine/minmax-intrinsics.ll | 332 + .../Transforms/InstCombine/noalias-scope-decl.ll | 170 + llvm/test/Transforms/InstCombine/nothrow.ll | 2 +- llvm/test/Transforms/InstCombine/or.ll | 1 - ...ift-input-masking-after-truncation-variant-a.ll | 4 +- ...ift-input-masking-after-truncation-variant-b.ll | 4 +- ...ift-input-masking-after-truncation-variant-c.ll | 4 +- ...ift-input-masking-after-truncation-variant-d.ll | 4 +- ...ift-input-masking-after-truncation-variant-e.ll | 4 +- ...redundant-left-shift-input-masking-variant-a.ll | 4 +- ...redundant-left-shift-input-masking-variant-b.ll | 4 +- ...redundant-left-shift-input-masking-variant-c.ll | 4 +- ...redundant-left-shift-input-masking-variant-d.ll | 4 +- ...redundant-left-shift-input-masking-variant-e.ll | 4 +- llvm/test/Transforms/InstCombine/select-and-or.ll | 17 +- .../Transforms/InstCombine/select-binop-cmp.ll | 235 +- .../Transforms/InstCombine/select-of-bittest.ll | 6 +- .../InstCombine/select-safe-transforms.ll | 150 + .../InstCombine/shift-add-inseltpoison.ll | 12 +- llvm/test/Transforms/InstCombine/shift-add.ll | 12 +- llvm/test/Transforms/InstCombine/shift.ll | 22 + .../sink-not-into-another-hand-of-and.ll | 94 + .../sink-not-into-another-hand-of-or.ll | 94 + llvm/test/Transforms/InstCombine/stpcpy-1.ll | 13 + llvm/test/Transforms/InstCombine/strcpy-1.ll | 12 + llvm/test/Transforms/InstCombine/strncpy-1.ll | 12 + llvm/test/Transforms/InstCombine/unused-nonnull.ll | 4 +- .../ConstProp/InsertElement-inseltpoison.ll | 2 +- .../InstSimplify/ConstProp/InsertElement.ll | 2 +- .../InstSimplify/ConstProp/calls-math-finite.ll | 2 +- .../Transforms/InstSimplify/ConstProp/calls.ll | 84 +- .../test/Transforms/InstSimplify/ConstProp/cast.ll | 4 +- .../Transforms/InstSimplify/ConstProp/math-1.ll | 34 +- .../Transforms/InstSimplify/ConstProp/math-2.ll | 12 +- .../Transforms/InstSimplify/ConstProp/poison.ll | 4 +- .../test/Transforms/InstSimplify/ConstProp/rint.ll | 10 +- .../Transforms/InstSimplify/ConstProp/round.ll | 6 +- .../Transforms/InstSimplify/ConstProp/shift.ll | 24 +- .../Transforms/InstSimplify/ConstProp/trunc.ll | 6 +- .../ConstProp/vector-undef-elts-inseltpoison.ll | 2 +- .../InstSimplify/ConstProp/vector-undef-elts.ll | 2 +- .../InstSimplify/ConstProp/vscale-inseltpoison.ll | 16 +- .../Transforms/InstSimplify/ConstProp/vscale.ll | 16 +- llvm/test/Transforms/InstSimplify/div.ll | 39 +- llvm/test/Transforms/InstSimplify/icmp.ll | 151 + llvm/test/Transforms/InstSimplify/or.ll | 146 + llvm/test/Transforms/InstSimplify/rem.ll | 31 +- .../Transforms/InstSimplify/remove-dead-call.ll | 6 +- llvm/test/Transforms/InstSimplify/returned.ll | 4 +- llvm/test/Transforms/InstSimplify/undef.ll | 87 +- llvm/test/Transforms/JumpThreading/assume.ll | 2 +- llvm/test/Transforms/JumpThreading/guards.ll | 2 +- llvm/test/Transforms/LICM/hoist-alloc.ll | 323 + llvm/test/Transforms/LICM/strlen.ll | 2 +- llvm/test/Transforms/LoopDeletion/zero-btc.ll | 11 +- .../reductions-across-inner-and-outer-loop.ll | 39 + .../Transforms/LoopRotate/call-prepare-for-lto.ll | 101 + llvm/test/Transforms/LoopRotate/noalias.ll | 185 + llvm/test/Transforms/LoopRotate/pr35210.ll | 4 +- .../Transforms/LoopStrengthReduce/X86/pr46943.ll | 98 + .../LoopStrengthReduce/X86/sibling-loops.ll | 10 +- .../callbr-critical-edge-splitting.ll | 39 + .../callbr-critical-edge-splitting2.ll | 61 + .../LoopStrengthReduce/multi-edge-latch.ll | 48 + .../LoopStrengthReduce/post-increment-insertion.ll | 139 + llvm/test/Transforms/LoopStrengthReduce/pr48725.ll | 101 + llvm/test/Transforms/LoopUnroll/noalias.ll | 103 + .../Transforms/LoopUnroll/peel-loop-conditions.ll | 64 + llvm/test/Transforms/LoopUnroll/peel-loop-inner.ll | 7 +- .../LoopUnroll/peel-loop-noalias-scope-decl.ll | 149 + .../runtime-unroll-assume-no-remainder.ll | 172 + .../LoopUnrollAndJam/multiple_exit_blocks.ll | 49 + .../LoopUnswitch/AMDGPU/divergent-unswitch.ll | 5 +- .../LoopUnswitch/partial-unswitch-cost.ll | 426 + .../partial-unswitch-mssa-threshold.ll | 48 + .../partial-unswitch-update-memoryssa.ll | 76 + .../Transforms/LoopUnswitch/partial-unswitch.ll | 504 +- .../LoopVectorize/AArch64/intrinsiccost.ll | 211 + .../LoopVectorize/AArch64/sve-basic-vec.ll | 78 + .../LoopVectorize/AArch64/sve-gather-scatter.ll | 130 + .../LoopVectorize/AArch64/sve-masked-loadstore.ll | 82 + .../LoopVectorize/ARM/mve-reduction-types.ll | 32 +- .../Transforms/LoopVectorize/ARM/mve-reductions.ll | 470 +- .../LoopVectorize/ARM/mve-saddsatcost.ll | 65 + .../LoopVectorize/Hexagon/maximum-vf-crash.ll | 29 + .../PowerPC/optimal-epilog-vectorization.ll | 892 +- .../Transforms/LoopVectorize/RISCV/lit.local.cfg | 4 + .../LoopVectorize/RISCV/scalable-vf-hint.ll | 37 + .../LoopVectorize/X86/float-induction-x86.ll | 13 +- .../X86/interleaved-accesses-large-gap.ll | 60 + .../Transforms/LoopVectorize/X86/intrinsiccost.ll | 302 + .../LoopVectorize/X86/reduction-fastmath.ll | 96 +- .../dont-fold-tail-for-divisible-TC.ll | 159 +- .../LoopVectorize/float-minmax-instruction-flag.ll | 37 +- .../LoopVectorize/interleaved-accesses.ll | 1100 +- llvm/test/Transforms/LoopVectorize/loop-form.ll | 134 + .../LoopVectorize/multiple-exits-versioning.ll | 67 + .../Transforms/LoopVectorize/noalias-scope-decl.ll | 140 + .../LoopVectorize/optimal-epilog-vectorization.ll | 200 +- .../LoopVersioningLICM/loopversioningLICM1.ll | 2 +- .../LoopVersioningLICM/loopversioningLICM2.ll | 2 +- .../LowerMatrixIntrinsics/propagate-backward.ll | 44 + .../LowerMatrixIntrinsics/propagate-forward.ll | 34 + .../test/Transforms/LowerTypeTests/import-unsat.ll | 1 + llvm/test/Transforms/LowerTypeTests/pr48245.ll | 48 + .../MemCpyOpt/aa-recursion-assertion-failure.ll | 86 + llvm/test/Transforms/MemCpyOpt/lifetime.ll | 27 +- llvm/test/Transforms/MemCpyOpt/memcpy.ll | 7 +- llvm/test/Transforms/NewGVN/assume-equal.ll | 4 +- llvm/test/Transforms/NewGVN/condprop.ll | 98 +- .../Transforms/NewGVN/eliminate-callsite-inline.ll | 2 +- .../Transforms/ObjCARC/contract-marker-funclet.ll | 46 +- llvm/test/Transforms/ObjCARC/contract-rv-attr.ll | 63 + llvm/test/Transforms/ObjCARC/contract.ll | 8 + llvm/test/Transforms/ObjCARC/intrinsic-use.ll | 17 + llvm/test/Transforms/ObjCARC/rv.ll | 23 + llvm/test/Transforms/OpenMP/add_attributes.ll | 6 +- llvm/test/Transforms/OpenMP/parallel_deletion.ll | 78 +- .../Transforms/OpenMP/parallel_region_merging.ll | 2 +- .../Inputs/hash_mismatch_metadata.proftext | 17 + .../PGOProfile/hash_mismatch_metadata.ll | 18 + llvm/test/Transforms/PGOProfile/noprofile.ll | 25 + .../Transforms/PhaseOrdering/ARM/arm_fill_q7.ll | 2 +- .../PhaseOrdering/X86/SROA-after-loop-unrolling.ll | 2 +- .../PhaseOrdering/X86/addsub-inseltpoison.ll | 2 +- llvm/test/Transforms/PhaseOrdering/X86/addsub.ll | 2 +- .../PhaseOrdering/X86/loop-idiom-vs-indvars.ll | 2 +- .../PhaseOrdering/X86/masked-memory-ops.ll | 2 +- .../X86/peel-before-lv-to-enable-vectorization.ll | 4 +- .../Transforms/PhaseOrdering/X86/pixel-splat.ll | 112 + .../X86/pr48844-br-to-switch-vectorization.ll | 57 + llvm/test/Transforms/PhaseOrdering/X86/vdiv.ll | 2 +- .../X86/vector-reductions-expanded.ll | 98 +- .../Transforms/PhaseOrdering/globalaa-retained.ll | 2 +- .../PhaseOrdering/instcombine-sroa-inttoptr.ll | 2 +- llvm/test/Transforms/PhaseOrdering/pr39282.ll | 25 +- .../PhaseOrdering/pr44461-br-to-switch-rotate.ll | 52 + llvm/test/Transforms/Reassociate/add-like-or.ll | 15 + .../Reassociate/erase_inst_made_change.ll | 2 +- llvm/test/Transforms/SCCP/conditions-ranges.ll | 180 +- .../Transforms/SLPVectorizer/AArch64/PR38339.ll | 3 +- .../Transforms/SLPVectorizer/AArch64/matmul.ll | 2 +- llvm/test/Transforms/SLPVectorizer/X86/PR32086.ll | 3 +- .../test/Transforms/SLPVectorizer/X86/bad_types.ll | 11 +- llvm/test/Transforms/SLPVectorizer/X86/fmaxnum.ll | 106 +- llvm/test/Transforms/SLPVectorizer/X86/fminnum.ll | 106 +- .../SLPVectorizer/X86/horizontal-list.ll | 52 + .../Transforms/SLPVectorizer/X86/horizontal.ll | 41 +- .../SLPVectorizer/X86/shrink_after_reorder.ll | 5 +- llvm/test/Transforms/SROA/phi-gep.ll | 2 +- llvm/test/Transforms/SROA/select-gep.ll | 2 +- .../SampleProfile/Inputs/bad.extbinary.afdo | Bin 0 -> 341 bytes .../SampleProfile/Inputs/ctxsplit.extbinary.afdo | Bin 0 -> 467 bytes .../SampleProfile/Inputs/indirect-call-csspgo.prof | 10 + .../SampleProfile/Inputs/pseudo-probe-inline.prof | 18 + .../SampleProfile/Inputs/pseudo-probe-update.prof | 8 + .../SampleProfile/csspgo-inline-debug.ll | 166 + .../SampleProfile/csspgo-inline-icall.ll | 63 + .../test/Transforms/SampleProfile/csspgo-inline.ll | 179 + .../Transforms/SampleProfile/csspgo-summary.ll | 153 + llvm/test/Transforms/SampleProfile/ctxsplit.ll | 59 + .../SampleProfile/profile-context-tracker-debug.ll | 25 +- .../SampleProfile/profile-context-tracker.ll | 15 +- .../Transforms/SampleProfile/profile-format.ll | 5 + .../SampleProfile/pseudo-probe-emit-inline.ll | 20 +- .../Transforms/SampleProfile/pseudo-probe-emit.ll | 22 +- .../SampleProfile/pseudo-probe-inline.ll | 187 + .../SampleProfile/pseudo-probe-profile.ll | 42 +- .../SampleProfile/pseudo-probe-update.ll | 45 + .../SampleProfile/pseudo-probe-verify.ll | 77 + llvm/test/Transforms/SampleProfile/remarks.ll | 4 +- .../ARM/nontrivial-unswitch-cost.ll | 119 +- .../SimpleLoopUnswitch/not-safe-to-clone.ll | 27 + .../test/Transforms/SimpleLoopUnswitch/pipeline.ll | 43 +- llvm/test/Transforms/SimplifyCFG/DeadSetCC.ll | 39 +- .../Transforms/SimplifyCFG/UnreachableEliminate.ll | 298 +- .../SimplifyCFG/X86/fold-branch-debuginvariant.ll | 48 - .../Transforms/SimplifyCFG/X86/invalidate-dom.ll | 2 +- llvm/test/Transforms/SimplifyCFG/branch-fold.ll | 12 +- .../SimplifyCFG/fold-branch-to-common-dest.ll | 160 +- .../Transforms/SimplifyCFG/merge-cond-stores.ll | 39 +- .../SimplifyCFG/pr48778-sdiv-speculation.ll | 29 + .../SimplifyCFG/preserve-branchweights.ll | 22 +- ...switchToSelect-domtree-preservation-edgecase.ll | 57 + .../SimplifyCFG/switch_create-custom-dl.ll | 14 +- llvm/test/Transforms/SimplifyCFG/switch_create.ll | 80 +- llvm/test/Transforms/TailCallElim/deopt-bundle.ll | 57 - .../Transforms/TailCallElim/operand-bundles.ll | 67 + .../Transforms/ThinLTOBitcodeWriter/pr33536.ll | 2 +- .../Transforms/ThinLTOBitcodeWriter/split-vfunc.ll | 2 +- .../test/Transforms/Util/PredicateInfo/condprop.ll | 8 +- .../Transforms/Util/PredicateInfo/testandor.ll | 781 +- .../VectorCombine/X86/insert-binop-inseltpoison.ll | 4 +- .../X86/insert-binop-with-constant.ll | 42 +- .../Transforms/VectorCombine/X86/insert-binop.ll | 6 +- .../Transforms/WholeProgramDevirt/import-indir.ll | 1 + llvm/test/Transforms/lit.local.cfg | 8 - .../Verifier/diexpression-valid-entry-value.ll | 3 +- llvm/test/Verifier/llvm.loop-cu-strip.ll | 21 + llvm/test/Verifier/noalias_scope_decl.ll | 61 + llvm/test/Verifier/scalable-global-vars.ll | 6 +- .../test/Verifier/scalable-vector-struct-alloca.ll | 7 + llvm/test/Verifier/scalable-vector-struct-load.ll | 8 + llvm/test/Verifier/scalable-vector-struct-store.ll | 9 + llvm/test/lit.cfg.py | 8 +- .../Inputs/arm_generated_funcs.ll | 2 - .../arm_generated_funcs.ll.generated.expected | 35 +- .../arm_generated_funcs.ll.nogenerated.expected | 24 +- .../Inputs/avr_function_name.ll | 8 + .../Inputs/avr_function_name.ll.expected | 13 + .../update_llc_test_checks/avr-function-name.test | 5 + llvm/test/tools/dsymutil/ARM/extern-alias.test | 4 +- llvm/test/tools/dsymutil/X86/dwarf5.test | 10 +- .../tools/dsymutil/X86/papertrail-warnings.test | 8 +- llvm/test/tools/dsymutil/X86/swift-ast-x86_64.test | 2 +- .../tools/dsymutil/X86/timestamp-mismatch.test | 10 + llvm/test/tools/dsymutil/archive-timestamp.test | 6 +- llvm/test/tools/dsymutil/debug-map-parsing.test | 14 +- .../gold/X86/devirt_vcall_vis_export_dynamic.ll | 154 + .../test/tools/gold/X86/devirt_vcall_vis_public.ll | 47 +- llvm/test/tools/gold/X86/disable-verify.ll | 4 +- llvm/test/tools/gold/X86/opt-level.ll | 2 +- llvm/test/tools/gold/X86/opt-remarks.ll | 2 +- llvm/test/tools/gold/X86/slp-vectorize.ll | 2 +- llvm/test/tools/gold/X86/thinlto.ll | 6 +- .../X86/v1.16/devirt_vcall_vis_export_dynamic.ll | 187 + llvm/test/tools/gold/X86/vectorize.ll | 2 +- llvm/test/tools/llc/aix-pic-setting.ll | 2 +- llvm/test/tools/llc/binutils-version.ll | 13 + .../tools/llvm-ar/error-opening-directory.test | 4 +- .../tools/llvm-ar/error-opening-permission.test | 4 +- .../tools/llvm-ar/missing-thin-archive-member.test | 4 +- llvm/test/tools/llvm-ar/move.test | 4 +- llvm/test/tools/llvm-ar/print.test | 4 +- llvm/test/tools/llvm-ar/quick-append.test | 4 +- llvm/test/tools/llvm-ar/replace.test | 4 +- llvm/test/tools/llvm-ar/response.test | 8 +- llvm/test/tools/llvm-cxxdump/trivial.test | 4 +- llvm/test/tools/llvm-dwp/WebAssembly/lit.local.cfg | 4 + llvm/test/tools/llvm-dwp/WebAssembly/simple_dwo.s | 11 + llvm/test/tools/llvm-elfabi/fail-file-write.test | 4 +- .../tools/llvm-elfabi/preserve-dates-stub.test | 4 +- .../test/tools/llvm-elfabi/preserve-dates-tbe.test | 4 +- llvm/test/tools/llvm-elfabi/read-elf-dynsym.test | 115 + .../X86/analysis-cluster-stabilization.test | 4 +- .../X86/analysis-clustering-algorithms.test | 16 +- .../X86/analysis-naive-cluster-stabilization.test | 12 +- .../X86/analysis-naive-clusterization.test | 4 +- llvm/test/tools/llvm-libtool-darwin/filelist.test | 14 +- .../invalid-input-output-args.test | 4 +- llvm/test/tools/llvm-lipo/create-arch.test | 4 +- .../tools/llvm-lipo/replace-invalid-input.test | 4 +- llvm/test/tools/llvm-lto/error.ll | 4 +- llvm/test/tools/llvm-lto2/X86/stats-file-option.ll | 4 +- llvm/test/tools/llvm-mc/basic.test | 4 +- .../llvm-mca/JSON}/X86/lit.local.cfg | 0 llvm/test/tools/llvm-mca/JSON/X86/views.s | 160 + .../tools/llvm-mca/invalid_input_file_name.test | 4 +- llvm/test/tools/llvm-ml/basic.test | 4 +- llvm/test/tools/llvm-nm/dynamic.test | 131 + llvm/test/tools/llvm-nm/ifunc.test | 13 + llvm/test/tools/llvm-objcopy/COFF/add-section.test | 4 +- llvm/test/tools/llvm-objcopy/ELF/add-section.test | 4 +- llvm/test/tools/llvm-objcopy/ELF/binary-paddr.test | 31 + .../tools/llvm-objcopy/ELF/build-id-link-dir.test | 2 +- llvm/test/tools/llvm-objcopy/ELF/error-format.test | 6 +- .../tools/llvm-objcopy/ELF/only-keep-debug.test | 4 +- .../llvm-objcopy/MachO/add-section-error.test | 4 +- llvm/test/tools/llvm-objcopy/redefine-symbols.test | 4 +- .../test/tools/llvm-objcopy/wasm/dump-section.test | 4 +- llvm/test/tools/llvm-objdump/ELF/AArch64/plt.test | 8 +- llvm/test/tools/llvm-objdump/ELF/verdef.test | 2 - llvm/test/tools/llvm-objdump/ELF/verneed.test | 1 - .../MachO/Inputs/unwind-info-excess.macho-x86_64 | Bin 0 -> 60160 bytes .../MachO/unwind-info-excess-x86_64.test | 67 + .../tools/llvm-objdump/X86/disassemble-gdtls.s | 19 + .../X86/source-interleave-no-debug-info.test | 6 +- .../llvm-objdump/X86/source-interleave-prefix.test | 9 - llvm/test/tools/llvm-objdump/eh_frame-mipsel.test | 6 + .../llvm-objdump/wasm/wasm-corrupt-section.test | 2 +- .../llvm-profdata/Inputs/cs-sample.proftext} | 0 .../tools/llvm-profdata/cs-sample-profile.test | 4 + llvm/test/tools/llvm-profdata/weight-instr.test | 4 +- llvm/test/tools/llvm-profdata/weight-sample.test | 4 +- .../Inputs/inline-cs-noprobe.perfscript | 7 +- .../Inputs/inline-cs-pseudoprobe.perfbin | Bin 0 -> 13432 bytes .../Inputs/inline-cs-pseudoprobe.perfscript | 5 + .../Inputs/noinline-cs-noprobe.perfscript | 1 - .../Inputs/noinline-cs-pseudoprobe.perfbin | Bin 0 -> 12896 bytes .../Inputs/noinline-cs-pseudoprobe.perfscript | 19 + .../Inputs/recursion-compression-noprobe.perfbin | Bin 0 -> 15352 bytes .../recursion-compression-noprobe.perfscript | 4 + .../recursion-compression-pseudoprobe.perfbin | Bin 0 -> 13584 bytes .../recursion-compression-pseudoprobe.perfscript | 23 + .../test/tools/llvm-profgen/inline-cs-noprobe.test | 2 +- .../tools/llvm-profgen/inline-cs-pseudoprobe.test | 54 + .../tools/llvm-profgen/merge-cold-profile.test | 70 + .../tools/llvm-profgen/noinline-cs-noprobe.test | 4 +- .../llvm-profgen/noinline-cs-pseudoprobe.test | 57 + .../tools/llvm-profgen/pseudoprobe-decoding.test | 121 + .../recursion-compression-noprobe.test | 65 + .../recursion-compression-pseudoprobe.test | 169 + llvm/test/tools/llvm-readobj/ELF/all.test | 3 - .../llvm-readobj/ELF/broken-dynamic-reloc.test | 4 +- llvm/test/tools/llvm-readobj/ELF/dyn-symbols.test | 273 +- .../ELF/dynamic-reloc-no-section-headers.test | 4 +- llvm/test/tools/llvm-readobj/ELF/file-headers.test | 5 +- llvm/test/tools/llvm-readobj/ELF/gnu-sections.test | 6 +- llvm/test/tools/llvm-readobj/ELF/hash-table.test | 4 +- .../test/tools/llvm-readobj/ELF/hidden-versym.test | 3 - .../llvm-readobj/ELF/malformed-pt-dynamic.test | 4 +- llvm/test/tools/llvm-readobj/ELF/merged.test | 1 - .../tools/llvm-readobj/ELF/packed-relocs-errors.s | 2 +- .../ELF/reloc-symbol-with-versioning.test | 2 - .../llvm-readobj/ELF/section-flags-os-proc.test | 9 +- .../test/tools/llvm-readobj/ELF/section-flags.test | 23 +- .../test/tools/llvm-readobj/ELF/section-types.test | 2 - llvm/test/tools/llvm-readobj/ELF/symtab-shndx.test | 4 +- .../tools/llvm-readobj/ELF/thin-archive-paths.test | 12 +- .../tools/llvm-readobj/ELF/verdef-invalid.test | 57 +- .../test/tools/llvm-readobj/ELF/verneed-flags.yaml | 6 +- .../tools/llvm-readobj/ELF/verneed-invalid.test | 50 +- llvm/test/tools/llvm-readobj/ELF/versioninfo.test | 37 +- .../tools/llvm-readobj/ELF/versym-invalid.test | 5 +- llvm/test/tools/llvm-readobj/basic.test | 22 +- llvm/test/tools/llvm-readobj/thin-archive.test | 4 +- .../test/tools/llvm-readobj/wasm/wasm-invalid.test | 2 +- llvm/test/tools/llvm-size/no-input.test | 4 +- .../llvm-symbolizer/output-style-inlined.test | 21 + .../tools/llvm-symbolizer/pdb/missing_pdb.test | 4 +- llvm/test/tools/llvm-xray/X86/no-such-file.txt | 4 +- llvm/test/tools/obj2yaml/ELF/bb-addr-map.yaml | 16 +- llvm/test/tools/obj2yaml/ELF/entsize.yaml | 51 +- .../obj2yaml/ELF/implicit-sections-order.yaml | 2 - llvm/test/tools/obj2yaml/ELF/no-symtab.yaml | 20 +- llvm/test/tools/obj2yaml/ELF/offset.yaml | 44 +- llvm/test/tools/obj2yaml/ELF/verdef-section.yaml | 110 +- llvm/test/tools/obj2yaml/ELF/verneed-section.yaml | 27 +- llvm/test/tools/obj2yaml/invalid_input_file.test | 4 +- .../yaml2obj/ELF/DWARF/debug-gnu-pubnames.yaml | 4 +- llvm/test/tools/yaml2obj/ELF/override-shname.yaml | 6 +- .../test/tools/yaml2obj/ELF/override-shoffset.yaml | 6 +- llvm/test/tools/yaml2obj/ELF/override-shsize.yaml | 6 +- llvm/test/tools/yaml2obj/ELF/override-shtype.yaml | 1 - .../yaml2obj/ELF/section-headers-exclude.yaml | 251 +- llvm/test/tools/yaml2obj/ELF/section-headers.yaml | 215 +- llvm/test/tools/yaml2obj/ELF/verdef-section.yaml | 123 +- llvm/test/tools/yaml2obj/ELF/verneed-section.yaml | 71 +- llvm/test/tools/yaml2obj/ELF/versym-section.yaml | 60 +- llvm/test/tools/yaml2obj/output-file.yaml | 4 +- llvm/tools/dsymutil/BinaryHolder.cpp | 26 +- llvm/tools/dsymutil/BinaryHolder.h | 2 +- llvm/tools/dsymutil/DebugMap.h | 4 +- llvm/tools/dsymutil/DwarfLinkerForBinary.cpp | 158 +- llvm/tools/dsymutil/DwarfLinkerForBinary.h | 50 +- llvm/tools/dsymutil/dsymutil.cpp | 1 - llvm/tools/gold/gold-plugin.cpp | 3 + llvm/tools/llc/llc.cpp | 86 +- llvm/tools/llvm-cfi-verify/lib/CMakeLists.txt | 25 +- llvm/tools/llvm-cov/CoverageExporterJson.cpp | 22 +- llvm/tools/llvm-cov/CoverageExporterLcov.cpp | 7 +- llvm/tools/llvm-cvtres/llvm-cvtres.cpp | 1 - llvm/tools/llvm-dwp/llvm-dwp.cpp | 49 +- llvm/tools/llvm-exegesis/lib/BenchmarkResult.cpp | 6 +- llvm/tools/llvm-exegesis/lib/MCInstrDescView.cpp | 6 +- llvm/tools/llvm-exegesis/lib/Target.cpp | 3 +- llvm/tools/llvm-jitlink/llvm-jitlink.cpp | 51 +- llvm/tools/llvm-link/llvm-link.cpp | 10 +- llvm/tools/llvm-lto/llvm-lto.cpp | 25 +- llvm/tools/llvm-lto2/llvm-lto2.cpp | 6 + llvm/tools/llvm-mca/CMakeLists.txt | 1 + llvm/tools/llvm-mca/CodeRegion.cpp | 1 - llvm/tools/llvm-mca/PipelinePrinter.cpp | 2 +- llvm/tools/llvm-mca/PipelinePrinter.h | 4 +- llvm/tools/llvm-mca/Views/BottleneckAnalysis.cpp | 1 - llvm/tools/llvm-mca/Views/BottleneckAnalysis.h | 6 +- llvm/tools/llvm-mca/Views/DispatchStatistics.h | 1 + llvm/tools/llvm-mca/Views/InstructionInfoView.cpp | 35 +- llvm/tools/llvm-mca/Views/InstructionInfoView.h | 5 +- llvm/tools/llvm-mca/Views/InstructionView.cpp | 60 + llvm/tools/llvm-mca/Views/InstructionView.h | 67 + llvm/tools/llvm-mca/Views/RegisterFileStatistics.h | 3 + llvm/tools/llvm-mca/Views/ResourcePressureView.cpp | 25 + llvm/tools/llvm-mca/Views/ResourcePressureView.h | 5 +- .../llvm-mca/Views/RetireControlUnitStatistics.h | 3 + llvm/tools/llvm-mca/Views/SchedulerStatistics.h | 1 + llvm/tools/llvm-mca/Views/SummaryView.cpp | 14 + llvm/tools/llvm-mca/Views/SummaryView.h | 3 +- llvm/tools/llvm-mca/Views/TimelineView.cpp | 14 + llvm/tools/llvm-mca/Views/TimelineView.h | 5 +- llvm/tools/llvm-mca/Views/View.cpp | 9 +- llvm/tools/llvm-mca/Views/View.h | 44 +- llvm/tools/llvm-mca/llvm-mca.cpp | 16 +- llvm/tools/llvm-nm/llvm-nm.cpp | 1072 +- llvm/tools/llvm-objcopy/ELF/Object.cpp | 6 +- llvm/tools/llvm-objdump/CMakeLists.txt | 1 - llvm/tools/llvm-objdump/COFFDump.cpp | 3 +- llvm/tools/llvm-objdump/MachODump.cpp | 38 +- llvm/tools/llvm-objdump/llvm-objdump.cpp | 35 +- llvm/tools/llvm-objdump/llvm-objdump.h | 1 + llvm/tools/llvm-opt-fuzzer/llvm-opt-fuzzer.cpp | 1 + llvm/tools/llvm-pdbutil/DumpOutputStyle.cpp | 1 - llvm/tools/llvm-profdata/llvm-profdata.cpp | 3 +- llvm/tools/llvm-profgen/CMakeLists.txt | 1 + llvm/tools/llvm-profgen/PerfReader.cpp | 240 +- llvm/tools/llvm-profgen/PerfReader.h | 357 +- llvm/tools/llvm-profgen/ProfileGenerator.cpp | 424 +- llvm/tools/llvm-profgen/ProfileGenerator.h | 195 +- llvm/tools/llvm-profgen/ProfiledBinary.cpp | 66 +- llvm/tools/llvm-profgen/ProfiledBinary.h | 37 +- llvm/tools/llvm-profgen/PseudoProbe.cpp | 344 + llvm/tools/llvm-profgen/PseudoProbe.h | 231 + llvm/tools/llvm-readobj/COFFDumper.cpp | 3 +- llvm/tools/llvm-readobj/ELFDumper.cpp | 390 +- llvm/tools/llvm-readobj/WasmDumper.cpp | 2 +- llvm/tools/llvm-readobj/llvm-readobj.cpp | 35 +- llvm/tools/llvm-split/llvm-split.cpp | 35 +- llvm/tools/llvm-symbolizer/llvm-symbolizer.cpp | 7 +- llvm/tools/llvm-xray/xray-stacks.cpp | 3 +- llvm/tools/lto/lto.cpp | 33 +- llvm/tools/obj2yaml/elf2yaml.cpp | 50 +- llvm/tools/obj2yaml/wasm2yaml.cpp | 4 +- llvm/tools/opt/NewPMDriver.cpp | 6 +- llvm/tools/opt/opt.cpp | 47 +- llvm/unittests/ADT/ImmutableSetTest.cpp | 1 - llvm/unittests/ADT/IntrusiveRefCntPtrTest.cpp | 46 + llvm/unittests/ADT/OptionalTest.cpp | 138 + llvm/unittests/ADT/STLExtrasTest.cpp | 11 + llvm/unittests/ADT/SmallPtrSetTest.cpp | 13 + llvm/unittests/ADT/SmallVectorTest.cpp | 266 +- llvm/unittests/ADT/StringExtrasTest.cpp | 14 +- llvm/unittests/ADT/TripleTest.cpp | 11 + llvm/unittests/Analysis/TargetLibraryInfoTest.cpp | 6 + llvm/unittests/Analysis/ValueTrackingTest.cpp | 61 +- .../unittests/CodeGen/GlobalISel/KnownBitsTest.cpp | 136 + .../CodeGen/GlobalISel/LegalizerHelperTest.cpp | 250 +- .../CodeGen/GlobalISel/PatternMatchTest.cpp | 21 +- .../DebugInfo/DWARF/DWARFDebugFrameTest.cpp | 1145 + .../unittests/ExecutionEngine/Orc/CoreAPIsTest.cpp | 2 +- .../ExecutionEngine/Orc/ResourceTrackerTest.cpp | 2 +- llvm/unittests/Frontend/OpenMPIRBuilderTest.cpp | 542 + llvm/unittests/FuzzMutate/StrategiesTest.cpp | 105 + llvm/unittests/IR/ConstantsTest.cpp | 25 +- llvm/unittests/IR/IRBuilderTest.cpp | 6 + llvm/unittests/Option/OptionMarshallingTest.cpp | 14 +- llvm/unittests/Option/Opts.td | 16 +- llvm/unittests/ProfileData/CoverageMappingTest.cpp | 3 +- llvm/unittests/Support/CommandLineTest.cpp | 22 + llvm/unittests/Support/CrashRecoveryTest.cpp | 8 +- llvm/unittests/Support/FileCollectorTest.cpp | 1 - llvm/unittests/Support/Host.cpp | 26 + llvm/unittests/Support/InstructionCostTest.cpp | 14 + llvm/unittests/Support/KnownBitsTest.cpp | 20 + llvm/unittests/Support/LEB128Test.cpp | 62 + llvm/unittests/Support/TargetParserTest.cpp | 10 +- llvm/unittests/Support/ThreadPool.cpp | 101 +- llvm/unittests/Support/VirtualFileSystemTest.cpp | 276 +- llvm/unittests/Support/YAMLIOTest.cpp | 23 +- .../AMDGPU/ExecMayBeModifiedBeforeAnyUse.cpp | 3 +- llvm/unittests/TextAPI/TextStubV4Tests.cpp | 12 +- llvm/unittests/Transforms/Vectorize/VPlanTest.cpp | 2 +- llvm/unittests/tools/CMakeLists.txt | 2 +- .../llvm-exegesis/X86/BenchmarkResultTest.cpp | 2 +- llvm/unittests/tools/llvm-profgen/CMakeLists.txt | 11 + .../tools/llvm-profgen/ContextCompressionTest.cpp | 36 + llvm/utils/FileCheck/FileCheck.cpp | 107 +- llvm/utils/TableGen/AsmMatcherEmitter.cpp | 22 +- llvm/utils/TableGen/AsmWriterEmitter.cpp | 15 +- llvm/utils/TableGen/AsmWriterInst.cpp | 7 +- llvm/utils/TableGen/CodeEmitterGen.cpp | 4 +- llvm/utils/TableGen/CodeGenDAGPatterns.cpp | 37 +- llvm/utils/TableGen/CodeGenDAGPatterns.h | 20 +- llvm/utils/TableGen/CodeGenRegisters.cpp | 32 +- llvm/utils/TableGen/CodeGenRegisters.h | 9 +- llvm/utils/TableGen/CodeGenSchedule.cpp | 30 +- llvm/utils/TableGen/CodeGenTarget.cpp | 4 +- llvm/utils/TableGen/CodeGenTarget.h | 2 +- llvm/utils/TableGen/DAGISelEmitter.cpp | 10 +- llvm/utils/TableGen/DAGISelMatcher.cpp | 12 + llvm/utils/TableGen/DAGISelMatcher.h | 4 +- llvm/utils/TableGen/DAGISelMatcherEmitter.cpp | 15 +- llvm/utils/TableGen/DAGISelMatcherGen.cpp | 4 +- llvm/utils/TableGen/DirectiveEmitter.cpp | 44 +- llvm/utils/TableGen/FixedLenDecoderEmitter.cpp | 2 +- llvm/utils/TableGen/GlobalISel/GIMatchDag.cpp | 2 +- llvm/utils/TableGen/GlobalISel/GIMatchDagInstr.cpp | 2 +- llvm/utils/TableGen/GlobalISel/GIMatchTree.cpp | 6 +- llvm/utils/TableGen/GlobalISelEmitter.cpp | 46 +- llvm/utils/TableGen/InstrDocsEmitter.cpp | 40 +- llvm/utils/TableGen/IntrinsicEmitter.cpp | 169 +- llvm/utils/TableGen/OptParserEmitter.cpp | 7 +- llvm/utils/TableGen/RISCVCompressInstEmitter.cpp | 203 +- llvm/utils/TableGen/RegisterInfoEmitter.cpp | 64 +- llvm/utils/TableGen/SearchableTableEmitter.cpp | 65 +- llvm/utils/TableGen/SubtargetEmitter.cpp | 20 +- llvm/utils/TableGen/X86DisassemblerTables.cpp | 2 +- llvm/utils/TableGen/X86FoldTablesEmitter.cpp | 2 - llvm/utils/UpdateTestChecks/asm.py | 17 + llvm/utils/gdb-scripts/prettyprinters.py | 10 +- llvm/utils/gn/build/BUILD.gn | 1 - llvm/utils/gn/get.py | 5 + .../gn/secondary/clang-tools-extra/clangd/BUILD.gn | 1 + .../clang-tools-extra/clangd/support/BUILD.gn | 1 + .../clang-tools-extra/clangd/unittests/BUILD.gn | 1 + llvm/utils/gn/secondary/clang/lib/Basic/BUILD.gn | 2 + llvm/utils/gn/secondary/clang/lib/Driver/BUILD.gn | 1 + llvm/utils/gn/secondary/clang/test/BUILD.gn | 2 +- .../gn/secondary/clang/tools/clang-check/BUILD.gn | 1 + .../gn/secondary/clang/unittests/Basic/BUILD.gn | 1 + .../gn/secondary/compiler-rt/lib/builtins/BUILD.gn | 2 +- llvm/utils/gn/secondary/libcxx/include/BUILD.gn | 45 +- llvm/utils/gn/secondary/libcxx/src/BUILD.gn | 4 +- llvm/utils/gn/secondary/lld/MachO/BUILD.gn | 1 + .../gn/secondary/llvm/include/llvm/Config/BUILD.gn | 4 +- .../llvm/include/llvm/Frontend/OpenACC/BUILD.gn | 2 +- .../llvm/include/llvm/Frontend/OpenMP/BUILD.gn | 2 +- llvm/utils/gn/secondary/llvm/lib/Analysis/BUILD.gn | 1 + llvm/utils/gn/secondary/llvm/lib/IR/BUILD.gn | 1 + llvm/utils/gn/secondary/llvm/lib/Object/BUILD.gn | 1 + llvm/utils/gn/secondary/llvm/lib/Passes/BUILD.gn | 1 - .../gn/secondary/llvm/lib/Target/AArch64/BUILD.gn | 1 + .../gn/secondary/llvm/lib/Target/AMDGPU/BUILD.gn | 2 +- .../gn/secondary/llvm/lib/Target/ARM/BUILD.gn | 1 + .../llvm/lib/Target/RISCV/AsmParser/BUILD.gn | 1 - .../gn/secondary/llvm/lib/Target/RISCV/BUILD.gn | 2 - .../llvm/lib/Target/RISCV/Disassembler/BUILD.gn | 1 - .../llvm/lib/Target/RISCV/MCTargetDesc/BUILD.gn | 15 +- .../secondary/llvm/lib/Target/RISCV/Utils/BUILD.gn | 27 - .../secondary/llvm/lib/Target/WebAssembly/BUILD.gn | 1 + .../llvm/lib/Transforms/HelloNew/BUILD.gn | 9 - .../secondary/llvm/lib/Transforms/Scalar/BUILD.gn | 2 +- .../secondary/llvm/lib/Transforms/Utils/BUILD.gn | 2 +- .../gn/secondary/llvm/tools/llvm-mca/BUILD.gn | 1 + llvm/utils/gn/secondary/llvm/unittests/BUILD.gn | 1 + .../llvm/unittests/tools/llvm-profgen/BUILD.gn | 6 + llvm/utils/gn/secondary/llvm/version.gni | 2 +- llvm/utils/lit/lit.py | 2 +- llvm/utils/lit/lit/__init__.py | 2 +- llvm/utils/lit/lit/cl_arguments.py | 28 +- llvm/utils/lit/lit/llvm/config.py | 19 + llvm/utils/lit/lit/main.py | 26 +- llvm/utils/lit/lit/reports.py | 15 +- llvm/utils/lit/lit/run.py | 2 +- llvm/utils/lit/lit/util.py | 39 +- llvm/utils/lit/setup.py | 2 +- llvm/utils/release/build_llvm_package.bat | 4 +- mlir/CMakeLists.txt | 37 +- mlir/cmake/modules/AddMLIR.cmake | 1 + mlir/docs/Bindings/Python.md | 194 +- mlir/docs/BufferDeallocationInternals.md | 786 + mlir/docs/Bufferization.md | 1419 +- mlir/docs/ConversionToLLVMDialect.md | 2 + mlir/docs/DeclarativeRewrites.md | 2 +- mlir/docs/Dialects/LLVM.md | 11 +- mlir/docs/Dialects/Linalg.md | 109 +- mlir/docs/Dialects/SPIR-V.md | 38 +- mlir/docs/Dialects/Vector.md | 8 +- mlir/docs/Interfaces.md | 2 +- mlir/docs/LangRef.md | 25 +- mlir/docs/OpDefinitions.md | 16 +- mlir/docs/PassManagement.md | 9 +- mlir/docs/PatternRewriter.md | 2 +- mlir/docs/Rationale/RationaleGenericDAGRewriter.md | 6 +- mlir/docs/SPIRVToLLVMDialectConversion.md | 2 +- mlir/docs/ShapeInference.md | 4 +- mlir/docs/Tutorials/Toy/Ch-4.md | 40 +- mlir/docs/Tutorials/Toy/Ch-6.md | 4 +- mlir/docs/Tutorials/Toy/_index.md | 3 + mlir/docs/Tutorials/UnderstandingTheIRStructure.md | 4 +- mlir/examples/standalone/CMakeLists.txt | 16 +- mlir/examples/toy/Ch4/CMakeLists.txt | 1 + mlir/examples/toy/Ch4/include/toy/Dialect.h | 1 + mlir/examples/toy/Ch4/include/toy/Ops.td | 21 +- mlir/examples/toy/Ch4/mlir/Dialect.cpp | 15 + mlir/examples/toy/Ch4/mlir/ToyCombine.cpp | 5 - mlir/examples/toy/Ch5/CMakeLists.txt | 1 + mlir/examples/toy/Ch5/include/toy/Dialect.h | 1 + mlir/examples/toy/Ch5/include/toy/Ops.td | 21 +- mlir/examples/toy/Ch5/mlir/Dialect.cpp | 15 + mlir/examples/toy/Ch5/mlir/ToyCombine.cpp | 5 - mlir/examples/toy/Ch6/CMakeLists.txt | 1 + mlir/examples/toy/Ch6/include/toy/Dialect.h | 1 + mlir/examples/toy/Ch6/include/toy/Ops.td | 21 +- mlir/examples/toy/Ch6/mlir/Dialect.cpp | 15 + mlir/examples/toy/Ch6/mlir/LowerToLLVM.cpp | 4 +- mlir/examples/toy/Ch6/mlir/ToyCombine.cpp | 5 - mlir/examples/toy/Ch7/CMakeLists.txt | 1 + mlir/examples/toy/Ch7/include/toy/Dialect.h | 1 + mlir/examples/toy/Ch7/include/toy/Ops.td | 21 +- mlir/examples/toy/Ch7/mlir/Dialect.cpp | 15 + mlir/examples/toy/Ch7/mlir/LowerToLLVM.cpp | 4 +- mlir/examples/toy/Ch7/mlir/ToyCombine.cpp | 5 - mlir/include/mlir-c/AffineExpr.h | 51 +- mlir/include/mlir-c/AffineMap.h | 109 +- mlir/include/mlir-c/Bindings/Python/Interop.h | 21 + mlir/include/mlir-c/BuiltinAttributes.h | 170 +- mlir/include/mlir-c/BuiltinTypes.h | 108 +- mlir/include/mlir-c/Diagnostics.h | 44 +- mlir/include/mlir-c/IR.h | 256 +- mlir/include/mlir-c/IntegerSet.h | 131 + mlir/include/mlir-c/Pass.h | 61 +- mlir/include/mlir-c/Support.h | 44 +- mlir/include/mlir/Analysis/AffineStructures.h | 41 +- mlir/include/mlir/Analysis/LinearTransform.h | 53 + mlir/include/mlir/Analysis/Presburger/Fraction.h | 2 + mlir/include/mlir/Analysis/Presburger/Matrix.h | 6 + mlir/include/mlir/Analysis/Presburger/Simplex.h | 36 +- mlir/include/mlir/Analysis/PresburgerSet.h | 5 +- mlir/include/mlir/Analysis/Utils.h | 17 +- mlir/include/mlir/CAPI/IntegerSet.h | 24 + .../mlir/Conversion/ComplexToLLVM/ComplexToLLVM.h | 29 + mlir/include/mlir/Conversion/Passes.h | 2 + mlir/include/mlir/Conversion/Passes.td | 24 + .../StandardToLLVM/ConvertStandardToLLVM.h | 3 - .../mlir/Conversion/TosaToLinalg/TosaToLinalg.h | 36 + mlir/include/mlir/Dialect/AVX512/AVX512.td | 37 + mlir/include/mlir/Dialect/AVX512/AVX512Dialect.h | 1 + mlir/include/mlir/Dialect/Affine/IR/AffineOps.h | 75 - mlir/include/mlir/Dialect/Affine/Utils.h | 10 + mlir/include/mlir/Dialect/Async/IR/Async.h | 52 +- mlir/include/mlir/Dialect/Async/IR/AsyncBase.td | 80 - mlir/include/mlir/Dialect/Async/IR/AsyncDialect.td | 33 + mlir/include/mlir/Dialect/Async/IR/AsyncOps.td | 223 +- mlir/include/mlir/Dialect/Async/IR/AsyncTypes.h | 25 + mlir/include/mlir/Dialect/Async/IR/AsyncTypes.td | 102 + mlir/include/mlir/Dialect/Async/Passes.h | 2 + mlir/include/mlir/Dialect/Async/Passes.td | 7 + mlir/include/mlir/Dialect/CMakeLists.txt | 1 + .../mlir/Dialect/{PDL => Complex}/CMakeLists.txt | 0 .../include/mlir/Dialect/Complex/IR/CMakeLists.txt | 2 + mlir/include/mlir/Dialect/Complex/IR/Complex.h | 32 + .../include/mlir/Dialect/Complex/IR/ComplexBase.td | 23 + mlir/include/mlir/Dialect/Complex/IR/ComplexOps.td | 210 + mlir/include/mlir/Dialect/GPU/GPUOps.td | 13 +- mlir/include/mlir/Dialect/LLVMIR/LLVMAVX512.td | 20 +- mlir/include/mlir/Dialect/LLVMIR/LLVMOpBase.td | 31 +- mlir/include/mlir/Dialect/LLVMIR/LLVMOps.td | 76 +- mlir/include/mlir/Dialect/LLVMIR/LLVMTypes.h | 5 - .../Dialect/Linalg/Analysis/DependenceAnalysis.h | 97 +- mlir/include/mlir/Dialect/Linalg/EDSC/Intrinsics.h | 1 - mlir/include/mlir/Dialect/Linalg/IR/CMakeLists.txt | 20 +- mlir/include/mlir/Dialect/Linalg/IR/LinalgBase.td | 3 + .../mlir/Dialect/Linalg/IR/LinalgInterfaces.h | 52 + .../mlir/Dialect/Linalg/IR/LinalgInterfaces.td | 1160 + .../Linalg/IR/LinalgNamedStructuredOpsSpec.tc | 62 +- mlir/include/mlir/Dialect/Linalg/IR/LinalgOps.h | 6 +- mlir/include/mlir/Dialect/Linalg/IR/LinalgOps.td | 197 +- .../mlir/Dialect/Linalg/IR/LinalgStructuredOps.td | 38 +- .../Linalg/IR/LinalgStructuredOpsInterface.td | 1051 - mlir/include/mlir/Dialect/Linalg/IR/LinalgTypes.h | 3 + mlir/include/mlir/Dialect/Linalg/Passes.h | 9 + .../Dialect/Linalg/Transforms/CodegenStrategy.h | 214 +- .../mlir/Dialect/Linalg/Transforms/Hoisting.h | 45 + .../mlir/Dialect/Linalg/Transforms/Transforms.h | 339 +- mlir/include/mlir/Dialect/Linalg/Utils/Utils.h | 6 + mlir/include/mlir/Dialect/SCF/Transforms.h | 6 +- mlir/include/mlir/Dialect/SCF/Utils.h | 7 + mlir/include/mlir/Dialect/SPIRV/IR/SPIRVBase.td | 41 +- mlir/include/mlir/Dialect/SPIRV/IR/SPIRVBitOps.td | 60 +- mlir/include/mlir/Dialect/SPIRV/IR/SPIRVCastOps.td | 10 +- .../mlir/Dialect/SPIRV/IR/SPIRVCompositeOps.td | 100 +- mlir/include/mlir/Dialect/SPIRV/IR/SPIRVGLSLOps.td | 40 + .../include/mlir/Dialect/SPIRV/IR/SPIRVGroupOps.td | 4 +- .../mlir/Dialect/SPIRV/IR/SPIRVLogicalOps.td | 163 +- .../mlir/Dialect/SPIRV/IR/SPIRVMatrixOps.td | 2 + .../mlir/Dialect/SPIRV/IR/SPIRVMemoryOps.td | 4 +- .../mlir/Dialect/SPIRV/IR/SPIRVNonUniformOps.td | 119 +- mlir/include/mlir/Dialect/SPIRV/IR/SPIRVOpTraits.h | 3 + .../mlir/Dialect/SPIRV/IR/SPIRVStructureOps.td | 83 +- .../mlir/Dialect/StandardOps/EDSC/Intrinsics.h | 16 +- mlir/include/mlir/Dialect/StandardOps/IR/Ops.h | 1 + mlir/include/mlir/Dialect/StandardOps/IR/Ops.td | 509 +- mlir/include/mlir/Dialect/Tensor/IR/Tensor.h | 2 + mlir/include/mlir/Dialect/Tensor/IR/TensorOps.td | 123 +- .../mlir/Dialect/Tensor/Transforms/Passes.td | 1 + .../mlir/Dialect/Utils/StructuredOpsUtils.h | 4 +- mlir/include/mlir/Dialect/Vector/VectorOps.h | 17 + mlir/include/mlir/ExecutionEngine/AsyncRuntime.h | 60 +- mlir/include/mlir/ExecutionEngine/CRunnerUtils.h | 24 +- .../include/mlir/ExecutionEngine/ExecutionEngine.h | 61 +- mlir/include/mlir/IR/AffineExpr.h | 10 +- mlir/include/mlir/IR/AffineExprVisitor.h | 30 +- mlir/include/mlir/IR/AffineMap.h | 79 +- mlir/include/mlir/IR/BlockAndValueMapping.h | 8 + mlir/include/mlir/IR/Builders.h | 2 + mlir/include/mlir/IR/BuiltinAttributes.h | 25 +- mlir/include/mlir/IR/BuiltinOps.h | 2 + mlir/include/mlir/IR/BuiltinOps.td | 51 + mlir/include/mlir/IR/BuiltinTypes.h | 13 +- mlir/include/mlir/IR/BuiltinTypes.td | 14 + mlir/include/mlir/IR/Diagnostics.h | 77 +- mlir/include/mlir/IR/FunctionSupport.h | 27 +- mlir/include/mlir/IR/Identifier.h | 22 +- mlir/include/mlir/IR/ImplicitLocOpBuilder.h | 15 +- mlir/include/mlir/IR/IntegerSet.h | 9 + mlir/include/mlir/IR/MLIRContext.h | 14 +- mlir/include/mlir/IR/OpAsmInterface.td | 2 +- mlir/include/mlir/IR/OpBase.td | 42 +- mlir/include/mlir/IR/OpDefinition.h | 115 +- mlir/include/mlir/IR/Operation.h | 2 +- mlir/include/mlir/IR/PatternMatch.h | 119 +- mlir/include/mlir/IR/SymbolInterfaces.td | 4 +- mlir/include/mlir/IR/SymbolTable.h | 22 +- mlir/include/mlir/IR/TypeUtilities.h | 5 + mlir/include/mlir/IR/Types.h | 2 + mlir/include/mlir/InitAllDialects.h | 2 + mlir/include/mlir/Interfaces/CMakeLists.txt | 1 + mlir/include/mlir/Interfaces/CastInterfaces.h | 22 + mlir/include/mlir/Interfaces/CastInterfaces.td | 51 + mlir/include/mlir/Interfaces/CopyOpInterface.td | 4 +- .../mlir/Interfaces/InferTypeOpInterface.td | 22 +- mlir/include/mlir/Interfaces/ViewLikeInterface.h | 115 +- mlir/include/mlir/Interfaces/ViewLikeInterface.td | 162 +- mlir/include/mlir/Pass/PassManager.h | 31 +- mlir/include/mlir/Support/LogicalResult.h | 54 +- mlir/include/mlir/Support/MlirOptMain.h | 5 + mlir/include/mlir/TableGen/OpTrait.h | 2 +- mlir/include/mlir/Transforms/DialectConversion.h | 67 +- mlir/include/mlir/Transforms/LoopFusionUtils.h | 49 +- mlir/include/mlir/Transforms/LoopUtils.h | 3 - mlir/include/mlir/Transforms/Passes.td | 105 + mlir/integration_test/CMakeLists.txt | 2 + .../CPU/microbench-linalg-async-parallel-for.mlir | 1 + .../Async/CPU/test-async-parallel-for-1d.mlir | 1 + .../Async/CPU/test-async-parallel-for-2d.mlir | 1 + .../Dialect/Linalg/CPU/benchmark_matmul.mlir | 104 + .../Linalg/CPU/benchmark_matmul_column_major.mlir | 101 + ...benchmark_matmul_column_major_as_row_major.mlir | 119 + .../Linalg/CPU/benchmark_matmul_i8_i8_i32.mlir | 102 + .../Dialect/Linalg/CPU/matmul-vs-matvec.mlir | 4 +- .../Dialect/Linalg/CPU/rank-reducing-subview.mlir | 2 +- .../Dialect/Linalg/CPU/test-conv-1d-call.mlir | 10 +- .../Dialect/Linalg/CPU/test-conv-1d-ncw-call.mlir | 10 +- .../Dialect/Linalg/CPU/test-conv-1d-nwc-call.mlir | 10 +- .../Dialect/Linalg/CPU/test-conv-2d-call.mlir | 10 +- .../Dialect/Linalg/CPU/test-conv-2d-nchw-call.mlir | 10 +- .../Dialect/Linalg/CPU/test-conv-2d-nhwc-call.mlir | 10 +- .../Dialect/Linalg/CPU/test-conv-3d-call.mlir | 10 +- .../Linalg/CPU/test-conv-3d-ncdhw-call.mlir | 10 +- .../Linalg/CPU/test-conv-3d-ndhwc-call.mlir | 10 +- .../CPU/test-subtensor-insert-multiple-uses.mlir | 2 +- .../Dialect/Linalg/CPU/test-subtensor-insert.mlir | 2 +- .../Dialect/Linalg/CPU/test-tensor-matmul.mlir | 8 +- .../Standard/CPU/test-ceil-floor-pos-neg.mlir | 2 +- .../Dialect/Standard/CPU/test_subview.mlir | 63 + .../Dialect/Vector/CPU/AVX512/lit.local.cfg | 15 + .../Vector/CPU/AVX512/test-vp2intersect-i32.mlir | 52 + .../Dialect/Vector/CPU/test-transfer-read-2d.mlir | 2 +- .../Dialect/Vector/CPU/test-transfer-to-loops.mlir | 2 +- .../Dialect/Vector/CPU/test-vector-distribute.mlir | 4 +- .../Sparse/CPU/frostt-example.mlir | 153 + .../Sparse/CPU/matrix-market-example.mlir | 135 +- mlir/integration_test/data/test.tns | 25 + mlir/integration_test/lit.site.cfg.py.in | 2 + mlir/lib/Analysis/AffineStructures.cpp | 323 +- mlir/lib/Analysis/CMakeLists.txt | 3 + mlir/lib/Analysis/LinearTransform.cpp | 165 + mlir/lib/Analysis/Presburger/CMakeLists.txt | 2 +- mlir/lib/Analysis/Presburger/Matrix.cpp | 13 + mlir/lib/Analysis/Presburger/Simplex.cpp | 69 +- mlir/lib/Analysis/PresburgerSet.cpp | 13 + mlir/lib/Analysis/SliceAnalysis.cpp | 3 +- mlir/lib/Analysis/Utils.cpp | 124 +- mlir/lib/Bindings/Python/.style.yapf | 4 + mlir/lib/Bindings/Python/BuiltinOps.td | 15 + mlir/lib/Bindings/Python/CMakeLists.txt | 7 + mlir/lib/Bindings/Python/IRModules.cpp | 560 +- mlir/lib/Bindings/Python/IRModules.h | 57 +- mlir/lib/Bindings/Python/mlir/dialects/__init__.py | 70 +- mlir/lib/Bindings/Python/mlir/dialects/_builtin.py | 94 + mlir/lib/Bindings/Python/mlir/dialects/_linalg.py | 27 + mlir/lib/CAPI/Dialect/Linalg.cpp | 2 +- mlir/lib/CAPI/Dialect/SCF.cpp | 2 +- mlir/lib/CAPI/Dialect/Shape.cpp | 2 +- mlir/lib/CAPI/Dialect/Standard.cpp | 2 +- mlir/lib/CAPI/Dialect/Tensor.cpp | 2 +- mlir/lib/CAPI/IR/BuiltinAttributes.cpp | 22 +- mlir/lib/CAPI/IR/CMakeLists.txt | 1 + mlir/lib/CAPI/IR/IR.cpp | 63 +- mlir/lib/CAPI/IR/IntegerSet.cpp | 103 + .../AVX512ToLLVM/ConvertAVX512ToLLVM.cpp | 27 +- .../AffineToStandard/AffineToStandard.cpp | 6 +- mlir/lib/Conversion/ArmSVEToLLVM/ArmSVEToLLVM.cpp | 43 + mlir/lib/Conversion/AsyncToLLVM/AsyncToLLVM.cpp | 1195 +- mlir/lib/Conversion/CMakeLists.txt | 2 + mlir/lib/Conversion/ComplexToLLVM/CMakeLists.txt | 19 + .../lib/Conversion/ComplexToLLVM/ComplexToLLVM.cpp | 302 + mlir/lib/Conversion/GPUCommon/CMakeLists.txt | 1 + .../GPUCommon/ConvertKernelFuncToBlob.cpp | 2 +- .../GPUCommon/ConvertLaunchFuncToRuntimeCalls.cpp | 6 +- .../Conversion/GPUToNVVM/LowerGpuOpsToNVVMOps.cpp | 4 +- .../GPUToROCDL/LowerGpuOpsToROCDLOps.cpp | 4 +- mlir/lib/Conversion/GPUToSPIRV/GPUToSPIRV.cpp | 3 +- .../ConvertGPULaunchFuncToVulkanLaunchFunc.cpp | 4 +- mlir/lib/Conversion/LinalgToLLVM/LinalgToLLVM.cpp | 102 +- mlir/lib/Conversion/PassDetail.h | 4 + mlir/lib/Conversion/SCFToGPU/CMakeLists.txt | 1 + mlir/lib/Conversion/SCFToGPU/SCFToGPUPass.cpp | 8 +- .../SPIRVToLLVM/ConvertLaunchFuncToLLVMCalls.cpp | 2 +- mlir/lib/Conversion/SPIRVToLLVM/SPIRVToLLVM.cpp | 31 +- mlir/lib/Conversion/ShapeToStandard/CMakeLists.txt | 1 + .../Conversion/ShapeToStandard/ShapeToStandard.cpp | 16 +- .../Conversion/StandardToLLVM/StandardToLLVM.cpp | 314 +- .../StandardToSPIRV/LegalizeStandardForSPIRV.cpp | 4 +- .../Conversion/StandardToSPIRV/StandardToSPIRV.cpp | 110 +- mlir/lib/Conversion/TosaToLinalg/CMakeLists.txt | 20 + mlir/lib/Conversion/TosaToLinalg/TosaToLinalg.cpp | 256 + .../Conversion/TosaToLinalg/TosaToLinalgPass.cpp | 59 + .../VectorToLLVM/ConvertVectorToLLVM.cpp | 56 +- .../VectorToLLVM/ConvertVectorToLLVMPass.cpp | 24 +- mlir/lib/Conversion/VectorToSCF/VectorToSCF.cpp | 2 +- .../lib/Conversion/VectorToSPIRV/VectorToSPIRV.cpp | 168 +- mlir/lib/Dialect/Affine/IR/AffineOps.cpp | 353 +- mlir/lib/Dialect/Affine/IR/AffineValueMap.cpp | 45 +- .../Affine/Transforms/AffineDataCopyGeneration.cpp | 8 +- mlir/lib/Dialect/Affine/Transforms/LoopTiling.cpp | 2 +- mlir/lib/Dialect/Affine/Transforms/LoopUnroll.cpp | 2 +- .../Dialect/Affine/Transforms/LoopUnrollAndJam.cpp | 2 +- .../Affine/Transforms/SimplifyAffineStructures.cpp | 2 +- .../Dialect/Affine/Transforms/SuperVectorize.cpp | 41 +- mlir/lib/Dialect/Affine/Utils/Utils.cpp | 31 +- mlir/lib/Dialect/Async/IR/Async.cpp | 120 +- .../Dialect/Async/Transforms/AsyncRefCounting.cpp | 13 +- .../Transforms/AsyncRefCountingOptimization.cpp | 12 +- .../Async/Transforms/AsyncToAsyncRuntime.cpp | 512 + mlir/lib/Dialect/Async/Transforms/CMakeLists.txt | 1 + mlir/lib/Dialect/CMakeLists.txt | 1 + .../PDL => lib/Dialect/Complex}/CMakeLists.txt | 0 mlir/lib/Dialect/Complex/IR/CMakeLists.txt | 14 + mlir/lib/Dialect/Complex/IR/ComplexDialect.cpp | 16 + mlir/lib/Dialect/Complex/IR/ComplexOps.cpp | 19 + .../Dialect/GPU/Transforms/ParallelLoopMapper.cpp | 4 +- mlir/lib/Dialect/LLVMIR/IR/LLVMDialect.cpp | 51 +- mlir/lib/Dialect/LLVMIR/IR/LLVMTypeSyntax.cpp | 45 +- mlir/lib/Dialect/LLVMIR/IR/LLVMTypes.cpp | 19 +- .../Dialect/Linalg/Analysis/DependenceAnalysis.cpp | 46 +- mlir/lib/Dialect/Linalg/IR/CMakeLists.txt | 3 +- mlir/lib/Dialect/Linalg/IR/LinalgInterfaces.cpp | 435 + mlir/lib/Dialect/Linalg/IR/LinalgOps.cpp | 639 +- mlir/lib/Dialect/Linalg/IR/LinalgTypes.cpp | 3 - mlir/lib/Dialect/Linalg/Transforms/Bufferize.cpp | 20 +- mlir/lib/Dialect/Linalg/Transforms/CMakeLists.txt | 1 + .../Dialect/Linalg/Transforms/CodegenStrategy.cpp | 35 +- .../lib/Dialect/Linalg/Transforms/DropUnitDims.cpp | 19 +- mlir/lib/Dialect/Linalg/Transforms/Fusion.cpp | 266 +- .../Dialect/Linalg/Transforms/FusionOnTensors.cpp | 72 +- .../Dialect/Linalg/Transforms/Generalization.cpp | 21 +- mlir/lib/Dialect/Linalg/Transforms/Hoisting.cpp | 221 +- mlir/lib/Dialect/Linalg/Transforms/Interchange.cpp | 4 +- mlir/lib/Dialect/Linalg/Transforms/Loops.cpp | 2 +- mlir/lib/Dialect/Linalg/Transforms/Promotion.cpp | 38 +- .../Dialect/Linalg/Transforms/Sparsification.cpp | 243 +- mlir/lib/Dialect/Linalg/Transforms/Tiling.cpp | 40 +- mlir/lib/Dialect/Linalg/Transforms/Transforms.cpp | 321 +- .../Dialect/Linalg/Transforms/Vectorization.cpp | 866 +- mlir/lib/Dialect/Linalg/Utils/Utils.cpp | 25 + mlir/lib/Dialect/Quant/Transforms/ConvertConst.cpp | 2 +- .../Dialect/Quant/Transforms/ConvertSimQuant.cpp | 2 +- mlir/lib/Dialect/SCF/SCF.cpp | 2 +- .../Dialect/SCF/Transforms/ParallelLoopTiling.cpp | 30 +- mlir/lib/Dialect/SCF/Transforms/Utils.cpp | 22 + mlir/lib/Dialect/SPIRV/IR/SPIRVOps.cpp | 81 + .../SPIRV/Transforms/LowerABIAttributesPass.cpp | 2 +- .../Dialect/SPIRV/Transforms/SPIRVConversion.cpp | 9 +- mlir/lib/Dialect/Shape/IR/CMakeLists.txt | 1 + mlir/lib/Dialect/Shape/IR/Shape.cpp | 16 +- .../Shape/Transforms/RemoveShapeConstraints.cpp | 2 +- mlir/lib/Dialect/StandardOps/CMakeLists.txt | 1 + mlir/lib/Dialect/StandardOps/IR/Ops.cpp | 1018 +- .../Dialect/StandardOps/Transforms/Bufferize.cpp | 97 +- .../Transforms/DecomposeCallGraphTypes.cpp | 10 +- .../Dialect/StandardOps/Transforms/ExpandOps.cpp | 9 +- mlir/lib/Dialect/Tensor/IR/CMakeLists.txt | 2 + mlir/lib/Dialect/Tensor/IR/TensorOps.cpp | 233 +- mlir/lib/Dialect/Tensor/Transforms/Bufferize.cpp | 96 +- mlir/lib/Dialect/Tensor/Transforms/CMakeLists.txt | 1 + mlir/lib/Dialect/Tensor/Transforms/PassDetail.h | 4 + .../Tosa/Transforms/TosaMakeBroadcastable.cpp | 2 +- mlir/lib/Dialect/Vector/VectorOps.cpp | 29 +- mlir/lib/Dialect/Vector/VectorTransforms.cpp | 445 +- mlir/lib/ExecutionEngine/AsyncRuntime.cpp | 73 +- mlir/lib/ExecutionEngine/CMakeLists.txt | 13 +- mlir/lib/ExecutionEngine/CRunnerUtils.cpp | 23 + mlir/lib/ExecutionEngine/ExecutionEngine.cpp | 3 +- mlir/lib/ExecutionEngine/RunnerUtils.cpp | 23 - mlir/lib/ExecutionEngine/SparseUtils.cpp | 274 +- mlir/lib/IR/AffineExpr.cpp | 20 + mlir/lib/IR/AffineMap.cpp | 41 +- mlir/lib/IR/AsmPrinter.cpp | 25 +- mlir/lib/IR/Builders.cpp | 16 +- mlir/lib/IR/BuiltinAttributes.cpp | 23 +- mlir/lib/IR/BuiltinDialect.cpp | 51 +- mlir/lib/IR/BuiltinTypes.cpp | 37 +- mlir/lib/IR/CMakeLists.txt | 2 + mlir/lib/IR/FunctionSupport.cpp | 32 + mlir/lib/IR/MLIRContext.cpp | 67 +- mlir/lib/IR/Operation.cpp | 68 +- mlir/lib/IR/PatternMatch.cpp | 83 +- mlir/lib/IR/SymbolTable.cpp | 28 +- mlir/lib/IR/TypeUtilities.cpp | 12 + mlir/lib/IR/Types.cpp | 2 + mlir/lib/Interfaces/CMakeLists.txt | 2 + mlir/lib/Interfaces/CastInterfaces.cpp | 17 + mlir/lib/Interfaces/InferTypeOpInterface.cpp | 6 +- mlir/lib/Interfaces/ViewLikeInterface.cpp | 150 +- mlir/lib/Parser/AttributeParser.cpp | 4 +- mlir/lib/Parser/TokenKinds.def | 2 + mlir/lib/Parser/TypeParser.cpp | 8 +- mlir/lib/Pass/Pass.cpp | 117 +- mlir/lib/Rewrite/ByteCode.cpp | 1 + mlir/lib/Support/MlirOptMain.cpp | 4 +- mlir/lib/TableGen/OpTrait.cpp | 7 +- mlir/lib/Target/LLVMIR/ConvertFromLLVMIR.cpp | 4 +- mlir/lib/Target/LLVMIR/ModuleTranslation.cpp | 6 +- mlir/lib/Target/LLVMIR/TypeTranslation.cpp | 12 +- .../SPIRV/Deserialization/DeserializeOps.cpp | 5 +- .../Target/SPIRV/Deserialization/Deserializer.cpp | 54 +- .../Target/SPIRV/Deserialization/Deserializer.h | 8 +- mlir/lib/Target/SPIRV/Serialization/CMakeLists.txt | 2 + .../Target/SPIRV/Serialization/Serialization.cpp | 2226 +- .../Target/SPIRV/Serialization/SerializeOps.cpp | 712 + mlir/lib/Target/SPIRV/Serialization/Serializer.cpp | 1157 + mlir/lib/Target/SPIRV/Serialization/Serializer.h | 448 + mlir/lib/Transforms/BufferDeallocation.cpp | 32 +- mlir/lib/Transforms/Canonicalizer.cpp | 2 +- mlir/lib/Transforms/Inliner.cpp | 2 +- mlir/lib/Transforms/LoopFusion.cpp | 710 +- mlir/lib/Transforms/NormalizeMemRefs.cpp | 2 +- mlir/lib/Transforms/SCCP.cpp | 2 +- mlir/lib/Transforms/Utils/DialectConversion.cpp | 137 +- mlir/lib/Transforms/Utils/FoldUtils.cpp | 2 + .../Utils/GreedyPatternRewriteDriver.cpp | 2 +- mlir/lib/Transforms/Utils/LoopFusionUtils.cpp | 49 +- mlir/lib/Transforms/Utils/LoopUtils.cpp | 64 +- mlir/lib/Translation/Translation.cpp | 2 +- mlir/test/Analysis/test-dominance.mlir | 4 +- mlir/test/Analysis/test-liveness.mlir | 2 +- mlir/test/Bindings/Python/.style.yapf | 4 + mlir/test/Bindings/Python/dialects/builtin.py | 69 + mlir/test/Bindings/Python/dialects/linalg.py | 57 + mlir/test/Bindings/Python/insertion_point.py | 15 + mlir/test/Bindings/Python/ir_integer_set.py | 128 + mlir/test/Bindings/Python/ir_types.py | 6 +- mlir/test/Bindings/Python/ods_helpers.py | 210 + mlir/test/CAPI/ir.c | 169 +- mlir/test/CMakeLists.txt | 8 +- .../Conversion/AVX512ToLLVM/convert-to-llvm.mlir | 10 + .../Conversion/AffineToStandard/lower-affine.mlir | 54 +- .../Conversion/ArmSVEToLLVM/convert-to-llvm.mlir | 2 +- .../AsyncToLLVM/convert-coro-to-llvm.mlir | 83 + .../AsyncToLLVM/convert-runtime-to-llvm.mlir | 160 + .../Conversion/AsyncToLLVM/convert-to-llvm.mlir | 76 +- .../Conversion/ComplexToLLVM/convert-to-llvm.mlir | 141 + .../Conversion/ComplexToLLVM/full-conversion.mlir | 71 + mlir/test/Conversion/GPUToNVVM/gpu-to-nvvm.mlir | 15 + mlir/test/Conversion/GPUToROCDL/gpu-to-rocdl.mlir | 15 + .../Conversion/LinalgToSPIRV/linalg-to-spirv.mlir | 2 +- .../LinalgToVector/linalg-to-vector.mlir | 15 +- .../Conversion/OpenMPToLLVM/convert-to-llvmir.mlir | 2 +- mlir/test/Conversion/SCFToGPU/parallel_loop.mlir | 4 +- .../Conversion/SCFToStandard/convert-to-cfg.mlir | 18 +- .../ShapeToStandard/convert-shape-constraints.mlir | 8 +- .../ShapeToStandard/shape-to-standard.mlir | 50 +- .../convert-nd-vector-to-llvmir.mlir | 49 + .../StandardToLLVM/convert-to-llvmir.mlir | 265 +- .../StandardToSPIRV/std-ops-to-spirv.mlir | 180 +- .../StandardToSPIRV/std-types-to-spirv.mlir | 9 +- .../Conversion/TosaToLinalg/tosa-to-linalg.mlir | 194 + .../VectorToLLVM/vector-mask-to-llvm.mlir | 54 +- .../VectorToLLVM/vector-reduction-to-llvm.mlir | 16 +- .../Conversion/VectorToLLVM/vector-to-llvm.mlir | 1048 +- .../Conversion/VectorToSCF/vector-to-loops.mlir | 20 +- mlir/test/Conversion/VectorToSPIRV/simple.mlir | 58 + mlir/test/Dialect/AVX512/roundtrip.mlir | 10 + .../Affine/SuperVectorize/normalize_maps.mlir | 58 - mlir/test/Dialect/Affine/affine-data-copy.mlir | 12 +- mlir/test/Dialect/Affine/canonicalize.mlir | 267 +- mlir/test/Dialect/Affine/parallelize.mlir | 4 +- .../Async/async-ref-counting-optimization.mlir | 61 +- mlir/test/Dialect/Async/async-ref-counting.mlir | 72 +- .../test/Dialect/Async/async-to-async-runtime.mlir | 303 + mlir/test/Dialect/Async/coro.mlir | 58 + mlir/test/Dialect/Async/ops.mlir | 14 - mlir/test/Dialect/Async/runtime.mlir | 130 + mlir/test/Dialect/Async/verify.mlir | 2 +- mlir/test/Dialect/Builtin/canonicalize.mlir | 25 + mlir/test/Dialect/Builtin/invalid.mlir | 11 + mlir/test/Dialect/Builtin/ops.mlir | 20 + mlir/test/Dialect/Complex/ops.mlir | 33 + mlir/test/Dialect/GPU/all-reduce-max.mlir | 48 +- mlir/test/Dialect/GPU/all-reduce.mlir | 8 +- mlir/test/Dialect/LLVMIR/dialect-cast.mlir | 49 +- mlir/test/Dialect/LLVMIR/roundtrip.mlir | 8 +- mlir/test/Dialect/LLVMIR/types-invalid.mlir | 28 +- mlir/test/Dialect/LLVMIR/types.mlir | 12 - mlir/test/Dialect/Linalg/canonicalize.mlir | 295 +- mlir/test/Dialect/Linalg/codegen-strategy.mlir | 3 + .../Linalg/convert-elementwise-to-linalg.mlir | 8 +- .../test/Dialect/Linalg/drop-unit-extent-dims.mlir | 23 + mlir/test/Dialect/Linalg/fusion-pattern.mlir | 20 +- mlir/test/Dialect/Linalg/fusion-sequence.mlir | 114 +- .../test/Dialect/Linalg/fusion-tensor-pattern.mlir | 142 + mlir/test/Dialect/Linalg/fusion.mlir | 30 +- mlir/test/Dialect/Linalg/generalize-named-ops.mlir | 26 + mlir/test/Dialect/Linalg/hoist-padding.mlir | 102 + mlir/test/Dialect/Linalg/invalid.mlir | 118 +- mlir/test/Dialect/Linalg/llvm.mlir | 69 +- mlir/test/Dialect/Linalg/loops.mlir | 18 +- mlir/test/Dialect/Linalg/named-ops.mlir | 56 + mlir/test/Dialect/Linalg/promote.mlir | 29 +- mlir/test/Dialect/Linalg/reshape_fusion.mlir | 130 +- mlir/test/Dialect/Linalg/roundtrip.mlir | 121 +- mlir/test/Dialect/Linalg/sparse_1d.mlir | 1149 +- mlir/test/Dialect/Linalg/sparse_2d.mlir | 1576 +- mlir/test/Dialect/Linalg/sparse_3d.mlir | 1611 +- mlir/test/Dialect/Linalg/sparse_invalid.mlir | 79 +- mlir/test/Dialect/Linalg/sparse_nd.mlir | 96 + mlir/test/Dialect/Linalg/sparse_parallel.mlir | 18 +- mlir/test/Dialect/Linalg/sparse_storage.mlir | 45 +- mlir/test/Dialect/Linalg/sparse_vector.mlir | 310 + mlir/test/Dialect/Linalg/tile-and-distribute.mlir | 8 +- mlir/test/Dialect/Linalg/tile-and-pad-tensors.mlir | 41 + mlir/test/Dialect/Linalg/tile-tensors.mlir | 119 +- mlir/test/Dialect/Linalg/transform-patterns.mlir | 31 +- mlir/test/Dialect/Linalg/vectorization.mlir | 296 +- mlir/test/Dialect/SCF/canonicalize.mlir | 24 +- mlir/test/Dialect/SCF/for-loop-specialization.mlir | 2 +- mlir/test/Dialect/SCF/ops.mlir | 20 +- .../Dialect/SCF/parallel-loop-specialization.mlir | 4 +- mlir/test/Dialect/SPIRV/IR/availability.mlir | 2 +- mlir/test/Dialect/SPIRV/IR/barrier-ops.mlir | 18 +- mlir/test/Dialect/SPIRV/IR/composite-ops.mlir | 28 + mlir/test/Dialect/SPIRV/IR/glsl-ops.mlir | 20 + mlir/test/Dialect/SPIRV/IR/group-ops.mlir | 18 +- mlir/test/Dialect/SPIRV/IR/logical-ops.mlir | 34 + mlir/test/Dialect/SPIRV/IR/non-uniform-ops.mlir | 26 +- mlir/test/Dialect/SPIRV/IR/target-env.mlir | 2 +- .../Dialect/SPIRV/Transforms/vce-deduction.mlir | 2 +- mlir/test/Dialect/Shape/canonicalize.mlir | 15 +- mlir/test/Dialect/Standard/bufferize.mlir | 83 - mlir/test/Dialect/Standard/canonicalize.mlir | 30 +- mlir/test/Dialect/Standard/expand-ops.mlir | 26 +- mlir/test/Dialect/Standard/expand-tanh.mlir | 2 +- mlir/test/Dialect/Standard/invalid.mlir | 68 +- mlir/test/Dialect/Standard/ops.mlir | 12 - mlir/test/Dialect/Tensor/bufferize.mlir | 86 +- mlir/test/Dialect/Tensor/canonicalize.mlir | 132 + mlir/test/Dialect/Tensor/invalid.mlir | 84 + mlir/test/Dialect/Tensor/ops.mlir | 32 + mlir/test/Dialect/Vector/canonicalize.mlir | 14 + .../Dialect/Vector/vector-contract-transforms.mlir | 10 +- .../Vector/vector-transfer-full-partial-split.mlir | 32 +- mlir/test/Dialect/Vector/vector-transforms.mlir | 169 +- mlir/test/EDSC/builder-api-test.cpp | 46 +- mlir/test/IR/core-ops.mlir | 122 +- mlir/test/IR/invalid-ops.mlir | 142 +- mlir/test/IR/invalid.mlir | 2 +- mlir/test/IR/locations.mlir | 14 + mlir/test/IR/parser.mlir | 2 + mlir/test/IR/print-attr-type-aliases.mlir | 6 +- mlir/test/Target/SPIRV/barrier-ops.mlir | 16 +- mlir/test/Target/SPIRV/composite-op.mlir | 5 + mlir/test/Target/SPIRV/glsl-ops.mlir | 6 + mlir/test/Target/SPIRV/group-ops.mlir | 8 +- mlir/test/Target/SPIRV/image.mlir | 12 + mlir/test/Target/SPIRV/logical-ops.mlir | 8 + mlir/test/Target/SPIRV/non-uniform-ops.mlir | 12 +- mlir/test/Target/avx512.mlir | 20 + mlir/test/Target/llvmir-intrinsics.mlir | 81 + mlir/test/Target/llvmir-types.mlir | 4 +- mlir/test/Target/llvmir.mlir | 10 + mlir/test/Target/openmp-llvm.mlir | 36 +- mlir/test/Target/vector-to-llvm-ir.mlir | 2 +- mlir/test/Transforms/buffer-deallocation.mlir | 45 +- mlir/test/Transforms/buffer-hoisting.mlir | 14 +- mlir/test/Transforms/buffer-loop-hoisting.mlir | 14 +- mlir/test/Transforms/canonicalize-block-merge.mlir | 4 +- mlir/test/Transforms/canonicalize.mlir | 103 +- mlir/test/Transforms/constant-fold.mlir | 116 +- mlir/test/Transforms/copy-removal.mlir | 6 +- mlir/test/Transforms/cse.mlir | 8 +- mlir/test/Transforms/loop-fusion.mlir | 254 +- mlir/test/Transforms/parallel-loop-collapsing.mlir | 42 +- mlir/test/Transforms/parametric-tiling.mlir | 8 +- mlir/test/Transforms/promote-buffers-to-stack.mlir | 8 +- mlir/test/Transforms/sccp-callgraph.mlir | 2 +- mlir/test/Transforms/sccp-structured.mlir | 2 +- mlir/test/Transforms/sccp.mlir | 2 +- .../single-parallel-loop-collapsing.mlir | 11 +- mlir/test/Transforms/test-canonicalize.mlir | 19 +- .../Transforms/test-legalize-type-conversion.mlir | 35 + .../test-pattern-selective-replacement.mlir | 15 + .../test/lib/Dialect/Affine/TestAffineDataCopy.cpp | 8 +- .../lib/Dialect/Affine/TestVectorizationUtils.cpp | 47 +- .../lib/Dialect/SPIRV/TestGLSLCanonicalization.cpp | 2 +- mlir/test/lib/Dialect/Test/TestDialect.cpp | 4 + mlir/test/lib/Dialect/Test/TestOps.td | 41 + mlir/test/lib/Dialect/Test/TestPatterns.cpp | 113 +- mlir/test/lib/Dialect/Test/TestTraits.cpp | 3 +- mlir/test/lib/Dialect/Tosa/TosaTestPasses.cpp | 2 +- mlir/test/lib/IR/TestSlicing.cpp | 2 +- mlir/test/lib/Transforms/TestConvVectorization.cpp | 13 +- mlir/test/lib/Transforms/TestDynamicPipeline.cpp | 4 +- mlir/test/lib/Transforms/TestExpandTanh.cpp | 2 +- mlir/test/lib/Transforms/TestGpuRewrite.cpp | 2 +- .../lib/Transforms/TestLinalgCodegenStrategy.cpp | 115 +- .../lib/Transforms/TestLinalgFusionTransforms.cpp | 159 +- mlir/test/lib/Transforms/TestLinalgTransforms.cpp | 209 +- mlir/test/lib/Transforms/TestLoopUnrolling.cpp | 5 +- mlir/test/lib/Transforms/TestMemRefBoundCheck.cpp | 2 +- mlir/test/lib/Transforms/TestSCFUtils.cpp | 2 +- mlir/test/lib/Transforms/TestSparsification.cpp | 8 +- mlir/test/lib/Transforms/TestVectorTransforms.cpp | 22 +- mlir/test/lit.cfg.py | 4 + mlir/test/mlir-cpu-runner/CMakeLists.txt | 12 - mlir/test/mlir-cpu-runner/async-group.mlir | 1 + mlir/test/mlir-cpu-runner/async-value.mlir | 1 + mlir/test/mlir-cpu-runner/async.mlir | 2 + .../test/mlir-cpu-runner/include/mlir_test_cblas.h | 49 - .../include/mlir_test_cblas_interface.h | 59 - .../mlir-cpu-runner/linalg_integration_test.mlir | 99 - mlir/test/mlir-cpu-runner/mlir_test_cblas.cpp | 46 - .../mlir-cpu-runner/mlir_test_cblas_interface.cpp | 107 - mlir/test/mlir-cpu-runner/sgemm_naive_codegen.mlir | 9 +- mlir/test/mlir-cpu-runner/unranked_memref.mlir | 7 +- mlir/test/mlir-cpu-runner/utils.mlir | 8 +- mlir/test/mlir-cuda-runner/all-reduce-and.mlir | 6 +- mlir/test/mlir-cuda-runner/all-reduce-max.mlir | 6 +- mlir/test/mlir-cuda-runner/all-reduce-min.mlir | 6 +- mlir/test/mlir-cuda-runner/all-reduce-op.mlir | 6 +- mlir/test/mlir-cuda-runner/all-reduce-or.mlir | 6 +- mlir/test/mlir-cuda-runner/all-reduce-region.mlir | 6 +- mlir/test/mlir-cuda-runner/all-reduce-xor.mlir | 6 +- mlir/test/mlir-cuda-runner/async.mlir | 66 + mlir/test/mlir-cuda-runner/gpu-to-cubin.mlir | 6 +- .../test/mlir-cuda-runner/multiple-all-reduce.mlir | 6 +- mlir/test/mlir-cuda-runner/shuffle.mlir | 6 +- mlir/test/mlir-cuda-runner/two-modules.mlir | 6 +- .../mlir-linalg-ods-gen/test-linalg-ods-gen.tc | 49 + mlir/test/mlir-opt/commandline.mlir | 1 + mlir/test/mlir-rocm-runner/gpu-to-hsaco.mlir | 6 +- mlir/test/mlir-rocm-runner/two-modules.mlir | 6 +- mlir/test/mlir-rocm-runner/vecadd.mlir | 6 +- mlir/test/mlir-rocm-runner/vector-transferops.mlir | 6 +- mlir/test/mlir-tblgen/op-decl.td | 13 + mlir/test/mlir-tblgen/op-format-spec.td | 10 +- mlir/test/mlir-tblgen/op-format.mlir | 28 +- mlir/test/mlir-tblgen/op-python-bindings.td | 88 +- mlir/test/mlir-tblgen/types.mlir | 6 +- mlir/tools/CMakeLists.txt | 3 +- mlir/tools/mlir-cuda-runner/CMakeLists.txt | 12 +- .../mlir-cuda-runner/cuda-runtime-wrappers.cpp | 32 +- mlir/tools/mlir-cuda-runner/mlir-cuda-runner.cpp | 18 +- mlir/tools/mlir-linalg-ods-gen/CMakeLists.txt | 15 + .../mlir-linalg-ods-gen/mlir-linalg-ods-gen.cpp | 433 +- mlir/tools/mlir-opt/mlir-opt.cpp | 2 + mlir/tools/mlir-rocm-runner/CMakeLists.txt | 9 +- .../mlir-rocm-runner/rocm-runtime-wrappers.cpp | 41 +- mlir/tools/mlir-tblgen/OpDefinitionsGen.cpp | 10 +- mlir/tools/mlir-tblgen/OpFormatGen.cpp | 365 +- mlir/tools/mlir-tblgen/OpPythonBindingGen.cpp | 172 +- mlir/tools/mlir-tblgen/RewriterGen.cpp | 6 +- mlir/tools/mlir-tblgen/SPIRVUtilsGen.cpp | 14 +- mlir/tools/mlir-tblgen/StructsGen.cpp | 2 +- mlir/tools/mlir-vulkan-runner/VulkanRuntime.cpp | 2 +- mlir/unittests/Analysis/AffineStructuresTest.cpp | 209 +- mlir/unittests/Analysis/CMakeLists.txt | 1 + mlir/unittests/Analysis/LinearTransformTest.cpp | 87 + mlir/unittests/Analysis/PresburgerSetTest.cpp | 80 +- mlir/unittests/CMakeLists.txt | 1 + .../Dialect/SPIRV/DeserializationTest.cpp | 6 +- mlir/unittests/ExecutionEngine/CMakeLists.txt | 12 + mlir/unittests/ExecutionEngine/Invoke.cpp | 92 + mlir/unittests/IR/AttributeTest.cpp | 11 + mlir/unittests/TableGen/StructsGenTest.cpp | 8 +- mlir/utils/gdb-scripts/prettyprinters.py | 2 + mlir/utils/spirv/define_inst.sh | 2 +- mlir/utils/spirv/define_opcodes.sh | 2 +- mlir/utils/spirv/gen_spirv_dialect.py | 10 +- openmp/CMakeLists.txt | 11 +- openmp/README.rst | 6 +- openmp/cmake/OpenMPTesting.cmake | 8 +- openmp/docs/ReleaseNotes.rst | 53 +- openmp/docs/SupportAndFAQ.rst | 32 +- openmp/docs/design/Runtimes.rst | 152 +- openmp/libomptarget/CMakeLists.txt | 12 +- .../Modules/LibomptargetGetDependencies.cmake | 43 +- .../Modules/LibomptargetNVPTXBitcodeLibrary.cmake | 111 - .../libomptarget/deviceRTLs/amdgcn/CMakeLists.txt | 2 - .../deviceRTLs/amdgcn/src/amdgcn_locks.hip | 3 + .../deviceRTLs/amdgcn/src/amdgcn_smid.hip | 3 + .../deviceRTLs/amdgcn/src/hip_atomics.h | 41 - .../deviceRTLs/amdgcn/src/target_impl.h | 89 +- .../deviceRTLs/amdgcn/src/target_impl.hip | 110 +- openmp/libomptarget/deviceRTLs/common/allocator.h | 44 + openmp/libomptarget/deviceRTLs/common/debug.h | 11 +- openmp/libomptarget/deviceRTLs/common/omptarget.h | 54 +- openmp/libomptarget/deviceRTLs/common/omptargeti.h | 2 - .../libomptarget/deviceRTLs/common/src/cancel.cu | 3 + .../libomptarget/deviceRTLs/common/src/critical.cu | 3 + .../deviceRTLs/common/src/data_sharing.cu | 3 + .../libomptarget/deviceRTLs/common/src/libcall.cu | 9 +- openmp/libomptarget/deviceRTLs/common/src/loop.cu | 4 +- .../libomptarget/deviceRTLs/common/src/omp_data.cu | 41 +- .../deviceRTLs/common/src/omptarget.cu | 3 + .../libomptarget/deviceRTLs/common/src/parallel.cu | 3 + .../deviceRTLs/common/src/reduction.cu | 15 +- .../libomptarget/deviceRTLs/common/src/support.cu | 2 + openmp/libomptarget/deviceRTLs/common/src/sync.cu | 3 + openmp/libomptarget/deviceRTLs/common/src/task.cu | 3 + .../libomptarget/deviceRTLs/common/state-queuei.h | 1 - .../libomptarget/deviceRTLs/common/target_atomic.h | 38 - openmp/libomptarget/deviceRTLs/interface.h | 1 - .../libomptarget/deviceRTLs/nvptx/CMakeLists.txt | 343 +- .../deviceRTLs/nvptx/src/nvptx_interface.h | 3 +- .../deviceRTLs/nvptx/src/target_impl.cu | 172 +- .../deviceRTLs/nvptx/src/target_impl.h | 148 +- .../deviceRTLs/nvptx/test/CMakeLists.txt | 2 +- openmp/libomptarget/deviceRTLs/nvptx/test/lit.cfg | 4 +- openmp/libomptarget/deviceRTLs/target_interface.h | 79 + openmp/libomptarget/include/Debug.h | 14 +- openmp/libomptarget/include/SourceInfo.h | 89 +- openmp/libomptarget/include/dlwrap.h | 277 + openmp/libomptarget/plugins/CMakeLists.txt | 2 + openmp/libomptarget/plugins/amdgpu/impl/data.cpp | 1 - openmp/libomptarget/plugins/amdgpu/impl/machine.h | 5 +- openmp/libomptarget/plugins/amdgpu/impl/rt.h | 6 - openmp/libomptarget/plugins/amdgpu/impl/system.cpp | 6 +- openmp/libomptarget/plugins/amdgpu/src/rtl.cpp | 63 +- openmp/libomptarget/plugins/cuda/CMakeLists.txt | 40 +- .../plugins/cuda/dynamic_cuda/cuda.cpp | 129 + .../libomptarget/plugins/cuda/dynamic_cuda/cuda.h | 93 + openmp/libomptarget/plugins/cuda/src/rtl.cpp | 9 +- openmp/libomptarget/plugins/exports | 2 + openmp/libomptarget/plugins/remote/CMakeLists.txt | 54 + openmp/libomptarget/plugins/remote/include/Utils.h | 114 + .../plugins/remote/include/openmp.proto | 164 + openmp/libomptarget/plugins/remote/lib/Utils.cpp | 316 + .../plugins/remote/server/CMakeLists.txt | 31 + .../plugins/remote/server/OffloadingServer.cpp | 52 + .../libomptarget/plugins/remote/server/Server.cpp | 424 + openmp/libomptarget/plugins/remote/server/Server.h | 114 + .../libomptarget/plugins/remote/src/CMakeLists.txt | 42 + openmp/libomptarget/plugins/remote/src/Client.cpp | 789 + openmp/libomptarget/plugins/remote/src/Client.h | 167 + openmp/libomptarget/plugins/remote/src/rtl.cpp | 170 + openmp/libomptarget/src/CMakeLists.txt | 2 + openmp/libomptarget/src/device.cpp | 18 +- openmp/libomptarget/src/interface.cpp | 63 +- openmp/libomptarget/src/omptarget.cpp | 234 +- openmp/libomptarget/src/private.h | 77 +- openmp/libomptarget/src/rtl.cpp | 13 +- openmp/libomptarget/src/rtl.h | 18 +- .../test/mapping/declare_mapper_api.cpp | 12 +- openmp/libomptarget/test/offloading/assert.cpp | 8 + openmp/libomptarget/test/offloading/bug49021.cpp | 85 + openmp/runtime/CMakeLists.txt | 3 + openmp/runtime/cmake/LibompGetArchitecture.cmake | 14 +- openmp/runtime/src/CMakeLists.txt | 27 +- openmp/runtime/src/dllexports | 4 + openmp/runtime/src/i18n/en_US.txt | 30 +- openmp/runtime/src/include/omp.h.var | 6 + openmp/runtime/src/include/omp_lib.f90.var | 20 + openmp/runtime/src/include/omp_lib.h.var | 22 + openmp/runtime/src/kmp.h | 89 +- openmp/runtime/src/kmp_affinity.cpp | 1448 +- openmp/runtime/src/kmp_atomic.cpp | 5 +- openmp/runtime/src/kmp_barrier.cpp | 15 +- openmp/runtime/src/kmp_config.h.cmake | 2 + openmp/runtime/src/kmp_dispatch.cpp | 2 +- openmp/runtime/src/kmp_ftn_entry.h | 43 + openmp/runtime/src/kmp_ftn_os.h | 16 + openmp/runtime/src/kmp_global.cpp | 7 + openmp/runtime/src/kmp_runtime.cpp | 201 +- openmp/runtime/src/kmp_settings.cpp | 651 +- openmp/runtime/src/kmp_taskdeps.cpp | 28 +- openmp/runtime/src/kmp_taskdeps.h | 20 +- openmp/runtime/src/kmp_tasking.cpp | 151 +- openmp/runtime/src/kmp_wait_release.h | 20 + openmp/runtime/src/ompt-general.cpp | 2 +- openmp/runtime/src/z_Linux_util.cpp | 164 +- openmp/runtime/src/z_Windows_NT_util.cpp | 57 +- .../test/affinity/omp-places-invalid-syntax.c | 11 + openmp/runtime/test/api/omp_alloc_null_fb.c | 4 +- openmp/runtime/test/api/omp_nteams_api.c | 26 + openmp/runtime/test/api/omp_nteams_api_env.c | 24 + openmp/runtime/test/api/omp_nteams_api_env2.c | 26 + openmp/runtime/test/barrier/omp_barrier.c | 3 + openmp/runtime/test/env/kmp_set_dispatch_buf.c | 2 +- openmp/runtime/test/env/omp51_alloc_env.c | 31 + openmp/runtime/test/env/omp_alloc_env_invalid.c | 16 + openmp/runtime/test/lit.cfg | 2 +- .../runtime/test/tasking/bug_taskwait_detach.cpp | 115 + .../test/tasking/hidden_helper_task/common.h | 59 + .../test/tasking/hidden_helper_task/depend.cpp | 131 + .../test/tasking/hidden_helper_task/gtid.cpp | 132 + .../test/tasking/hidden_helper_task/taskgroup.cpp | 78 + .../test/worksharing/for/kmp_sch_simd_guided.c | 17 + .../test/worksharing/for/kmp_set_dispatch_buf.c | 2 +- openmp/www/index.html | 2 +- polly/docs/ReleaseNotes.rst | 9 +- polly/docs/conf.py | 6 +- polly/include/polly/ScopInfo.h | 39 +- polly/include/polly/Support/ScopHelper.h | 7 +- polly/lib/Analysis/ScopBuilder.cpp | 19 +- polly/lib/Analysis/ScopInfo.cpp | 78 +- polly/lib/External/isl/AUTHORS | 5 +- polly/lib/External/isl/ChangeLog | 9 + polly/lib/External/isl/GIT_HEAD_ID | 2 +- polly/lib/External/isl/Makefile.am | 5 + polly/lib/External/isl/Makefile.in | 611 +- polly/lib/External/isl/aclocal.m4 | 199 +- .../External/isl/check_single_reference_templ.c | 19 + polly/lib/External/isl/compile | 13 +- polly/lib/External/isl/configure | 246 +- polly/lib/External/isl/configure.ac | 4 +- polly/lib/External/isl/depcomp | 8 +- polly/lib/External/isl/doc/Makefile.in | 13 +- polly/lib/External/isl/doc/user.pod | 62 +- polly/lib/External/isl/imath/gmp_compat.c | 252 +- polly/lib/External/isl/imath/imath.c | 2484 +- polly/lib/External/isl/imath/imath.h | 445 +- polly/lib/External/isl/imath/imrat.c | 772 +- polly/lib/External/isl/imath/imrat.h | 238 +- polly/lib/External/isl/include/isl/aff.h | 17 + polly/lib/External/isl/include/isl/cpp-checked.h | 208 +- polly/lib/External/isl/include/isl/cpp.h | 366 +- polly/lib/External/isl/include/isl/map.h | 16 +- polly/lib/External/isl/include/isl/multi.h | 1 + polly/lib/External/isl/include/isl/polynomial.h | 6 +- .../lib/External/isl/include/isl/polynomial_type.h | 2 + polly/lib/External/isl/include/isl/schedule.h | 1 + polly/lib/External/isl/include/isl/space.h | 5 + polly/lib/External/isl/include/isl/union_map.h | 12 + polly/lib/External/isl/install-sh | 36 +- polly/lib/External/isl/interface/Makefile.in | 80 +- polly/lib/External/isl/interface/aclocal.m4 | 189 +- polly/lib/External/isl/interface/compile | 13 +- polly/lib/External/isl/interface/configure | 222 +- polly/lib/External/isl/interface/cpp.cc | 12 +- polly/lib/External/isl/interface/depcomp | 8 +- polly/lib/External/isl/interface/generator.cc | 2 + polly/lib/External/isl/interface/install-sh | 36 +- polly/lib/External/isl/interface/isl.py | 374 +- polly/lib/External/isl/interface/ltmain.sh | 217 +- polly/lib/External/isl/interface/missing | 16 +- polly/lib/External/isl/isl_aff.c | 257 +- polly/lib/External/isl/isl_aff_lex_templ.c | 8 +- polly/lib/External/isl/isl_aff_private.h | 3 + polly/lib/External/isl/isl_arg.c | 1 + polly/lib/External/isl/isl_ast_codegen.c | 29 + polly/lib/External/isl/isl_bernstein.c | 50 +- polly/lib/External/isl/isl_bound.c | 101 +- polly/lib/External/isl/isl_bound.h | 9 + polly/lib/External/isl/isl_convex_hull.c | 1 + polly/lib/External/isl/isl_copy_tuple_id_templ.c | 33 + polly/lib/External/isl/isl_fold.c | 1197 +- polly/lib/External/isl/isl_input.c | 55 +- polly/lib/External/isl/isl_list_private.h | 10 + polly/lib/External/isl/isl_list_templ.c | 2 +- polly/lib/External/isl/isl_local_space.c | 11 +- polly/lib/External/isl/isl_map.c | 123 +- polly/lib/External/isl/isl_map_bound_templ.c | 4 + polly/lib/External/isl/isl_map_private.h | 4 + polly/lib/External/isl/isl_map_simplify.c | 3 + polly/lib/External/isl/isl_mat.c | 18 +- polly/lib/External/isl/isl_morph.c | 239 +- polly/lib/External/isl/isl_morph.h | 3 + polly/lib/External/isl/isl_opt_mpa_templ.c | 8 +- polly/lib/External/isl/isl_output.c | 28 +- polly/lib/External/isl/isl_polynomial.c | 14 +- polly/lib/External/isl/isl_polynomial_private.h | 16 +- polly/lib/External/isl/isl_pw_templ.c | 21 +- polly/lib/External/isl/isl_pw_union_opt.c | 258 +- polly/lib/External/isl/isl_seq.c | 9 +- polly/lib/External/isl/isl_space.c | 110 +- polly/lib/External/isl/isl_space_private.h | 11 +- polly/lib/External/isl/isl_tab.c | 14 +- polly/lib/External/isl/isl_tab.h | 1 - polly/lib/External/isl/isl_tab_pip.c | 1 + polly/lib/External/isl/isl_test.c | 364 +- polly/lib/External/isl/isl_test_imath.c | 1 - polly/lib/External/isl/isl_type_has_space_templ.c | 18 + polly/lib/External/isl/isl_union_eval.c | 62 +- polly/lib/External/isl/isl_union_map.c | 172 +- polly/lib/External/isl/isl_union_map_lex_templ.c | 23 + polly/lib/External/isl/isl_union_map_private.h | 4 + polly/lib/External/isl/isl_union_multi.c | 35 +- polly/lib/External/isl/isl_union_single.c | 53 +- polly/lib/External/isl/isl_union_templ.c | 23 +- polly/lib/External/isl/ltmain.sh | 217 +- polly/lib/External/isl/m4/libtool.m4 | 27 +- polly/lib/External/isl/missing | 16 +- polly/lib/External/isl/py-compile | 8 +- polly/lib/External/isl/test-driver | 10 +- .../isl/test_inputs/codegen/cloog/classen.c | 44 +- .../isl/test_inputs/codegen/cloog/dealII.c | 4 +- .../External/isl/test_inputs/codegen/cloog/dot2.c | 4 +- .../External/isl/test_inputs/codegen/cloog/faber.c | 26 +- .../isl/test_inputs/codegen/cloog/gesced.c | 4 +- .../isl/test_inputs/codegen/cloog/gesced3.c | 2 +- .../External/isl/test_inputs/codegen/cloog/mode.c | 4 +- .../codegen/cloog/reservoir-liu-zhuge1.c | 12 +- .../External/isl/test_inputs/codegen/cloog/test.c | 6 +- .../isl/test_inputs/codegen/cloog/vivien.c | 33 +- .../isl/test_inputs/codegen/cloog/vivien2.c | 28 +- .../External/isl/test_inputs/codegen/cloog/yosr.c | 4 +- .../External/isl/test_inputs/codegen/cloog/yosr2.c | 4 +- .../External/isl/test_inputs/codegen/correlation.c | 84 +- polly/lib/External/isl/test_inputs/codegen/empty.c | 2 +- polly/lib/External/isl/test_inputs/codegen/group.c | 2 +- .../isl/test_inputs/codegen/omega/if_then-1.c | 2 +- .../isl/test_inputs/codegen/omega/if_then-2.c | 2 +- .../isl/test_inputs/codegen/omega/if_then-3.c | 2 +- .../isl/test_inputs/codegen/omega/iter9-0.c | 4 +- .../External/isl/test_inputs/codegen/omega/m12-1.c | 4 +- .../isl/test_inputs/codegen/omega/wak1-0.c | 34 +- .../isl/test_inputs/codegen/pldi2012/figure7_b.c | 2 +- .../isl/test_inputs/codegen/pldi2012/figure7_c.c | 2 +- .../isl/test_inputs/codegen/pldi2012/figure7_d.c | 2 +- .../isl/test_inputs/codegen/pldi2012/figure8_b.in | 2 +- .../lib/External/isl/test_inputs/codegen/shift2.c | 90 +- polly/lib/External/isl/test_inputs/gist1.polylib | 14 - polly/lib/Support/ISLTools.cpp | 4 +- polly/lib/Support/RegisterPasses.cpp | 2 +- polly/lib/Support/ScopHelper.cpp | 4 +- polly/lib/Transform/DeLICM.cpp | 5 + polly/lib/Transform/ForwardOpTree.cpp | 3 + polly/lib/Transform/ZoneAlgo.cpp | 22 +- polly/test/DeLICM/pr41656.ll | 10 +- polly/test/DeLICM/pr48783.ll | 96 + polly/test/DeLICM/reduction_looprotate_hoisted.ll | 2 +- polly/test/DependenceInfo/computeout.ll | 4 +- .../different_schedule_dimensions.ll | 2 +- polly/test/DependenceInfo/fine_grain_dep_0.ll | 4 +- .../generate_may_write_dependence_info.ll | 4 +- .../may_writes_do_not_block_must_writes_for_war.ll | 2 +- .../reduction_multiple_reductions.ll | 2 +- .../reduction_multiple_reductions_2.ll | 6 +- .../DependenceInfo/reduction_privatization_deps.ll | 6 +- .../reduction_privatization_deps_3.ll | 6 +- .../reduction_privatization_deps_4.ll | 6 +- .../reduction_privatization_deps_5.ll | 6 +- polly/test/DependenceInfo/reduction_sequence.ll | 10 +- .../reduction_simple_privatization_deps_2.ll | 6 +- ...uction_simple_privatization_deps_w_parameter.ll | 4 +- polly/test/DependenceInfo/sequential_loops.ll | 14 +- polly/test/GPGPU/managed-pointers-preparation.ll | 2 +- polly/test/GPGPU/non-zero-array-offset.ll | 8 +- polly/test/GPGPU/spir-codegen.ll | 2 +- .../Isl/Ast/alias_checks_with_empty_context.ll | 2 +- polly/test/Isl/CodeGen/empty_domain_in_context.ll | 4 +- .../exprModDiv___%for.cond---%for.end.jscop | 2 +- .../exprModDiv___%for.cond---%for.end.jscop.pow2 | 2 +- .../invariant_load_parameters_cyclic_dependence.ll | 2 +- polly/test/Isl/CodeGen/param_div_div_div_2.ll | 2 +- .../focaltech_test_detail_threshold-7bc17e.ll | 14 +- ...non-affine-loop-condition-dependent-access_1.ll | 2 +- ...non-affine-loop-condition-dependent-access_2.ll | 4 +- ...non-affine-loop-condition-dependent-access_3.ll | 4 +- ...n_affine_conditional_surrounding_affine_loop.ll | 4 +- ...fine_conditional_surrounding_non_affine_loop.ll | 4 +- .../ScopInfo/NonAffine/non_affine_float_compare.ll | 2 +- .../NonAffine/non_affine_loop_condition.ll | 2 +- .../NonAffine/non_affine_loop_used_later.ll | 2 +- .../ScopInfo/avoid_new_parameters_from_geps.ll | 2 +- .../ScopInfo/constant_functions_as_unknowns.ll | 2 +- polly/test/ScopInfo/modulo_zext_1.ll | 2 +- polly/test/ScopInfo/modulo_zext_2.ll | 2 +- polly/test/ScopInfo/modulo_zext_3.ll | 2 +- .../test/ScopInfo/multidim_2d_with_modref_call.ll | 4 +- .../ScopInfo/multidim_2d_with_modref_call_2.ll | 4 +- .../ScopInfo/multidim_fold_constant_dim_zero.ll | 2 +- .../multidim_fortran_2d_with_modref_call.ll | 4 +- polly/test/ScopInfo/phi_not_grouped_at_top.ll | 2 +- polly/test/Simplify/coalesce_3partials.ll | 2 +- polly/test/Simplify/coalesce_disjointelements.ll | 4 +- polly/test/Simplify/coalesce_overlapping.ll | 2 +- polly/test/Simplify/coalesce_partial.ll | 2 +- polly/www/menu.html.incl | 2 +- pstl/docs/ReleaseNotes.rst | 8 +- pstl/include/pstl/internal/pstl_config.h | 2 +- pstl/test/pstl/version.pass.cpp | 4 +- runtimes/CMakeLists.txt | 15 +- 7003 files changed, 1578980 insertions(+), 482374 deletions(-) create mode 100644 .github/workflows/README.md delete mode 100644 .github/workflows/main-branch-sync.yml create mode 100644 clang-tools-extra/clangd/ASTSignals.cpp create mode 100644 clang-tools-extra/clangd/ASTSignals.h create mode 100644 clang-tools-extra/clangd/support/Path.cpp create mode 100644 clang-tools-extra/clangd/unittests/ASTSignalsTests.cpp create mode 100644 clang-tools-extra/test/clang-tidy/checkers/bugprone-assert-side [...] create mode 100644 clang-tools-extra/test/clang-tidy/checkers/modernize-loop-conve [...] create mode 100644 clang-tools-extra/test/clang-tidy/checkers/modernize-loop-conve [...] create mode 100644 clang-tools-extra/test/clang-tidy/checkers/modernize-use-nullpt [...] create mode 100644 clang-tools-extra/test/clang-tidy/checkers/readability-containe [...] create mode 100644 clang/include/clang/Basic/ProfileList.h create mode 100644 clang/lib/Basic/OpenCLOptions.cpp create mode 100644 clang/lib/Basic/ProfileList.cpp create mode 100644 clang/lib/Driver/ToolChains/AMDGPUOpenMP.cpp create mode 100644 clang/lib/Driver/ToolChains/AMDGPUOpenMP.h create mode 100644 clang/test/AST/Inputs/cuda.h create mode 100644 clang/test/AST/ast-dump-managed-var.cu create mode 100644 clang/test/CodeGen/X86/avx512dq-builtins-constrained.c create mode 100644 clang/test/CodeGen/X86/strictfp_builtins.c create mode 100644 clang/test/CodeGen/aarch64-ls64.c create mode 100644 clang/test/CodeGen/aarch64-strictfp-builtins.c create mode 100644 clang/test/CodeGen/builtins-hexagon-v68-128B.c create mode 100644 clang/test/CodeGen/profile-filter.c create mode 100644 clang/test/CodeGen/strictfp_builtins.c delete mode 100644 clang/test/CodeGen/strictfp_fpclassify.c create mode 100644 clang/test/CodeGenCUDA/device-var-linkage.cu create mode 100644 clang/test/CodeGenCUDA/managed-var.cu create mode 100644 clang/test/CodeGenCXX/debug-info-gline-tables-only-codeview.cpp create mode 100644 clang/test/CodeGenCXX/fdebug-info-for-profiling.cpp create mode 100644 clang/test/CodeGenCXX/instantiate-init.cpp create mode 100644 clang/test/CodeGenCXX/mangle-alignof.cpp create mode 100644 clang/test/CodeGenCXX/ms-lookup-template-base-classes.cpp create mode 100644 clang/test/CodeGenCXX/ppc32-varargs-method.cpp create mode 100644 clang/test/CodeGenObjC/arc-rv-attr.m create mode 100644 clang/test/CodeGenObjC/null-check-bool-ret.m create mode 100644 clang/test/CodeGenObjC/ppc32-varargs-id.m copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] mode change 100644 => 100755 copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] delete mode 100644 clang/test/Driver/Inputs/libomptarget/libomptarget-nvptx-sm_20.bc copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] create mode 100644 clang/test/Driver/aix-pragma-pack.c create mode 100644 clang/test/Driver/amdgpu-openmp-toolchain.c create mode 100644 clang/test/Driver/arm-target-as-march-mcpu.s create mode 100644 clang/test/Driver/avr-ld.c delete mode 100644 clang/test/Driver/cl-fallback.c create mode 100644 clang/test/Driver/cl-sysroot.cpp create mode 100644 clang/test/Driver/dfsan.c create mode 100644 clang/test/Driver/fbinutils-version.c create mode 100644 clang/test/Driver/hip-cuid-hash.hip create mode 100644 clang/test/Driver/hip-cuid.hip create mode 100644 clang/test/Driver/pseudo-probe-lto.c create mode 100644 clang/test/Driver/sancov.c create mode 100644 clang/test/Format/access-modifiers.cpp delete mode 100644 clang/test/Frontend/output-failures.c create mode 100644 clang/test/Frontend/output-paths.c create mode 100644 clang/test/Frontend/round-trip-cc1-args.c create mode 100644 clang/test/Index/Inputs/preamble-reparse-changed-module/head.h create mode 100644 clang/test/Index/Inputs/preamble-reparse-changed-module/module. [...] create mode 100644 clang/test/Index/Inputs/preamble-reparse-changed-module/new-head.h create mode 100644 clang/test/Index/preamble-reparse-changed-module.m create mode 100644 clang/test/Layout/aix-power-natural-interaction.cpp delete mode 100644 clang/test/Modules/Inputs/error.h create mode 100644 clang/test/Modules/Inputs/error/error.h create mode 100644 clang/test/Modules/Inputs/error/module.modulemap create mode 100644 clang/test/OpenMP/declare_target_device_only_compilation.cpp create mode 100644 clang/test/OpenMP/lit.local.cfg create mode 100644 clang/test/OpenMP/target_attribute_convergent.cpp create mode 100644 clang/test/PCH/aix-pragma-pack.c create mode 100644 clang/test/Parser/attr-order.cpp create mode 100644 clang/test/Profile/profile-prefix-map.c create mode 100644 clang/test/Sema/aix-pragma-pack-and-align.c create mode 100644 clang/test/SemaCUDA/dependent-device-var.cu create mode 100644 clang/test/SemaCUDA/managed-var.cu create mode 100644 clang/test/SemaCXX/pr48848.cpp create mode 100644 clang/test/SemaCXX/subst-func-type-invalid-ret-type.cpp create mode 100644 clang/test/SemaObjCXX/warn-called-once.mm create mode 100644 clang/test/SemaOpenCL/features.cl create mode 100644 clang/test/SemaOpenCLCXX/references.cl create mode 100644 clang/test/SemaTemplate/instantiation-dependence.cpp create mode 100644 clang/test/Tooling/clang-check-syntax-tree-dump.cpp create mode 100644 clang/test/VFS/Inputs/vfsoverlay-directory-relative.yaml create mode 100644 clang/test/VFS/Inputs/vfsoverlay-directory.yaml create mode 100644 clang/test/VFS/directory.c create mode 100644 clang/unittests/Basic/SanitizersTest.cpp create mode 100644 compiler-rt/lib/dfsan/dfsan_thread.cpp create mode 100644 compiler-rt/lib/dfsan/dfsan_thread.h create mode 100644 compiler-rt/lib/gwp_asan/optional/printf.h delete mode 100644 compiler-rt/lib/gwp_asan/tests/optional/printf_sanitizer_common.cpp create mode 100644 compiler-rt/lib/gwp_asan/tests/options.cpp create mode 100644 compiler-rt/lib/gwp_asan/tests/platform_specific/printf_sanitiz [...] delete mode 100644 compiler-rt/lib/gwp_asan/utilities.cpp create mode 100644 compiler-rt/test/dfsan/pthread.c create mode 100644 compiler-rt/test/dfsan/sigaction.c create mode 100644 compiler-rt/test/dfsan/sigaction_stress_test.c create mode 100644 compiler-rt/test/msan/chained_origin_memmove.cpp create mode 100644 compiler-rt/test/sanitizer_common/TestCases/Posix/create_thread [...] create mode 100644 compiler-rt/test/sanitizer_common/TestCases/external_symbolizer [...] create mode 100644 compiler-rt/test/sanitizer_common/TestCases/suffix-log-path_test.c create mode 100644 compiler-rt/tools/gwp_asan/options_parser_fuzzer.cpp create mode 100644 debuginfo-tests/dexter-tests/memvars/inline-escaping-function.c create mode 100644 debuginfo-tests/dexter-tests/memvars/merged-store.c create mode 100644 debuginfo-tests/dexter-tests/memvars/unused-merged-value.c create mode 100644 flang/test/Evaluate/folding18.f90 create mode 100644 flang/test/Evaluate/folding19.f90 create mode 100644 flang/test/Flang-Driver/Inputs/basic-header-one.h create mode 100644 flang/test/Flang-Driver/Inputs/basic-header-two.h create mode 100644 flang/test/Flang-Driver/Inputs/basictestmoduleone.mod create mode 100644 flang/test/Flang-Driver/Inputs/fixed-form-test.f create mode 100644 flang/test/Flang-Driver/Inputs/fixed-line-length-test.f create mode 100644 flang/test/Flang-Driver/Inputs/free-form-test.f90 create mode 100644 flang/test/Flang-Driver/Inputs/header-dir/basic-header-one.h create mode 100644 flang/test/Flang-Driver/Inputs/header-dir/basic-header-two.h create mode 100644 flang/test/Flang-Driver/Inputs/module-dir/basictestmoduleone.mod create mode 100644 flang/test/Flang-Driver/Inputs/module-dir/basictestmoduletwo.mod create mode 100644 flang/test/Flang-Driver/fixed-free-detection.f90 create mode 100644 flang/test/Flang-Driver/fixed-free-flag.f90 create mode 100644 flang/test/Flang-Driver/fixed-line-length.f90 create mode 100644 flang/test/Flang-Driver/include-header.f90 create mode 100644 flang/test/Flang-Driver/include-module.f90 create mode 100644 flang/test/Flang-Driver/input-from-stdin.f90 create mode 100644 flang/test/Flang-Driver/predefined-macros-compiler-version.f90 create mode 100644 flang/test/Flang-Driver/write-module.f90 copy {clang/test/CXX/cpp/cpp.module => flang/test/Frontend}/Inputs/empty.h (100%) create mode 100644 flang/test/Frontend/prescanner-diag.f90 create mode 100644 flang/test/Semantics/OpenACC/acc-atomic-validity.f90 create mode 100644 flang/test/Semantics/OpenACC/acc-branch.f90 create mode 100644 flang/test/Semantics/OpenACC/acc-cache-validity.f90 create mode 100644 flang/test/Semantics/OpenACC/acc-canonicalization-validity.f90 create mode 100644 flang/test/Semantics/OpenACC/acc-data.f90 create mode 100644 flang/test/Semantics/OpenACC/acc-declare-validity.f90 create mode 100644 flang/test/Semantics/OpenACC/acc-host-data.f90 create mode 100644 flang/test/Semantics/OpenACC/acc-init-validity.f90 create mode 100644 flang/test/Semantics/OpenACC/acc-kernels-loop.f90 create mode 100644 flang/test/Semantics/OpenACC/acc-kernels.f90 create mode 100644 flang/test/Semantics/OpenACC/acc-loop.f90 create mode 100644 flang/test/Semantics/OpenACC/acc-parallel-loop-validity.f90 create mode 100644 flang/test/Semantics/OpenACC/acc-parallel.f90 create mode 100644 flang/test/Semantics/OpenACC/acc-resolve01.f90 create mode 100644 flang/test/Semantics/OpenACC/acc-resolve02.f90 create mode 100644 flang/test/Semantics/OpenACC/acc-routine-validity.f90 create mode 100644 flang/test/Semantics/OpenACC/acc-serial-loop.f90 create mode 100644 flang/test/Semantics/OpenACC/acc-serial.f90 create mode 100644 flang/test/Semantics/OpenACC/acc-set-validity.f90 create mode 100644 flang/test/Semantics/OpenACC/acc-shutdown-validity.f90 create mode 100644 flang/test/Semantics/OpenACC/acc-symbols01.f90 create mode 100644 flang/test/Semantics/OpenACC/acc-update-validity.f90 create mode 100644 flang/test/Semantics/OpenACC/acc-wait-validity.f90 delete mode 100644 flang/test/Semantics/acc-branch.f90 delete mode 100644 flang/test/Semantics/acc-canonicalization-validity.f90 delete mode 100644 flang/test/Semantics/acc-clause-validity.f90 delete mode 100644 flang/test/Semantics/acc-declare-validity.f90 delete mode 100644 flang/test/Semantics/acc-resolve01.f90 delete mode 100644 flang/test/Semantics/acc-resolve02.f90 delete mode 100644 flang/test/Semantics/acc-routine-validity.f90 delete mode 100644 flang/test/Semantics/acc-symbols01.f90 create mode 100644 flang/test/Semantics/call17.f90 create mode 100644 flang/test/Semantics/modfile37.f90 create mode 100644 flang/test/Semantics/modfile38.f90 create mode 100644 flang/test/Semantics/modfile39.f90 create mode 100644 flang/test/Semantics/modifiable01.f90 create mode 100644 flang/test/Semantics/oldparam01.f90 create mode 100644 flang/test/Semantics/oldparam02.f90 create mode 100644 flang/test/Semantics/oldparam03.f90 create mode 100644 flang/test/Semantics/omp-do-cycle.f90 create mode 100644 flang/test/Semantics/omp-do01-positivecase.f90 create mode 100644 flang/test/Semantics/omp-do05-positivecase.f90 create mode 100644 flang/test/Semantics/omp-invalid-branch.f90 create mode 100644 flang/test/Semantics/omp-parallel01.f90 create mode 100644 flang/test/Semantics/omp-parallel02.f90 delete mode 100644 flang/test/Semantics/omp-parallell01.f90 delete mode 100644 flang/test/Semantics/omp-parallell02.f90 create mode 100644 flang/test/Semantics/omp-workshare03.f90 create mode 100644 flang/test/Semantics/omp-workshare04.f90 create mode 100644 flang/test/Semantics/omp-workshare05.f90 create mode 100644 flang/test/Semantics/resolve100.f90 delete mode 100644 flang/tools/f18/f18_version.h.in delete mode 100644 flang/unittests/Frontend/InputOutputTest.cpp create mode 100644 libc/src/math/aarch64/CMakeLists.txt create mode 100644 libc/src/math/aarch64/ceil.cpp create mode 100644 libc/src/math/aarch64/ceilf.cpp create mode 100644 libc/src/math/aarch64/floor.cpp create mode 100644 libc/src/math/aarch64/floorf.cpp create mode 100644 libc/src/math/aarch64/round.cpp create mode 100644 libc/src/math/aarch64/roundf.cpp create mode 100644 libc/src/math/aarch64/sqrt.cpp create mode 100644 libc/src/math/aarch64/sqrtf.cpp create mode 100644 libc/src/math/aarch64/trunc.cpp create mode 100644 libc/src/math/aarch64/truncf.cpp delete mode 100644 libc/src/math/exp_utils.cpp delete mode 100644 libc/src/math/fmaf.cpp create mode 100644 libc/src/math/generic/CMakeLists.txt rename libc/src/math/{ => generic}/ceil.cpp (100%) rename libc/src/math/{ => generic}/ceilf.cpp (100%) rename libc/src/math/{ => generic}/ceill.cpp (100%) rename libc/src/math/{ => generic}/copysign.cpp (100%) rename libc/src/math/{ => generic}/copysignf.cpp (100%) rename libc/src/math/{ => generic}/copysignl.cpp (100%) rename libc/src/math/{ => generic}/cosf.cpp (100%) rename libc/src/math/{ => generic}/exp2f.cpp (100%) create mode 100644 libc/src/math/generic/exp_utils.cpp rename libc/src/math/{ => generic}/exp_utils.h (100%) rename libc/src/math/{ => generic}/expf.cpp (100%) rename libc/src/math/{ => generic}/fabs.cpp (100%) rename libc/src/math/{ => generic}/fabsf.cpp (100%) rename libc/src/math/{ => generic}/fabsl.cpp (100%) rename libc/src/math/{ => generic}/fdim.cpp (100%) rename libc/src/math/{ => generic}/fdimf.cpp (100%) rename libc/src/math/{ => generic}/fdiml.cpp (100%) rename libc/src/math/{ => generic}/floor.cpp (100%) rename libc/src/math/{ => generic}/floorf.cpp (100%) rename libc/src/math/{ => generic}/floorl.cpp (100%) create mode 100644 libc/src/math/generic/fmaf.cpp rename libc/src/math/{ => generic}/fmax.cpp (100%) rename libc/src/math/{ => generic}/fmaxf.cpp (100%) rename libc/src/math/{ => generic}/fmaxl.cpp (100%) rename libc/src/math/{ => generic}/fmin.cpp (100%) rename libc/src/math/{ => generic}/fminf.cpp (100%) rename libc/src/math/{ => generic}/fminl.cpp (100%) rename libc/src/math/{ => generic}/frexp.cpp (100%) rename libc/src/math/{ => generic}/frexpf.cpp (100%) rename libc/src/math/{ => generic}/frexpl.cpp (100%) rename libc/src/math/{ => generic}/hypot.cpp (100%) rename libc/src/math/{ => generic}/hypotf.cpp (100%) rename libc/src/math/{ => generic}/ilogb.cpp (100%) rename libc/src/math/{ => generic}/ilogbf.cpp (100%) rename libc/src/math/{ => generic}/ilogbl.cpp (100%) rename libc/src/math/{ => generic}/ldexp.cpp (100%) rename libc/src/math/{ => generic}/ldexpf.cpp (100%) rename libc/src/math/{ => generic}/ldexpl.cpp (100%) rename libc/src/math/{ => generic}/llrint.cpp (100%) rename libc/src/math/{ => generic}/llrintf.cpp (100%) rename libc/src/math/{ => generic}/llrintl.cpp (100%) rename libc/src/math/{ => generic}/llround.cpp (100%) rename libc/src/math/{ => generic}/llroundf.cpp (100%) rename libc/src/math/{ => generic}/llroundl.cpp (100%) rename libc/src/math/{ => generic}/logb.cpp (100%) rename libc/src/math/{ => generic}/logbf.cpp (100%) rename libc/src/math/{ => generic}/logbl.cpp (100%) rename libc/src/math/{ => generic}/lrint.cpp (100%) rename libc/src/math/{ => generic}/lrintf.cpp (100%) rename libc/src/math/{ => generic}/lrintl.cpp (100%) rename libc/src/math/{ => generic}/lround.cpp (100%) rename libc/src/math/{ => generic}/lroundf.cpp (100%) rename libc/src/math/{ => generic}/lroundl.cpp (100%) create mode 100644 libc/src/math/generic/math_utils.cpp rename libc/src/math/{ => generic}/math_utils.h (100%) rename libc/src/math/{ => generic}/modf.cpp (100%) rename libc/src/math/{ => generic}/modff.cpp (100%) rename libc/src/math/{ => generic}/modfl.cpp (100%) rename libc/src/math/{ => generic}/nearbyint.cpp (100%) rename libc/src/math/{ => generic}/nearbyintf.cpp (100%) rename libc/src/math/{ => generic}/nearbyintl.cpp (100%) rename libc/src/math/{ => generic}/nextafter.cpp (100%) rename libc/src/math/{ => generic}/nextafterf.cpp (100%) rename libc/src/math/{ => generic}/nextafterl.cpp (100%) rename libc/src/math/{ => generic}/remainder.cpp (100%) rename libc/src/math/{ => generic}/remainderf.cpp (100%) rename libc/src/math/{ => generic}/remainderl.cpp (100%) rename libc/src/math/{ => generic}/remquo.cpp (100%) rename libc/src/math/{ => generic}/remquof.cpp (100%) rename libc/src/math/{ => generic}/remquol.cpp (100%) rename libc/src/math/{ => generic}/rint.cpp (100%) rename libc/src/math/{ => generic}/rintf.cpp (100%) rename libc/src/math/{ => generic}/rintl.cpp (100%) rename libc/src/math/{ => generic}/round.cpp (100%) rename libc/src/math/{ => generic}/roundf.cpp (100%) rename libc/src/math/{ => generic}/roundl.cpp (100%) rename libc/src/math/{ => generic}/sincosf.cpp (100%) rename libc/src/math/{ => generic}/sincosf_data.cpp (100%) rename libc/src/math/{ => generic}/sincosf_utils.h (100%) rename libc/src/math/{ => generic}/sinf.cpp (100%) rename libc/src/math/{ => generic}/sqrt.cpp (100%) rename libc/src/math/{ => generic}/sqrtf.cpp (100%) rename libc/src/math/{ => generic}/sqrtl.cpp (100%) rename libc/src/math/{ => generic}/trunc.cpp (100%) rename libc/src/math/{ => generic}/truncf.cpp (100%) rename libc/src/math/{ => generic}/truncl.cpp (100%) delete mode 100644 libc/src/math/math_utils.cpp create mode 100644 libc/src/string/aarch64/CMakeLists.txt create mode 100644 libc/src/string/aarch64/memcpy.cpp create mode 100644 libc/src/string/memmove.cpp create mode 100644 libc/src/string/memmove.h create mode 100644 libc/test/src/math/generic/CMakeLists.txt create mode 100644 libc/test/src/string/memmove_test.cpp create mode 100644 libc/utils/FPUtil/aarch64/FEnv.h create mode 100644 libc/utils/UnitTest/FuchsiaTest.h create mode 100644 libc/utils/UnitTest/LibcTest.cpp create mode 100644 libc/utils/UnitTest/LibcTest.h delete mode 100644 libc/utils/UnitTest/Test.cpp create mode 100644 libcxx/cmake/caches/Generic-no-filesystem.cmake create mode 100644 libcxx/docs/DesignDocs/NoexceptPolicy.rst create mode 100644 libcxx/include/__bits create mode 100644 libcxx/include/__support/android/locale_bionic.h create mode 100644 libcxx/include/__support/fuchsia/xlocale.h create mode 100644 libcxx/include/__support/ibm/limits.h create mode 100644 libcxx/include/__support/ibm/locale_mgmt_aix.h rename libcxx/include/{support => __support}/ibm/nanosleep.h (100%) create mode 100644 libcxx/include/__support/ibm/support.h create mode 100644 libcxx/include/__support/ibm/xlocale.h create mode 100644 libcxx/include/__support/musl/xlocale.h create mode 100644 libcxx/include/__support/newlib/xlocale.h create mode 100644 libcxx/include/__support/nuttx/xlocale.h create mode 100644 libcxx/include/__support/openbsd/xlocale.h rename libcxx/include/{support => __support}/solaris/floatingpoint.h (100%) rename libcxx/include/{support => __support}/solaris/wchar.h (100%) rename libcxx/include/{support => __support}/solaris/xlocale.h (100%) create mode 100644 libcxx/include/__support/win32/limits_msvc_win32.h create mode 100644 libcxx/include/__support/win32/locale_win32.h create mode 100644 libcxx/include/__support/xlocale/__nop_locale_mgmt.h create mode 100644 libcxx/include/__support/xlocale/__posix_l_fallback.h create mode 100644 libcxx/include/__support/xlocale/__strtonum_fallback.h create mode 100644 libcxx/include/format delete mode 100644 libcxx/include/support/android/locale_bionic.h delete mode 100644 libcxx/include/support/fuchsia/xlocale.h delete mode 100644 libcxx/include/support/ibm/limits.h delete mode 100644 libcxx/include/support/ibm/locale_mgmt_aix.h delete mode 100644 libcxx/include/support/ibm/support.h delete mode 100644 libcxx/include/support/ibm/xlocale.h delete mode 100644 libcxx/include/support/musl/xlocale.h delete mode 100644 libcxx/include/support/newlib/xlocale.h delete mode 100644 libcxx/include/support/nuttx/xlocale.h delete mode 100644 libcxx/include/support/openbsd/xlocale.h delete mode 100644 libcxx/include/support/win32/limits_msvc_win32.h delete mode 100644 libcxx/include/support/win32/locale_win32.h delete mode 100644 libcxx/include/support/xlocale/__nop_locale_mgmt.h delete mode 100644 libcxx/include/support/xlocale/__posix_l_fallback.h delete mode 100644 libcxx/include/support/xlocale/__strtonum_fallback.h create mode 100644 libcxx/src/filesystem/posix_compat.h create mode 100644 libcxx/src/format.cpp create mode 100644 libcxx/test/libcxx/debug/extern-templates.sh.cpp create mode 100644 libcxx/test/libcxx/iterators/contiguous_iterators.pass.cpp rename libcxx/test/{std/thread/thread.barrier/version.pass.cpp => libcxx/thread/th [...] rename libcxx/test/{std/thread/thread.latch/version.pass.cpp => libcxx/thread/thre [...] rename libcxx/test/{std/thread/thread.semaphore/version.pass.cpp => libcxx/thread/ [...] create mode 100644 libcxx/test/libcxx/utilities/format/version.compile.pass.cpp create mode 100644 libcxx/test/std/algorithms/alg.modifying.operations/alg.move/co [...] create mode 100644 libcxx/test/std/algorithms/alg.modifying.operations/alg.shift/s [...] create mode 100644 libcxx/test/std/algorithms/alg.modifying.operations/alg.shift/s [...] create mode 100644 libcxx/test/std/algorithms/alg.sorting/alg.sort/sort/sort_const [...] create mode 100644 libcxx/test/std/algorithms/alg.sorting/alg.sort/sort/sort_const [...] create mode 100644 libcxx/test/std/atomics/atomics.types.generic/copy_semantics_tr [...] create mode 100644 libcxx/test/std/atomics/atomics.types.operations/atomics.types. [...] create mode 100644 libcxx/test/std/atomics/atomics.types.operations/atomics.types. [...] create mode 100644 libcxx/test/std/concepts/concept.constructible/constructible_fr [...] create mode 100644 libcxx/test/std/concepts/concept.default.init/default_initializ [...] create mode 100644 libcxx/test/std/concepts/concept.default.init/default_initializ [...] create mode 100644 libcxx/test/std/concepts/concept.destructible/destructible.comp [...] delete mode 100644 libcxx/test/std/input.output/filesystems/class.path/path.member [...] delete mode 100644 libcxx/test/std/input.output/filesystems/fs.req.macros/feature_ [...] create mode 100644 libcxx/test/std/language.support/support.limits/support.limits. [...] delete mode 100644 libcxx/test/std/numerics/rand/rand.dis/rand.dist.uni/rand.dist. [...] create mode 100644 libcxx/test/std/numerics/rand/rand.dis/rand.dist.uni/rand.dist. [...] create mode 100644 libcxx/test/std/re/re.alg/re.alg.match/awk.locale.pass.cpp create mode 100644 libcxx/test/std/re/re.alg/re.alg.match/basic.locale.pass.cpp create mode 100644 libcxx/test/std/re/re.alg/re.alg.match/ecma.locale.pass.cpp create mode 100644 libcxx/test/std/re/re.alg/re.alg.match/extended.locale.pass.cpp create mode 100644 libcxx/test/std/re/re.alg/re.alg.search/awk.locale.pass.cpp create mode 100644 libcxx/test/std/re/re.alg/re.alg.search/basic.locale.pass.cpp create mode 100644 libcxx/test/std/re/re.alg/re.alg.search/ecma.locale.pass.cpp create mode 100644 libcxx/test/std/re/re.alg/re.alg.search/extended.locale.pass.cpp create mode 100644 libcxx/test/std/strings/basic.string/string.contains/contains.c [...] create mode 100644 libcxx/test/std/strings/basic.string/string.contains/contains.p [...] create mode 100644 libcxx/test/std/strings/basic.string/string.contains/contains.s [...] create mode 100644 libcxx/test/std/strings/string.view/string.view.template/contai [...] create mode 100644 libcxx/test/std/strings/string.view/string.view.template/contai [...] create mode 100644 libcxx/test/std/strings/string.view/string.view.template/contai [...] create mode 100644 libcxx/test/std/utilities/format/format.error/format.error.pass.cpp create mode 100644 libcxx/test/std/utilities/function.objects/func.wrap/func.wrap. [...] create mode 100644 libcxx/test/std/utilities/variant/variant.visit/visit_return_ty [...] create mode 100644 libcxx/test/support/make_implicit.h create mode 100644 libcxx/test/support/make_string.h create mode 100644 libcxx/test/support/test.support/make_string_header.pass.cpp create mode 100644 libcxxabi/test/forced_unwind1.pass.cpp create mode 100644 libcxxabi/test/forced_unwind2.pass.cpp create mode 100644 lld/MachO/Arch/ARM64.cpp create mode 100644 lld/test/ELF/aarch64-gotpage.s create mode 100644 lld/test/ELF/exclude-libs-versym.s create mode 100644 lld/test/ELF/gc-sections-retain.s create mode 100644 lld/test/ELF/lto/aarch64.ll create mode 100644 lld/test/ELF/lto/devirt_vcall_vis_export_dynamic.ll create mode 100644 lld/test/ELF/lto/pseudo-probe-lto.ll create mode 100644 lld/test/ELF/lto/wrap-defined.ll copy lld/test/ELF/{ppc64-reloc-addr.s => ppc64-reloc-addr-err.s} (100%) create mode 100644 lld/test/ELF/ppc64-reloc-addr16-err.s delete mode 100644 lld/test/ELF/textrel.s delete mode 100644 lld/test/ELF/tls-le-weak-undef.s create mode 100644 lld/test/ELF/tls-weak-undef.s create mode 100644 lld/test/ELF/wrap-defined.s rename lld/test/MachO/{compact-unwind.test => compact-unwind-generated.test} (100%) delete mode 100644 lld/test/MachO/compact-unwind-pie.s create mode 100644 lld/test/MachO/compact-unwind.s create mode 100644 lld/test/MachO/invalid/compact-unwind-bad-reloc.s create mode 100644 lld/test/MachO/invalid/compact-unwind-personalities.s create mode 100644 lld/test/MachO/load-command-sequence.s create mode 100644 lld/test/MachO/objc-arc-contract.ll create mode 100644 lld/test/MachO/u.s create mode 100644 lld/test/MachO/x86-64-reloc-subtract.s rename lld/test/MachO/{relocations.s => x86-64-relocs.s} (100%) create mode 100644 lld/test/wasm/export-table-explicit.test create mode 100644 lld/wasm/InputTable.h create mode 100644 lldb/docs/_lldb/__init__.py create mode 100644 lldb/docs/python_api.rst create mode 100644 lldb/docs/python_api_enums.rst create mode 100644 lldb/source/Commands/CommandOptionsProcessLaunch.cpp create mode 100644 lldb/source/Commands/CommandOptionsProcessLaunch.h create mode 100644 lldb/source/Plugins/Process/FreeBSDRemote/NativeRegisterContext [...] create mode 100644 lldb/source/Plugins/Process/FreeBSDRemote/NativeRegisterContext [...] create mode 100644 lldb/source/Plugins/Process/FreeBSDRemote/NativeRegisterContext [...] create mode 100644 lldb/source/Plugins/Process/FreeBSDRemote/NativeRegisterContext [...] create mode 100644 lldb/source/Plugins/Process/FreeBSDRemote/NativeRegisterContext [...] create mode 100644 lldb/source/Plugins/Process/FreeBSDRemote/NativeRegisterContext [...] create mode 100644 lldb/source/Plugins/Process/Utility/NativeProcessSoftwareSingle [...] create mode 100644 lldb/source/Plugins/Process/Utility/NativeProcessSoftwareSingleStep.h copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy lldb/test/API/commands/expression/import-std-module/empty-module/root/usr/inc [...] rename lldb/test/API/commands/expression/import-std-module/forward_decl_from_modul [...] create mode 100644 lldb/test/API/commands/expression/import-std-module/iterator/Makefile create mode 100644 lldb/test/API/commands/expression/import-std-module/iterator/Te [...] create mode 100644 lldb/test/API/commands/expression/import-std-module/iterator/main.cpp create mode 100644 lldb/test/API/commands/expression/import-std-module/missing-mod [...] create mode 100644 lldb/test/API/commands/expression/import-std-module/missing-mod [...] copy lldb/test/API/commands/expression/import-std-module/{forward_decl_from_module [...] copy lldb/test/API/commands/expression/import-std-module/{forward_decl_from_module [...] create mode 100644 lldb/test/API/commands/expression/import-std-module/missing-mod [...] rename lldb/test/API/commands/expression/import-std-module/{sysroot/root/usr/inclu [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] rename lldb/test/API/commands/expression/import-std-module/{empty-module/root/usr/ [...] create mode 100644 lldb/test/API/commands/register/register/aarch64_sve_registers/ [...] create mode 100644 lldb/test/API/commands/register/register/aarch64_sve_registers/ [...] create mode 100644 lldb/test/API/commands/register/register/aarch64_sve_registers/ [...] create mode 100644 lldb/test/API/functionalities/gdb_remote_client/TestRemoteRegNums.py copy lldb/test/API/{functionalities/data-formatter/data-formatter-stl/libcxx/initi [...] create mode 100644 lldb/test/API/lang/cpp/break-on-initializers/TestBreakOnCPP11In [...] create mode 100644 lldb/test/API/lang/cpp/break-on-initializers/main.cpp create mode 100644 lldb/test/API/macosx/posix_spawn/Makefile create mode 100644 lldb/test/API/macosx/posix_spawn/TestLaunchProcessPosixSpawn.py create mode 100644 lldb/test/API/macosx/posix_spawn/arm64.c create mode 100644 lldb/test/API/macosx/posix_spawn/x86_64.c create mode 100644 lldb/test/API/macosx/posix_spawn/x86_64h.c create mode 100644 lldb/test/API/python_api/debugger/Makefile create mode 100644 lldb/test/API/python_api/debugger/main.cpp create mode 100644 lldb/test/API/tools/lldb-server/TestGdbRemoteAttachOrWait.py create mode 100644 lldb/test/API/tools/lldb-server/TestGdbRemoteAttachWait.py create mode 100644 lldb/test/Shell/ScriptInterpreter/Lua/breakpoint_function_callb [...] create mode 100644 lldb/tools/lldb-vscode/FifoFiles.cpp create mode 100644 lldb/tools/lldb-vscode/FifoFiles.h create mode 100644 lldb/tools/lldb-vscode/RunInTerminal.cpp create mode 100644 lldb/tools/lldb-vscode/RunInTerminal.h create mode 100644 llvm/include/llvm/Analysis/ObjCARCUtil.h create mode 100644 llvm/include/llvm/Analysis/Utils/ImportedFunctionsInliningStatistics.h delete mode 100644 llvm/include/llvm/ExecutionEngine/Orc/OrcError.h create mode 100644 llvm/include/llvm/ExecutionEngine/Orc/Shared/OrcError.h create mode 100644 llvm/include/llvm/IR/ReplaceConstant.h create mode 100644 llvm/include/llvm/Object/FaultMapParser.h delete mode 100644 llvm/include/llvm/Transforms/HelloNew/HelloWorld.h create mode 100644 llvm/include/llvm/Transforms/Utils/HelloWorld.h delete mode 100644 llvm/include/llvm/Transforms/Utils/ImportedFunctionsInliningSta [...] create mode 100644 llvm/lib/Analysis/ImportedFunctionsInliningStatistics.cpp create mode 100644 llvm/lib/IR/ReplaceConstant.cpp create mode 100644 llvm/lib/Object/FaultMapParser.cpp create mode 100644 llvm/lib/Target/AArch64/AArch64LowerHomogeneousPrologEpilog.cpp create mode 100644 llvm/lib/Target/AArch64/AArch64SchedA64FX.td delete mode 100644 llvm/lib/Target/AMDGPU/AMDGPUInline.cpp create mode 100644 llvm/lib/Target/AMDGPU/AMDGPUMIRFormatter.cpp create mode 100644 llvm/lib/Target/AMDGPU/AMDGPUMIRFormatter.h create mode 100644 llvm/lib/Target/AMDGPU/GCNSubtarget.h create mode 100644 llvm/lib/Target/AMDGPU/R600Subtarget.h create mode 100644 llvm/lib/Target/ARM/ARMBlockPlacement.cpp create mode 100644 llvm/lib/Target/Hexagon/HexagonScheduleV68.td create mode 100644 llvm/lib/Target/RISCV/MCTargetDesc/RISCVBaseInfo.cpp create mode 100644 llvm/lib/Target/RISCV/MCTargetDesc/RISCVBaseInfo.h rename llvm/lib/Target/RISCV/{Utils => MCTargetDesc}/RISCVMatInt.cpp (100%) rename llvm/lib/Target/RISCV/{Utils => MCTargetDesc}/RISCVMatInt.h (100%) create mode 100644 llvm/lib/Target/RISCV/RISCVInstrInfoVVLPatterns.td delete mode 100644 llvm/lib/Target/RISCV/Utils/CMakeLists.txt delete mode 100644 llvm/lib/Target/RISCV/Utils/RISCVBaseInfo.cpp delete mode 100644 llvm/lib/Target/RISCV/Utils/RISCVBaseInfo.h create mode 100644 llvm/lib/Target/WebAssembly/WebAssemblyHandleEHTerminatePads.cpp delete mode 100644 llvm/lib/Transforms/HelloNew/CMakeLists.txt delete mode 100644 llvm/lib/Transforms/HelloNew/HelloWorld.cpp create mode 100644 llvm/lib/Transforms/Utils/HelloWorld.cpp delete mode 100644 llvm/lib/Transforms/Utils/ImportedFunctionsInliningStatistics.cpp create mode 100644 llvm/test/Analysis/BasicAA/noalias-scope-decl.ll create mode 100644 llvm/test/Analysis/CostModel/AArch64/arith-ssat.ll create mode 100644 llvm/test/Analysis/CostModel/AArch64/arith-usat.ll create mode 100644 llvm/test/Analysis/CostModel/AArch64/sve-cmpsel.ll create mode 100644 llvm/test/Analysis/CostModel/AArch64/sve-getIntrinsicInstrCost- [...] create mode 100644 llvm/test/Analysis/CostModel/AArch64/sve-shuffle-broadcast.ll create mode 100644 llvm/test/Analysis/MemorySSA/noalias-scope-decl.ll create mode 100644 llvm/test/Analysis/ScalarEvolution/incorrect-exit-count.ll delete mode 100644 llvm/test/Analysis/lit.local.cfg create mode 100644 llvm/test/Assembler/aarch64-intrinsics-attributes.ll create mode 100644 llvm/test/Assembler/thinlto-summary-visibility.ll create mode 100644 llvm/test/CodeGen/AArch64/DAGCombine_vscale.ll create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/call-lowering-zeroext.ll create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/huge-switch.ll create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/legalize-fp128-fconstant.mir create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/legalize-ignore-hint.mir create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/legalize-sadde.mir create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/legalize-saddo.mir create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/legalize-ssube.mir create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/legalize-ssubo.mir create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/legalize-uadde.mir create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/legalize-uaddo.mir create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/legalize-usube.mir create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/legalize-usubo.mir create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/prelegalizer-combiner-load [...] create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/prelegalizer-combiner-load [...] create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/prelegalizercombiner-icmp- [...] create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/regbank-assert-zext.mir create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/select-hint.mir create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/select-saddo.mir create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/select-ssubo.mir create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/select-usubo.mir create mode 100644 llvm/test/CodeGen/AArch64/aarch64-dup-ext-crash.ll create mode 100644 llvm/test/CodeGen/AArch64/aarch64-tail-dup-size.ll create mode 100644 llvm/test/CodeGen/AArch64/arm64-homogeneous-prolog-epilog-bad-o [...] create mode 100644 llvm/test/CodeGen/AArch64/arm64-homogeneous-prolog-epilog-frame [...] create mode 100644 llvm/test/CodeGen/AArch64/arm64-homogeneous-prolog-epilog-no-helper.ll create mode 100644 llvm/test/CodeGen/AArch64/arm64-homogeneous-prolog-epilog.ll create mode 100644 llvm/test/CodeGen/AArch64/ilp32-tlsdesc.ll create mode 100644 llvm/test/CodeGen/AArch64/ilp32-va.ll delete mode 100644 llvm/test/CodeGen/AArch64/legalize-uaddo.mir create mode 100644 llvm/test/CodeGen/AArch64/loop-sink.mir create mode 100644 llvm/test/CodeGen/AArch64/ls64-intrinsics.ll create mode 100644 llvm/test/CodeGen/AArch64/mla_mls_merge.ll create mode 100644 llvm/test/CodeGen/AArch64/sve-coalesce-ptrue-intrinsics.ll create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/combine-short-clamp.ll create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/merge-buffer-stores.ll create mode 100644 llvm/test/CodeGen/AMDGPU/alloc-all-regs-reserved-in-class.mir create mode 100644 llvm/test/CodeGen/AMDGPU/debug_frame.ll create mode 100644 llvm/test/CodeGen/AMDGPU/frame-setup-without-sgpr-to-vgpr-spills.ll create mode 100644 llvm/test/CodeGen/AMDGPU/inline-asm.i128.ll create mode 100644 llvm/test/CodeGen/AMDGPU/loop-live-out-copy-undef-subrange.ll create mode 100644 llvm/test/CodeGen/AMDGPU/need-fp-from-csr-vgpr-spill.ll create mode 100644 llvm/test/CodeGen/AMDGPU/nsa-reassign.mir create mode 100644 llvm/test/CodeGen/AMDGPU/regbank-reassign-split.mir create mode 100644 llvm/test/CodeGen/AMDGPU/shrink-instructions-illegal-fold.mir create mode 100644 llvm/test/CodeGen/AMDGPU/soft-clause-dbg-value.mir create mode 100644 llvm/test/CodeGen/AMDGPU/sramecc-subtarget-feature-any.ll create mode 100644 llvm/test/CodeGen/AMDGPU/sramecc-subtarget-feature-disabled.ll create mode 100644 llvm/test/CodeGen/AMDGPU/sramecc-subtarget-feature-enabled.ll create mode 100644 llvm/test/CodeGen/AMDGPU/undef-subreg-use-after-coalesce.mir create mode 100644 llvm/test/CodeGen/AMDGPU/xnack-subtarget-feature-any.ll create mode 100644 llvm/test/CodeGen/AMDGPU/xnack-subtarget-feature-disabled.ll create mode 100644 llvm/test/CodeGen/AMDGPU/xnack-subtarget-feature-enabled.ll create mode 100644 llvm/test/CodeGen/ARM/machine-outliner-stack-fixup-arm.mir create mode 100644 llvm/test/CodeGen/ARM/machine-outliner-stack-fixup-thumb.mir create mode 100644 llvm/test/CodeGen/AVR/rust-trait-object.ll create mode 100644 llvm/test/CodeGen/Hexagon/autohvx/vector-align-store-mask.ll create mode 100644 llvm/test/CodeGen/MIR/AMDGPU/custom-pseudo-source-values.ll create mode 100644 llvm/test/CodeGen/PowerPC/fold_swtest_br.ll create mode 100644 llvm/test/CodeGen/PowerPC/legalize-invert-br_cc.ll create mode 100644 llvm/test/CodeGen/PowerPC/non-debug-mi-search-frspxsrsp.ll create mode 100644 llvm/test/CodeGen/PowerPC/p10-constants.ll create mode 100644 llvm/test/CodeGen/PowerPC/pr49092.ll create mode 100644 llvm/test/CodeGen/PowerPC/register-pressure-reduction.ll create mode 100644 llvm/test/CodeGen/PowerPC/sign-ext-atomics.ll create mode 100644 llvm/test/CodeGen/PowerPC/xxpermdi_mnemonics.s delete mode 100644 llvm/test/CodeGen/RISCV/bare-select.ll create mode 100644 llvm/test/CodeGen/RISCV/out-of-reach-emergency-slot.mir create mode 100644 llvm/test/CodeGen/RISCV/rv32Zba.ll create mode 100644 llvm/test/CodeGen/RISCV/rv64Zba.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/cleanup-vsetivli.mir create mode 100644 llvm/test/CodeGen/RISCV/rvv/extractelt-fp-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/extractelt-fp-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/extractelt-int-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/extractelt-int-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fp-splat.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fp.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/fixed-vectors-int-splat-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/fixed-vectors-int-splat-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/fixed-vectors-int.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/insertelt-fp-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/insertelt-fp-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/insertelt-int-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/insertelt-int-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/load-mask.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/mask-exts-truncs-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/mask-exts-truncs-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/rvv-vscale.i32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/rvv-vscale.i64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/saddo-sdnode.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vamoadd-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vamoadd-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vamoand-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vamoand-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vamomax-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vamomax-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vamomaxu-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vamomaxu-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vamomin-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vamomin-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vamominu-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vamominu-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vamoor-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vamoor-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vamoswap-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vamoswap-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vamoxor-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vamoxor-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vexts-sdnode-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vexts-sdnode-rv64.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vfadd-sdnode-rv32.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vfadd-sdnode-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfadd-sdnode.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vfdiv-sdnode-rv32.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vfdiv-sdnode-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfdiv-sdnode.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfmadd-sdnode.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfmsub-sdnode.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vfmul-sdnode-rv32.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vfmul-sdnode-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfmul-sdnode.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfneg-sdnode.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfnmadd-sdnode.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfnmsub-sdnode.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfpext-sdnode.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfptoi-sdnode.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfptrunc-sdnode.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfrec7-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfrec7-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfrsqrt7-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfrsqrt7-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfsqrt-sdnode.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vfsub-sdnode-rv32.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vfsub-sdnode-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfsub-sdnode.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vitofp-sdnode.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vle1-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vle1-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vloxei-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vloxei-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vloxseg-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vloxseg-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vlseg-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vlseg-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vlsegff-rv32-dead.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vlsegff-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vlsegff-rv64-dead.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vlsegff-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vlsseg-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vlsseg-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vluxei-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vluxei-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vluxseg-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vluxseg-rv64.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vlxe-rv32.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vlxe-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmulh-sdnode-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vreductions-fp-sdnode.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vreductions-int-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vreductions-int-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vrgatherei16-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vrgatherei16-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vse1-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vse1-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vsoxei-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vsoxei-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vsoxseg-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vsoxseg-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vsseg-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vsseg-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vssseg-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vssseg-rv64.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vsuxe-rv32.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vsuxe-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vsuxei-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vsuxei-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vsuxseg-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vsuxseg-rv64.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vsxe-rv32.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vsxe-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vtruncs-sdnode-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vtruncs-sdnode-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/scalable-vector-struct.ll create mode 100644 llvm/test/CodeGen/RISCV/select-bare.ll create mode 100644 llvm/test/CodeGen/RISCV/vec3-setcc-crash.ll create mode 100644 llvm/test/CodeGen/SPARC/fp128-split.ll create mode 100644 llvm/test/CodeGen/SystemZ/misched-cutoff.ll create mode 100644 llvm/test/CodeGen/Thumb2/LowOverheadLoops/constbound.ll create mode 100644 llvm/test/CodeGen/Thumb2/aligned-nonfallthrough.ll create mode 100644 llvm/test/CodeGen/Thumb2/block-placement.mir create mode 100644 llvm/test/CodeGen/Thumb2/mve-blockplacement.ll create mode 100644 llvm/test/CodeGen/Thumb2/mve-extractstore.ll create mode 100644 llvm/test/CodeGen/Thumb2/mve-pred-vselect.ll create mode 100644 llvm/test/CodeGen/Thumb2/scavenge-lr.mir create mode 100644 llvm/test/CodeGen/WebAssembly/fast-isel-call-indirect64.ll create mode 100644 llvm/test/CodeGen/WebAssembly/snan_literal.ll create mode 100644 llvm/test/CodeGen/X86/AMX/amx-ldtilecfg-insert.ll create mode 100644 llvm/test/CodeGen/X86/AMX/amx-sched.ll create mode 100644 llvm/test/CodeGen/X86/basic-block-sections-source-drift.ll create mode 100644 llvm/test/CodeGen/X86/innermost-loop-alignment.ll create mode 100644 llvm/test/CodeGen/X86/pr48888.ll create mode 100644 llvm/test/CodeGen/X86/pr49087.ll create mode 100644 llvm/test/CodeGen/X86/select-ext.ll delete mode 100644 llvm/test/CodeGen/X86/sink-cheap-instructions.ll create mode 100644 llvm/test/CodeGen/X86/statepoint-fixup-undef-def.mir create mode 100644 llvm/test/CodeGen/X86/statepoint-fixup-undef.mir create mode 100644 llvm/test/CodeGen/X86/usub_inc_iv.ll create mode 100644 llvm/test/CodeGen/X86/win64_regcall.ll create mode 100644 llvm/test/CodeGen/X86/x86-64-xmm-spill-unaligned.ll create mode 100644 llvm/test/CodeGen/X86/x86-no_callee_saved_registers.ll delete mode 100644 llvm/test/CodeGen/X86/xray-typed-event-log.ll delete mode 100644 llvm/test/CodeGen/lit.local.cfg create mode 100644 llvm/test/DebugInfo/MIR/Mips/call-site-info-update-delay-slot-f [...] delete mode 100644 llvm/test/DebugInfo/MIR/X86/mlicm-sink.mir create mode 100644 llvm/test/DebugInfo/Symbolize/ELF/symtab-file.s create mode 100644 llvm/test/DebugInfo/Symbolize/ELF/symtab-ifunc.s create mode 100644 llvm/test/DebugInfo/Symbolize/ELF/symtab-ignored.s create mode 100644 llvm/test/DebugInfo/Symbolize/ELF/symtab-notype.s create mode 100644 llvm/test/DebugInfo/X86/LLVM_implicit_pointer.ll create mode 100644 llvm/test/ExecutionEngine/JITLink/X86/ELF_ehframe_basic.s create mode 100644 llvm/test/ExecutionEngine/JITLink/X86/ELF_skip_debug_sections.s create mode 100644 llvm/test/ExecutionEngine/JITLink/X86/ELF_weak_definitions.s create mode 100644 llvm/test/ExecutionEngine/JITLink/X86/Inputs/ELF_weak_defs_extra.s create mode 100644 llvm/test/LTO/X86/tli-nobuiltin.ll create mode 100644 llvm/test/Linker/Inputs/appending-global.ll create mode 100644 llvm/test/Linker/appending-global-crash.ll create mode 100644 llvm/test/Linker/appending-global-err1.ll create mode 100644 llvm/test/Linker/appending-global-err2.ll create mode 100644 llvm/test/Linker/appending-global-err3.ll create mode 100644 llvm/test/Linker/appending-global-err4.ll create mode 100644 llvm/test/Linker/appending-global-err5.ll create mode 100644 llvm/test/Linker/appending-global-proto.ll create mode 100644 llvm/test/MC/AArch64/armv8.3a-pauth.s create mode 100644 llvm/test/MC/AArch64/armv8.4a-flagm.s delete mode 100644 llvm/test/MC/AArch64/coff-gnu.s create mode 100644 llvm/test/MC/AArch64/coff-separator.s create mode 100644 llvm/test/MC/AMDGPU/pal-registers.s create mode 100644 llvm/test/MC/Disassembler/X86/x86-64-avx.txt create mode 100644 llvm/test/MC/Disassembler/X86/x86-64-avx2.txt delete mode 100644 llvm/test/MC/ELF/file-double.s create mode 100644 llvm/test/MC/ELF/section-gnu.s create mode 100644 llvm/test/MC/PowerPC/modern-aix-as.s create mode 100644 llvm/test/MC/RISCV/rv32zba-invalid.s create mode 100644 llvm/test/MC/RISCV/rv32zba-valid.s create mode 100644 llvm/test/MC/RISCV/rv32zbbp-only-valid.s create mode 100644 llvm/test/MC/RISCV/rv32zbp-only-valid.s create mode 100644 llvm/test/MC/RISCV/rv64zba-invalid.s create mode 100644 llvm/test/MC/RISCV/rv64zba-valid.s delete mode 100644 llvm/test/MC/RISCV/rv64zbc-invalid.s delete mode 100644 llvm/test/MC/RISCV/rv64zbc-valid.s create mode 100644 llvm/test/MC/RISCV/rvv/aliases.s create mode 100644 llvm/test/MC/X86/addr16-32.s create mode 100644 llvm/test/MC/X86/segment-prefix.s create mode 100644 llvm/test/MachineVerifier/test_g_assert_zext.mir create mode 100644 llvm/test/MachineVerifier/test_g_assert_zext_register_bank_class.mir create mode 100644 llvm/test/Object/Inputs/WASM/bad-reloc-type.wasm create mode 100644 llvm/test/Object/Inputs/WASM/bad-symbol-type.wasm create mode 100644 llvm/test/Object/wasm-bad-reloc-type.test create mode 100644 llvm/test/Object/wasm-bad-symbol-type.test create mode 100644 llvm/test/Other/ChangePrinters/lit.local.cfg create mode 100644 llvm/test/Other/ChangePrinters/print-changed-diff.ll delete mode 100644 llvm/test/Other/new-pm-module-inliner-wrapper.ll create mode 100644 llvm/test/Other/scalable-vector-struct-intrinsic.ll delete mode 100644 llvm/test/Other/scalable-vector-struct.ll create mode 100644 llvm/test/TableGen/RegisterInfoEmitter-regcost-list.td create mode 100644 llvm/test/TableGen/RegisterInfoEmitter-regcost-tuple.td create mode 100644 llvm/test/TableGen/RegisterInfoEmitter-regcost.td create mode 100644 llvm/test/TableGen/cast-string.td create mode 100644 llvm/test/TableGen/detailed-records.td create mode 100644 llvm/test/Transforms/ConstantHoisting/X86/ehphi.ll create mode 100644 llvm/test/Transforms/ConstraintElimination/decompose-with-tempo [...] create mode 100644 llvm/test/Transforms/ConstraintElimination/eq.ll create mode 100644 llvm/test/Transforms/ConstraintElimination/gep-arithmetic.ll create mode 100644 llvm/test/Transforms/ConstraintElimination/loops-bottom-tested-base.ll create mode 100644 llvm/test/Transforms/ConstraintElimination/loops-bottom-tested- [...] create mode 100644 llvm/test/Transforms/ConstraintElimination/loops-header-tested-base.ll create mode 100644 llvm/test/Transforms/ConstraintElimination/loops-header-tested- [...] create mode 100644 llvm/test/Transforms/ConstraintElimination/loops-header-tested- [...] create mode 100644 llvm/test/Transforms/ConstraintElimination/mixed-signed-unsigne [...] create mode 100644 llvm/test/Transforms/ConstraintElimination/pointercast.ll create mode 100644 llvm/test/Transforms/ConstraintElimination/sge.ll create mode 100644 llvm/test/Transforms/ConstraintElimination/vector-compares.ll create mode 100644 llvm/test/Transforms/ConstraintElimination/wrapping-math.ll create mode 100644 llvm/test/Transforms/ConstraintElimination/zext.ll create mode 100644 llvm/test/Transforms/Coroutines/coro-async-unreachable.ll create mode 100644 llvm/test/Transforms/Coroutines/coro-elide-musttail.ll create mode 100644 llvm/test/Transforms/Coroutines/coro-frame-reuse-alloca-04.ll create mode 100644 llvm/test/Transforms/Coroutines/coro-frame-reuse-alloca-05.ll create mode 100644 llvm/test/Transforms/DeadStoreElimination/MSSA/stores-of-existi [...] create mode 100644 llvm/test/Transforms/EarlyCSE/noalias-scope-decl.ll create mode 100644 llvm/test/Transforms/GVN/critical-edge-split-failure.ll create mode 100644 llvm/test/Transforms/GVNSink/assumption.ll create mode 100644 llvm/test/Transforms/IROutliner/outlining-bitcasts.ll create mode 100644 llvm/test/Transforms/Inline/Inputs/cgscc-inline-replay.txt create mode 100644 llvm/test/Transforms/Inline/cgscc-inline-replay.ll create mode 100644 llvm/test/Transforms/Inline/dead-calls-willreturn.ll create mode 100644 llvm/test/Transforms/Inline/inline-retainRV-call.ll create mode 100644 llvm/test/Transforms/Inline/noalias-calls2.ll create mode 100644 llvm/test/Transforms/Inline/noalias3.ll create mode 100644 llvm/test/Transforms/InstCombine/ashr-or-mul-abs.ll create mode 100644 llvm/test/Transforms/InstCombine/hoist-not-from-ashr-operand.ll create mode 100644 llvm/test/Transforms/InstCombine/noalias-scope-decl.ll create mode 100644 llvm/test/Transforms/InstCombine/select-safe-transforms.ll create mode 100644 llvm/test/Transforms/InstCombine/sink-not-into-another-hand-of-and.ll create mode 100644 llvm/test/Transforms/InstCombine/sink-not-into-another-hand-of-or.ll create mode 100644 llvm/test/Transforms/LICM/hoist-alloc.ll create mode 100644 llvm/test/Transforms/LoopRotate/call-prepare-for-lto.ll create mode 100644 llvm/test/Transforms/LoopRotate/noalias.ll create mode 100644 llvm/test/Transforms/LoopStrengthReduce/X86/pr46943.ll create mode 100644 llvm/test/Transforms/LoopStrengthReduce/callbr-critical-edge-sp [...] create mode 100644 llvm/test/Transforms/LoopStrengthReduce/callbr-critical-edge-sp [...] create mode 100644 llvm/test/Transforms/LoopStrengthReduce/multi-edge-latch.ll create mode 100644 llvm/test/Transforms/LoopStrengthReduce/post-increment-insertion.ll create mode 100644 llvm/test/Transforms/LoopStrengthReduce/pr48725.ll create mode 100644 llvm/test/Transforms/LoopUnroll/noalias.ll create mode 100644 llvm/test/Transforms/LoopUnroll/peel-loop-noalias-scope-decl.ll create mode 100644 llvm/test/Transforms/LoopUnroll/runtime-unroll-assume-no-remainder.ll create mode 100644 llvm/test/Transforms/LoopUnrollAndJam/multiple_exit_blocks.ll create mode 100644 llvm/test/Transforms/LoopUnswitch/partial-unswitch-cost.ll create mode 100644 llvm/test/Transforms/LoopUnswitch/partial-unswitch-mssa-threshold.ll create mode 100644 llvm/test/Transforms/LoopUnswitch/partial-unswitch-update-memoryssa.ll create mode 100644 llvm/test/Transforms/LoopVectorize/AArch64/intrinsiccost.ll create mode 100644 llvm/test/Transforms/LoopVectorize/AArch64/sve-basic-vec.ll create mode 100644 llvm/test/Transforms/LoopVectorize/AArch64/sve-gather-scatter.ll create mode 100644 llvm/test/Transforms/LoopVectorize/AArch64/sve-masked-loadstore.ll create mode 100644 llvm/test/Transforms/LoopVectorize/ARM/mve-saddsatcost.ll create mode 100644 llvm/test/Transforms/LoopVectorize/Hexagon/maximum-vf-crash.ll create mode 100644 llvm/test/Transforms/LoopVectorize/RISCV/lit.local.cfg create mode 100644 llvm/test/Transforms/LoopVectorize/RISCV/scalable-vf-hint.ll create mode 100644 llvm/test/Transforms/LoopVectorize/X86/intrinsiccost.ll create mode 100644 llvm/test/Transforms/LoopVectorize/multiple-exits-versioning.ll create mode 100644 llvm/test/Transforms/LoopVectorize/noalias-scope-decl.ll create mode 100644 llvm/test/Transforms/LowerTypeTests/pr48245.ll create mode 100644 llvm/test/Transforms/MemCpyOpt/aa-recursion-assertion-failure.ll create mode 100644 llvm/test/Transforms/ObjCARC/contract-rv-attr.ll create mode 100644 llvm/test/Transforms/PGOProfile/Inputs/hash_mismatch_metadata.proftext create mode 100644 llvm/test/Transforms/PGOProfile/hash_mismatch_metadata.ll create mode 100644 llvm/test/Transforms/PGOProfile/noprofile.ll create mode 100644 llvm/test/Transforms/PhaseOrdering/X86/pixel-splat.ll create mode 100644 llvm/test/Transforms/PhaseOrdering/X86/pr48844-br-to-switch-vec [...] create mode 100644 llvm/test/Transforms/PhaseOrdering/pr44461-br-to-switch-rotate.ll create mode 100644 llvm/test/Transforms/SampleProfile/Inputs/bad.extbinary.afdo create mode 100644 llvm/test/Transforms/SampleProfile/Inputs/ctxsplit.extbinary.afdo create mode 100644 llvm/test/Transforms/SampleProfile/Inputs/indirect-call-csspgo.prof create mode 100644 llvm/test/Transforms/SampleProfile/Inputs/pseudo-probe-inline.prof create mode 100644 llvm/test/Transforms/SampleProfile/Inputs/pseudo-probe-update.prof create mode 100644 llvm/test/Transforms/SampleProfile/csspgo-inline-debug.ll create mode 100644 llvm/test/Transforms/SampleProfile/csspgo-inline-icall.ll create mode 100644 llvm/test/Transforms/SampleProfile/csspgo-inline.ll create mode 100644 llvm/test/Transforms/SampleProfile/csspgo-summary.ll create mode 100644 llvm/test/Transforms/SampleProfile/ctxsplit.ll create mode 100644 llvm/test/Transforms/SampleProfile/pseudo-probe-inline.ll create mode 100644 llvm/test/Transforms/SampleProfile/pseudo-probe-update.ll create mode 100644 llvm/test/Transforms/SampleProfile/pseudo-probe-verify.ll create mode 100644 llvm/test/Transforms/SimpleLoopUnswitch/not-safe-to-clone.ll delete mode 100644 llvm/test/Transforms/SimplifyCFG/X86/fold-branch-debuginvariant.ll create mode 100644 llvm/test/Transforms/SimplifyCFG/pr48778-sdiv-speculation.ll create mode 100644 llvm/test/Transforms/SimplifyCFG/switchToSelect-domtree-preserv [...] delete mode 100644 llvm/test/Transforms/TailCallElim/deopt-bundle.ll create mode 100644 llvm/test/Transforms/TailCallElim/operand-bundles.ll delete mode 100644 llvm/test/Transforms/lit.local.cfg create mode 100644 llvm/test/Verifier/llvm.loop-cu-strip.ll create mode 100644 llvm/test/Verifier/noalias_scope_decl.ll create mode 100644 llvm/test/Verifier/scalable-vector-struct-alloca.ll create mode 100644 llvm/test/Verifier/scalable-vector-struct-load.ll create mode 100644 llvm/test/Verifier/scalable-vector-struct-store.ll create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...] create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...] create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/avr-fun [...] create mode 100644 llvm/test/tools/dsymutil/X86/timestamp-mismatch.test create mode 100644 llvm/test/tools/gold/X86/devirt_vcall_vis_export_dynamic.ll create mode 100644 llvm/test/tools/gold/X86/v1.16/devirt_vcall_vis_export_dynamic.ll create mode 100644 llvm/test/tools/llc/binutils-version.ll create mode 100644 llvm/test/tools/llvm-dwp/WebAssembly/lit.local.cfg create mode 100644 llvm/test/tools/llvm-dwp/WebAssembly/simple_dwo.s create mode 100644 llvm/test/tools/llvm-elfabi/read-elf-dynsym.test copy llvm/test/{Analysis/CostModel => tools/llvm-mca/JSON}/X86/lit.local.cfg (100%) create mode 100644 llvm/test/tools/llvm-mca/JSON/X86/views.s create mode 100755 llvm/test/tools/llvm-objdump/MachO/Inputs/unwind-info-excess.ma [...] create mode 100644 llvm/test/tools/llvm-objdump/MachO/unwind-info-excess-x86_64.test create mode 100644 llvm/test/tools/llvm-objdump/X86/disassemble-gdtls.s copy llvm/test/{Transforms/SampleProfile/Inputs/profile-context-tracker.prof => to [...] create mode 100644 llvm/test/tools/llvm-profdata/cs-sample-profile.test create mode 100755 llvm/test/tools/llvm-profgen/Inputs/inline-cs-pseudoprobe.perfbin create mode 100644 llvm/test/tools/llvm-profgen/Inputs/inline-cs-pseudoprobe.perfscript create mode 100755 llvm/test/tools/llvm-profgen/Inputs/noinline-cs-pseudoprobe.perfbin create mode 100644 llvm/test/tools/llvm-profgen/Inputs/noinline-cs-pseudoprobe.perfscript create mode 100755 llvm/test/tools/llvm-profgen/Inputs/recursion-compression-nopro [...] create mode 100644 llvm/test/tools/llvm-profgen/Inputs/recursion-compression-nopro [...] create mode 100755 llvm/test/tools/llvm-profgen/Inputs/recursion-compression-pseud [...] create mode 100644 llvm/test/tools/llvm-profgen/Inputs/recursion-compression-pseud [...] create mode 100644 llvm/test/tools/llvm-profgen/inline-cs-pseudoprobe.test create mode 100644 llvm/test/tools/llvm-profgen/merge-cold-profile.test create mode 100644 llvm/test/tools/llvm-profgen/noinline-cs-pseudoprobe.test create mode 100644 llvm/test/tools/llvm-profgen/pseudoprobe-decoding.test create mode 100644 llvm/test/tools/llvm-profgen/recursion-compression-noprobe.test create mode 100644 llvm/test/tools/llvm-profgen/recursion-compression-pseudoprobe.test create mode 100644 llvm/tools/llvm-mca/Views/InstructionView.cpp create mode 100644 llvm/tools/llvm-mca/Views/InstructionView.h create mode 100644 llvm/tools/llvm-profgen/PseudoProbe.cpp create mode 100644 llvm/tools/llvm-profgen/PseudoProbe.h create mode 100644 llvm/unittests/tools/llvm-profgen/CMakeLists.txt create mode 100644 llvm/unittests/tools/llvm-profgen/ContextCompressionTest.cpp delete mode 100644 llvm/utils/gn/secondary/llvm/lib/Target/RISCV/Utils/BUILD.gn delete mode 100644 llvm/utils/gn/secondary/llvm/lib/Transforms/HelloNew/BUILD.gn create mode 100644 llvm/utils/gn/secondary/llvm/unittests/tools/llvm-profgen/BUILD.gn create mode 100644 mlir/docs/BufferDeallocationInternals.md create mode 100644 mlir/include/mlir-c/IntegerSet.h create mode 100644 mlir/include/mlir/Analysis/LinearTransform.h create mode 100644 mlir/include/mlir/CAPI/IntegerSet.h create mode 100644 mlir/include/mlir/Conversion/ComplexToLLVM/ComplexToLLVM.h create mode 100644 mlir/include/mlir/Conversion/TosaToLinalg/TosaToLinalg.h delete mode 100644 mlir/include/mlir/Dialect/Async/IR/AsyncBase.td create mode 100644 mlir/include/mlir/Dialect/Async/IR/AsyncDialect.td create mode 100644 mlir/include/mlir/Dialect/Async/IR/AsyncTypes.h create mode 100644 mlir/include/mlir/Dialect/Async/IR/AsyncTypes.td copy mlir/include/mlir/Dialect/{PDL => Complex}/CMakeLists.txt (100%) create mode 100644 mlir/include/mlir/Dialect/Complex/IR/CMakeLists.txt create mode 100644 mlir/include/mlir/Dialect/Complex/IR/Complex.h create mode 100644 mlir/include/mlir/Dialect/Complex/IR/ComplexBase.td create mode 100644 mlir/include/mlir/Dialect/Complex/IR/ComplexOps.td create mode 100644 mlir/include/mlir/Dialect/Linalg/IR/LinalgInterfaces.h create mode 100644 mlir/include/mlir/Dialect/Linalg/IR/LinalgInterfaces.td delete mode 100644 mlir/include/mlir/Dialect/Linalg/IR/LinalgStructuredOpsInterface.td create mode 100644 mlir/include/mlir/Interfaces/CastInterfaces.h create mode 100644 mlir/include/mlir/Interfaces/CastInterfaces.td create mode 100644 mlir/integration_test/Dialect/Linalg/CPU/benchmark_matmul.mlir create mode 100644 mlir/integration_test/Dialect/Linalg/CPU/benchmark_matmul_colum [...] create mode 100644 mlir/integration_test/Dialect/Linalg/CPU/benchmark_matmul_colum [...] create mode 100644 mlir/integration_test/Dialect/Linalg/CPU/benchmark_matmul_i8_i8 [...] create mode 100644 mlir/integration_test/Dialect/Standard/CPU/test_subview.mlir create mode 100644 mlir/integration_test/Dialect/Vector/CPU/AVX512/lit.local.cfg create mode 100644 mlir/integration_test/Dialect/Vector/CPU/AVX512/test-vp2interse [...] create mode 100644 mlir/integration_test/Sparse/CPU/frostt-example.mlir create mode 100644 mlir/integration_test/data/test.tns create mode 100644 mlir/lib/Analysis/LinearTransform.cpp create mode 100644 mlir/lib/Bindings/Python/.style.yapf create mode 100644 mlir/lib/Bindings/Python/BuiltinOps.td create mode 100644 mlir/lib/Bindings/Python/mlir/dialects/_builtin.py create mode 100644 mlir/lib/Bindings/Python/mlir/dialects/_linalg.py create mode 100644 mlir/lib/CAPI/IR/IntegerSet.cpp create mode 100644 mlir/lib/Conversion/ComplexToLLVM/CMakeLists.txt create mode 100644 mlir/lib/Conversion/ComplexToLLVM/ComplexToLLVM.cpp create mode 100644 mlir/lib/Conversion/TosaToLinalg/CMakeLists.txt create mode 100644 mlir/lib/Conversion/TosaToLinalg/TosaToLinalg.cpp create mode 100644 mlir/lib/Conversion/TosaToLinalg/TosaToLinalgPass.cpp create mode 100644 mlir/lib/Dialect/Async/Transforms/AsyncToAsyncRuntime.cpp copy mlir/{include/mlir/Dialect/PDL => lib/Dialect/Complex}/CMakeLists.txt (100%) create mode 100644 mlir/lib/Dialect/Complex/IR/CMakeLists.txt create mode 100644 mlir/lib/Dialect/Complex/IR/ComplexDialect.cpp create mode 100644 mlir/lib/Dialect/Complex/IR/ComplexOps.cpp create mode 100644 mlir/lib/Dialect/Linalg/IR/LinalgInterfaces.cpp create mode 100644 mlir/lib/Interfaces/CastInterfaces.cpp create mode 100644 mlir/lib/Target/SPIRV/Serialization/SerializeOps.cpp create mode 100644 mlir/lib/Target/SPIRV/Serialization/Serializer.cpp create mode 100644 mlir/lib/Target/SPIRV/Serialization/Serializer.h create mode 100644 mlir/test/Bindings/Python/.style.yapf create mode 100644 mlir/test/Bindings/Python/dialects/builtin.py create mode 100644 mlir/test/Bindings/Python/dialects/linalg.py create mode 100644 mlir/test/Bindings/Python/ir_integer_set.py create mode 100644 mlir/test/Bindings/Python/ods_helpers.py create mode 100644 mlir/test/Conversion/AsyncToLLVM/convert-coro-to-llvm.mlir create mode 100644 mlir/test/Conversion/AsyncToLLVM/convert-runtime-to-llvm.mlir create mode 100644 mlir/test/Conversion/ComplexToLLVM/convert-to-llvm.mlir create mode 100644 mlir/test/Conversion/ComplexToLLVM/full-conversion.mlir create mode 100644 mlir/test/Conversion/StandardToLLVM/convert-nd-vector-to-llvmir.mlir create mode 100644 mlir/test/Conversion/TosaToLinalg/tosa-to-linalg.mlir delete mode 100644 mlir/test/Dialect/Affine/SuperVectorize/normalize_maps.mlir create mode 100644 mlir/test/Dialect/Async/async-to-async-runtime.mlir create mode 100644 mlir/test/Dialect/Async/coro.mlir create mode 100644 mlir/test/Dialect/Async/runtime.mlir create mode 100644 mlir/test/Dialect/Builtin/canonicalize.mlir create mode 100644 mlir/test/Dialect/Builtin/invalid.mlir create mode 100644 mlir/test/Dialect/Builtin/ops.mlir create mode 100644 mlir/test/Dialect/Complex/ops.mlir create mode 100644 mlir/test/Dialect/Linalg/fusion-tensor-pattern.mlir create mode 100644 mlir/test/Dialect/Linalg/hoist-padding.mlir create mode 100644 mlir/test/Dialect/Linalg/named-ops.mlir create mode 100644 mlir/test/Dialect/Linalg/sparse_nd.mlir create mode 100644 mlir/test/Dialect/Linalg/sparse_vector.mlir create mode 100644 mlir/test/Dialect/Linalg/tile-and-pad-tensors.mlir create mode 100644 mlir/test/Target/SPIRV/image.mlir create mode 100644 mlir/test/Transforms/test-pattern-selective-replacement.mlir delete mode 100644 mlir/test/mlir-cpu-runner/CMakeLists.txt delete mode 100644 mlir/test/mlir-cpu-runner/include/mlir_test_cblas.h delete mode 100644 mlir/test/mlir-cpu-runner/include/mlir_test_cblas_interface.h delete mode 100644 mlir/test/mlir-cpu-runner/linalg_integration_test.mlir delete mode 100644 mlir/test/mlir-cpu-runner/mlir_test_cblas.cpp delete mode 100644 mlir/test/mlir-cpu-runner/mlir_test_cblas_interface.cpp create mode 100644 mlir/test/mlir-cuda-runner/async.mlir create mode 100644 mlir/unittests/Analysis/LinearTransformTest.cpp create mode 100644 mlir/unittests/ExecutionEngine/CMakeLists.txt create mode 100644 mlir/unittests/ExecutionEngine/Invoke.cpp delete mode 100644 openmp/libomptarget/cmake/Modules/LibomptargetNVPTXBitcodeLibra [...] delete mode 100644 openmp/libomptarget/deviceRTLs/amdgcn/src/hip_atomics.h create mode 100644 openmp/libomptarget/deviceRTLs/common/allocator.h delete mode 100644 openmp/libomptarget/deviceRTLs/common/target_atomic.h create mode 100644 openmp/libomptarget/deviceRTLs/target_interface.h create mode 100644 openmp/libomptarget/include/dlwrap.h create mode 100644 openmp/libomptarget/plugins/cuda/dynamic_cuda/cuda.cpp create mode 100644 openmp/libomptarget/plugins/cuda/dynamic_cuda/cuda.h create mode 100644 openmp/libomptarget/plugins/remote/CMakeLists.txt create mode 100644 openmp/libomptarget/plugins/remote/include/Utils.h create mode 100644 openmp/libomptarget/plugins/remote/include/openmp.proto create mode 100644 openmp/libomptarget/plugins/remote/lib/Utils.cpp create mode 100644 openmp/libomptarget/plugins/remote/server/CMakeLists.txt create mode 100644 openmp/libomptarget/plugins/remote/server/OffloadingServer.cpp create mode 100644 openmp/libomptarget/plugins/remote/server/Server.cpp create mode 100644 openmp/libomptarget/plugins/remote/server/Server.h create mode 100644 openmp/libomptarget/plugins/remote/src/CMakeLists.txt create mode 100644 openmp/libomptarget/plugins/remote/src/Client.cpp create mode 100644 openmp/libomptarget/plugins/remote/src/Client.h create mode 100644 openmp/libomptarget/plugins/remote/src/rtl.cpp create mode 100644 openmp/libomptarget/test/offloading/assert.cpp create mode 100644 openmp/libomptarget/test/offloading/bug49021.cpp create mode 100644 openmp/runtime/test/affinity/omp-places-invalid-syntax.c create mode 100644 openmp/runtime/test/api/omp_nteams_api.c create mode 100644 openmp/runtime/test/api/omp_nteams_api_env.c create mode 100644 openmp/runtime/test/api/omp_nteams_api_env2.c create mode 100644 openmp/runtime/test/env/omp51_alloc_env.c create mode 100644 openmp/runtime/test/env/omp_alloc_env_invalid.c create mode 100644 openmp/runtime/test/tasking/bug_taskwait_detach.cpp create mode 100644 openmp/runtime/test/tasking/hidden_helper_task/common.h create mode 100644 openmp/runtime/test/tasking/hidden_helper_task/depend.cpp create mode 100644 openmp/runtime/test/tasking/hidden_helper_task/gtid.cpp create mode 100644 openmp/runtime/test/tasking/hidden_helper_task/taskgroup.cpp create mode 100644 polly/lib/External/isl/check_single_reference_templ.c create mode 100644 polly/lib/External/isl/isl_copy_tuple_id_templ.c create mode 100644 polly/lib/External/isl/isl_list_private.h create mode 100644 polly/lib/External/isl/isl_type_has_space_templ.c create mode 100644 polly/lib/External/isl/isl_union_map_lex_templ.c delete mode 100644 polly/lib/External/isl/test_inputs/gist1.polylib create mode 100644 polly/test/DeLICM/pr48783.ll -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 9 months

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-stable-defconfig updated (6abd4cf281 -> 5f128a25f2)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-stable-defconfig in repository toolchain/ci/binutils-gdb. from 6abd4cf281 gdb: check for empty strings in get_standard_cache_dir/get_s [...] adds 8fc48b7961 Pass void_context_p to parse_expression adds 46f900c065 sim: require a C11 compiler adds a7e906e8f5 Automatic date update in version.in adds 6430704567 configure regen adds aae7fcb8d7 POWER10: Add Return-Oriented Programming instructions adds b1b29aa51a elf: Verify section size for mixed ordered/unordered inputs adds ba9e922fa0 ld/x86-64: Also set LAM_U57 when setting LAM_U48 adds ce0be4070f sim: common: add missing stdlib.h for abort() adds 055bc77a80 Add Changelog entries and NEWS entries for 2.36 branch adds 573fe3fbc1 Change version number to 2.36.50 and regenerate files adds be2c78856d Update release howto with 2.37 numbers adds b5a4a01af4 sim: hw: rework code to avoid gcc warnings adds f41464416a sim: pru: fix include ordering with sim-main.h adds 0a94990bf6 ld/x86-64: Properly Handle -z lam-u48/lam-u57 adds bf470982f9 sim: enable -Werror by default for some arches adds 50df264dae sim: clean up stale AC_PREREQ refs adds f8cab0b995 sim: sh64: delete port adds f074c07d8d sim: common: clean up asprintf includes a bit adds 7eb99e5e27 sim: cr16/d10v: move storage out of header adds a9fd212a24 sim: replace rindex with strrchr adds 50ad1254d5 GCC: Pass --plugin to AR and RANLIB adds a4966cd965 Binutils: Pass --plugin to AR and RANLIB adds af019bfde9 Support the PGO build for binutils+gdb adds 66beed0227 Fix erroneous agent expression test adds bc167b6b3e Remove a use of print_expression adds 54585eee2e Avoid crash in compile_to_object adds 5834526f4b Automatic date update in version.in adds 46b1518d4c Automatic date update in version.in adds a8aa72b913 Updated translations for multiple subdirectories adds 68ed285428 sim: clean up C11 header includes adds 933306703a sim: rl78: move storage out of header adds 90e123dd60 sim: common: fix printf formats adds a0c38f0d70 sim: or1k: fix include ordering with sim-main.h adds 5c1008a41f sim: call SIM_AC_OPTION_WARNINGS(no) in remaining ports adds 9c70334dee sim: always call SIM_AC_OPTION_WARNINGS adds c0f6e439cc Add support for more MIPS variants to the linker command line. adds 82c70b08df aarch64: Remove support for CSRE adds 10dadadc5b [gdb/testsuite] Fix gdb.arch/amd64-stap-three-arg-disp.S adds 062eaacbac gdb: change jit_debug to a bool adds eef401dce1 gdb: convert solib-aix to new-style debug macros adds c6185dce03 gdb: convert aarch64 to new-style debug macros adds 254c3783fe sim: tests: get common tests working again adds eabdd87b2e Automatic date update in version.in adds 03c02f3116 GCC: Check if AR works with --plugin and rc adds 83b33c6cb9 Binutils: Check if AR works with --plugin and rc adds 44124a4683 binuitils: Check if AR is usable for LTO build adds f631b79abe sim: or1k: delete redundant SIM_AC_OPTION_INLINE call adds f220ef633c sim: common: use #error properly adds 68895f7d7e sim: README-HACKING: clean up stale run references adds 5e9e2f41eb sim: or1k: clean up stale build entries adds e998918e98 sim: or1k: fix mixing of code & decl warning adds 7c654b719d gdb/fortran: add symbol base comparison operators adds ce38f5edf1 gdb: fix debug dump of OP_BOOL expressions adds 6d104cac0a Updated translations for some subdirectories adds c2e9a4a3ed elf/x86-64: Adjust R_AMD64_DIR64/R_AMD64_DIR32 for PE/x86-64 inputs adds 18bfb5057f [gdb/testsuite] Require is_amd64_regs_target in gdb.base/dis [...] adds d546b61084 Implement a workaround for GNU mak jobserver adds 5291fe3cd1 aarch64: Add support for bfloat16 in gdb. adds b2f2ae0d6f gdb: remove pre_init_ui_hook from top.c adds 3f94e58859 [gdb/testsuite] Add have_mpx in lib/gdb.exp adds 16e9019ef7 gdb: move baud_rate and serial_parity declarations to serial.h adds fe7a351a8e gdb: move read{now,never}_symbol_files declarations to symfile.h adds 24a7f1b548 gdb: fix indentation in infrun.c adds 3034143dc6 src-release: fix indentation adds 4180301e81 Automatic date update in version.in adds 62fe7512a7 sim: watch: fix pc watchpoints on little endian host systems adds c54f3efdc2 sim: watch: fix range expression processing adds 2ce40d1a51 Add SEH support to code generated by dlltool. adds 8c4645b488 Remove sflag_info param from wild callback functions adds b209b5a6b8 SHF_LINK_ORDER fixup_link_order in ld adds 5347ed60c5 Regen Makefile.in for jobserver.m4 aclocal.m4 dependency adds 844bf810cf x86: Don't generate GOT_symbol for PLT relocations adds b634d11d61 ld: Check for ELF input before accessing ELF section data adds 54ca900277 gdb: convert jit to new-style debug macros adds 5e12f48ffb gdb: bool-ify file_is_auto_load_safe adds db972fce46 gdb: bool-ify ext_lang_auto_load_enabled and friends adds 5bf7e91b2b gdb: bool-ify users of file_is_auto_load_safe adds 506195754c gdb: bool-ify maybe_add_script_{text,file} adds fb0f5031bb gdb: turn arc_debug into a bool adds d8d1feb424 gdb: convert arc to new-style debug macros adds 4120e4885b Re: SHF_LINK_ORDER fixup_link_order in ld adds 3eeabe12c3 Automatic date update in version.in adds c9d220893e gdb: make the remote target track its own thread resume state adds bd497355ea gdb: remove target_ops::commit_resume implementation in reco [...] adds 8f66807b98 gdb: better handling of 'S' packets adds d9b1deff13 sim: watch: add basic default handler that traps adds 54780889e9 sim: h8300: drop separate eightbit memory buffer adds adb0bd8fda gas: bfin: fix build time warnings adds abad28152e gas: bfin: build lexer with -Werror adds 271bea6acd ld: tests: add -msim when testing bfin targets adds 7e0d77ef5f Fix an illegal memory access parsing a win32pstatus note wit [...] adds 116d0cf103 [gdb/testsuite] Fix gdb.base/style.exp with -m32 adds 5fae2a2c66 [gdb/breakpoint] Handle .plt.sec in in_plt_section adds 5a10699ff3 Updated translations for some subdirectories adds 8ca9c7eb67 bfin: Skip non SEC_ALLOC section for R_BFIN_FUNCDESC adds 58eadc4b69 Fix building gdb with gcc-4.x adds c14dee84dd Update my email address (long overdue!) adds 17e8913732 Add myself to gdb/MAINTAINERS adds 5aa06b1b14 Automatic date update in version.in adds 5fda40b28f gas: make [248]byte directives available everywhere adds 3624a6c15c PR26539, memory leak in inflate.c adds 37a9c3a53e sim: testsuite: allow tests to declare expected exit status adds 7cf91a2481 sim: m32r: clean up redundant test coverage adds 89bfc2a429 sim: frv: clean up redundant test coverage adds 137d6efd8a sim: mips: delete empty stub test dir adds 29fd199ed8 sim: d10v: relocate tests & clean up test harness adds bb3eddb5bd sim: testsuite: delete configure script adds dcd709e056 RISC-V: Comments tidy and improvement. adds b800637e76 RISC-V: Error and warning messages tidy. adds 1942a04836 RISC-V: Indent and GNU coding standards tidy, also aligned t [...] adds 4bb5732e27 RISC-V: Fixed the indent that caused by the previous commits [...] adds 10f92414d6 [gdb/testsuite] Fix gdb.fortran/array-slices.exp with -m32 adds 5a11fff005 gdb/tui: compare pointer to nullptr, not 0 adds e403a898b5 Automatic date update in version.in adds 1368b914e9 sim: testsuite: flatten tree adds eb6e6af8c1 PR26002 undefined symbol VER_NDX_GLOBAL vs. VER_NDX_LOCAL adds ad92f33d38 Tidy inflateEnd calls adds 68b007788a ld/x86: Add -z report-relative-reloc adds 75a933f399 ld/elf/x86: Don't compare IFUNC address in the shared object adds 514fca98df Automatic date update in version.in adds edf0f284b1 PR binutils/23460: Increase the max number of open files to 20 adds d46153313b Automatic date update in version.in adds 25294ff049 gold: Remove the circular IFUNC dependency in ifuncmain6pie adds 994b251328 ld/elf: Ignore section symbols when matching linkonce with comdat adds 44365e88c0 PR27198, segv in S_IS_WEAK adds cecb191290 gdb: const-ify unpack_* functions in remote.c adds e3b2741b16 gdb: const-ify remote_target::add_current_inferior_and_threa [...] adds b5c8f22d28 gdb: move remote_target::start_remote variable to narrower scope adds aa2838ccc5 gdb: const-ify hostio methods parameter in remote.c adds d3d7d1ba3b [gdb/tdep] Handle si_addr_bnd in compat_siginfo_from_siginfo adds 326adec374 PR26378, sections initialised only by linker scripts are alw [...] adds 6a9ad81c44 gdb/riscv: use a single regset supply function for riscv fbs [...] adds 705989f19a as: Automatically enable DWARF5 support adds 02baa13385 gdb/testsuite: remove actual addresses from some test names adds 4cfcd3b333 sim: common: modernize gennltvals.sh adds 5e25901fcc sim: common: delete configure & Makefile adds f89f33e57c sim: common: simplify version script adds f0c1efa53d Automatic date update in version.in adds 85e963f185 ld: Just xfail riscv little endian targets for compressed1d.d test. adds 0e7620dcdc sim: bfin: delete accidental ADI copyright adds a75a6a4164 [GOLD] powerpc assertion failure adds 30845f113a PowerPC use_local_plt adds 0c4e2c6c88 [gdb/testsuite] Fix gdb.arch/i386-mpx.exp with -m32 adds 1485212328 [gdb/testsuite] Fix gdb.base/step-over-syscall.exp with -m32 adds c98de297b3 libctf, ld: fix data symbol test with newer GCC adds e05a3e5a49 libctf: lookup_by_name: do not return success for nonexisten [...] adds 26503e2f5e libctf, create: fix ctf_type_add of structs with unnamed members adds ccbe4c82d5 Use gdb::array_view for setting value bytes in trad-frame adds c65ca138c4 sim: ppc: update version script usage adds bdec2917b1 Convert some frame functions to use gdb::array_view. adds a9a87d3525 trad-frame cleanups adds 1c3b85ad28 use DISABLE_COPY_AND_ASSIGN in switch_thru_all_uis adds 11321a0505 Automatic date update in version.in adds 8bd10d6b16 PowerPC64 synthetic symbols adds 4bd7c90276 PowerPC: Don't generate unused section symbols adds 037e8112b9 [gdb/server] Don't overwrite fs/gs_base with -m32 adds 6f52fdf404 Fix a few stap parser issues and add a new test for probe ex [...] adds 1402665c8f [gdb/testsuite] Skip gdb.rust/*.exp for target board unix/-m32 adds 7c794afd54 [gdb/testsuite] Fix gdb.python/py-format-string.exp with -m32 adds 6571ffc620 gdb/testsuite: add links for handled control sequences in li [...] adds c3e96aa78f gdb/testsuite: rename _cur_x/_cur_y to _cur_col/_cur_row in [...] adds 3f0781f389 Automatic date update in version.in adds a6c11cbb14 gdb/remote.c: address conflicting enum and method name adds 6bd434d6ca gdb: make some variables static adds 17e593e966 gdb/dwarf: add some logging in dwarf2/read.c adds de53369b2e gdb/dwarf: add assertion in maybe_queue_comp_unit adds f9e9ba90b3 gdb/testsuite: use multi_line in gdb.base/skip.exp adds d4dd4fca16 gdb: change debug_bfd_cache to bool adds c78eec4424 mips XPASS pr26936 adds 498ff0328f PR27218, memory access violation in dwarf2dbg.c adds be07043ea8 PR27221, 058430b4a1 warnings while assembling the Linux kernel adds 7cb6d92a3f gdb: convert arm to new-style debug macros adds 325d39e4e0 Add Python support for hardware breakpoints adds a72d0f3d69 gdb/doc: reorder and group sections relating to aliases adds 730af66356 gdb/testsuite: improve logging in lib/tuiterm.exp adds 439706e6a9 gdb: use interruptible_select when connecting to a remote adds 1e15fcac94 gdb: convert bfd-cache to new-style debug macros adds d3abc0cee0 gdb: remove unused f77_array_offset_tbl from f-valprint.c adds a59902a7c1 gdb: convert auto-load to new-style debug macros adds d5d24e12f9 Fix build errors for armhf adds cd211c75cb Handle additional connection error adds e534c7e8c4 Automatic date update in version.in adds c651f0a614 MAINTAINERS: Update my e-mail address adds cc4bc93e52 gdb/doc: down case contents of @var adds fe461d2f70 gdb/doc: move @menu to the end of the node adds 5b7d941b90 gdb: add owner-related methods to struct type adds 3062502019 gdb: remove TYPE_OBJFILE_OWNED macro adds 344e9841d9 gdb: remove TYPE_OBJFILE macro adds baf2b57f18 gdb: move set remote commands to remote.c adds cda09ec9f9 gdb: move remote_debug to remote.{h,c} adds 02349803fc gdb: change remote_debug to bool adds 2189c31265 gdb: add remote_debug_printf adds d8c4766d31 gdb/doc: don't rely on @menu item within the docs adds e7b430724d gdb: don't print escape characters when a style is disabled adds 9d2d8a16e1 gdb: add new version style adds 0ac85db529 gdb/testsuite: eliminate gdb_suppress_tests mechanism adds 705646c074 Fix expected output of gdb.base/line65535.exp with dwarf-5 adds e753591581 Automatic date update in version.in adds 1af4c9c420 Disable bracketed paste mode in GDB tests adds ef45cb65a7 Use readline's variant of Windows patch adds d3ee35dbf7 Improve gdb_tilde_expand logic. adds dd5ca05f47 gdb: fix regression in copy_type_recursive adds c99d72de18 Automatic date update in version.in adds 9f7f6cb8d2 Remove call to reset from compile_to_object adds 18454c151f DWARF-5: Fix parsing DWARF-5 line number tables adds 3637a558a5 Use std::vector for "registers_used" in compile feature adds b10bae1875 Avoid crash when "compile" expression uses cooked register adds 68fcee4fa7 PR27228, .reloc wrong symbol emitted for undefined local symbol adds 9b351c9bc9 Minor updates to the 'how to make a release' document adds eea133e655 gas: Add a testcase for PR gas/27228 adds 940d0202fd DWARF-5: Ignore empty range in DWARF-5 line number tables adds 123b18bf62 Automatic date update in version.in adds b8df69003d Update linker scripts with the names of new DWARF-5 debug sections. adds 04de9f3e31 gdb/doc: move @menu blocks to the end of their enclosing @node adds 9e42b97628 Add some more DWARF-5 sections adds acd6125f01 Add test case for symbol menu for local enumerators adds 191849105b Specially handle array contexts in Ada expression resolution adds a625a8c9eb Fix fixed-point regression with recent GCC adds f3bdc2dbb9 gdb/docs: add parentheses in Python examples using print adds 9f6c202e57 [gdb/symtab] Handle DW_AT_ranges with DW_FORM_sec_off in par [...] adds 01a01e0ab3 Automatic date update in version.in adds d0021af39c [gdb/testsuite] Fix gdb.opt/solib-intra-step.exp with -m32 adds 4ca40594f9 [gdb/testsuite] Fix gdb.threads/killed-outside.exp with -m32 adds d56834cbfb arc: Log "pc" value in "arc_skip_prologue" adds e37709f090 Fix thinko in objcopy's memory freeing code. adds ac3571d941 Fix the date for the last entry in gdb/ChangeLog adds d0cc52bdf2 gdb: Add default reggroups for ARC adds 4287950e54 pr27228 testcase adds 9886ff0319 gas byte test adds a45ef9a30b gas testsuite tidy adds 1c9c9b9b55 PR27226, ld.bfd contains huge .rodata section adds c3ffb8f340 Segmentation fault i386-gen adds 4cb1265b3f bfd: add elfcore_write_file_note adds 4ef367bffd Use debug_prefixed_printf_cond in windows-nat.c adds 1f583bc2fc nios2: Don't disable relaxation with --gdwarf-N adds c22788d614 Automatic date update in version.in adds 2eda57ef61 ld: Fix a typo in testsuite/ld-x86-64/bnd-plt-1.d adds 67965ba289 Simplify the code at the end of objcopy's main() function. adds f04ce15e83 ld: depend on libctf adds bb3c2d4d94 Remove extra space after @pxref in gdb.texinfo adds 807f647cac GDB: aarch64: Add ability to displaced step over a BR/BLR in [...] adds 59b59f08f6 Avoid use after free with logging and debug redirect. adds 07b8b9e7c5 Automatic date update in version.in adds 22efa3d307 [gdb/testsuite] Fix ERROR in gdb.dwarf2/dw2-out-of-range-end [...] adds 2f985dd1ac [gdb/testsuite] Fix gdb.ada/out_of_line_in_inlined.exp with [...] adds def97fb945 PR27259, SHF_LINK_ORDER self-link adds 2a7f6487d0 [gdb/breakpoints] Fix longjmp master breakpoint with separat [...] adds 24cf63899b gdb: update comment for execute_command_to_string adds 47918cca26 gdb/testsuite: unset XDG_CONFIG_HOME adds 0318cca493 gold: Skip address size and segment selector for DWARF5 adds a7ad3cb1ff Fix binutils tools so that they can cope with the special /d [...] adds 53e556e5b4 ld: Add a test for PR ld/27259 adds cc3edc5274 Improve windres's handling of pathnames containing special c [...] adds 6ac373717c gdb: rename type::{arch,objfile} -> type::{arch_owner,objfil [...] adds 8ee511afd8 gdb: rename get_type_arch to type::arch adds c47b145e1a [gdb/testsuite] Fix g0 search in gdb.arch/i386-sse-stack-align.exp adds cdeba395cf [gdb/testsuite] Fix gdb.arch/i386-gnu-cfi.exp adds f237f998d1 gdb/tui: remove special handling of locator/status window adds 0f93c3a25b gdb: remove unneeded switch_to_thread from thr_try_catch_cmd adds 986dbd541a Automatic date update in version.in adds c4566785ac PR27271, c6x-uclinux-ld segfaults linking ld-uClibc-1.0.37.so adds 620ec3caae [gdb/testsuite] Fix gdb.opt/solib-intra-step.exp with -m32 a [...] adds ebde6f2ddc [gdb/breakpoint] Fix stepping past non-stmt line-table entries adds 6efcd6f329 Automatic date update in version.in adds 008a02e36d sim: readd myself as a maintainer adds 481fac96bd sim: common: sort nltvals.def adds f4dd74915b sim: hw: replace fgets with getline adds 88f68ee277 sim: m68hc11: stop making hardware conditional adds 18d4b488f4 sim: profile: fix bucketing with 64-bit targets adds d4e3adda12 sim: watchpoints: change sizeof_pc to sizeof(sim_cia) adds ee64caae5b sim: m68hc11: include stdlib.h for prototypes adds fb8d4e59af sim: m68hc11: tweak printf-style funcs adds b9e016f517 sim: m68hc11: localize a few functions adds 683b8d961e sim: m68hc11: fix printf size warnings adds ca51543cf5 Automatic date update in version.in adds 9a7ba4aa0e sim: common: change gennltvals helper to Python adds 3c811346e9 sim: moxie: cleanup build warnings adds 44b30b7f0e sim: v850: fix handling of SYS_times adds 5f05936d9b sim: v850: cleanup build warnings adds 5bc4f5ca15 sim: cgen-accfp: Fix pointer sign warnings adds ba2f0de216 sim: bpf/or1k: fix CGEN_TRACE_EXTRACT name adds bccec180ce sim: bpf: fix mainloop extract call adds 6451541244 sim: cgen-trace: tweak printf call adds 4ebf566ea5 Automatic date update in version.in adds 7bba67ec7c PR27283 gas for alpha fails to build with gcc 11 adds 49daa38f31 Re: ld: Add a test for PR ld/27259 adds a5f92c6756 ldgram.y low_level_library_NAME_list adds 82a1fd3a49 gdb: unify parts of the Linux and FreeBSD core dumping code adds 40726f16a8 ld script expression parsing adds fb6c220ebd ld --defsym adds 72a51a0603 Small updates to the 'how to make a release' document follow [...] adds 34c10233cd Wrong operand for SADDR (rl78) adds c39c86378f [gdb/testsuite] Fix gdb.dwarf2/fission-reread.exp with .gdb_index adds 1f568f9a0d Add Genode target support adds 82e3e87da4 Automatic date update in version.in adds 2bd3e4b8d2 [gdb/symtab] Fix assert in write_one_signatured_type adds 9918bff7cf PR27311, ld.bfd (symbol from plugin): undefined reference adds 5424d7ed94 readelf: Add 'R' and 'D' to "Key to Flags:" adds a0c1eeba9b gdb/dwarf: change read_loclist_index complaints into errors adds 5e4d9bbc4b gdb/dwarf: fix bound check in read_rnglist_index adds 05787bad36 gdb/dwarf: add missing bound check to read_loclist_index adds 0c800c6ebc gdb/dwarf: remove unnecessary check in read_{rng,loc}list_index adds b1829e1bf2 gdb/dwarf: few fixes for handling DW_FORM_{rng,loc}listx adds a1c4010369 gdb/dwarf: read correct rnglist/loclist header in read_{rng, [...] adds 962effa790 gdb/testsuite: add .debug_rnglists tests adds 6b0933da34 gdb/testsuite: DWARF assembler: add context parameters to _location adds ecfda20dcc gdb/testsuite: add .debug_loclists tests adds 2b0c7f41d1 gdb/dwarf: split dwarf2_cu::ranges_base in two adds e57933dc9c gdb/dwarf: make read_{loc,rng}list_index return sect_offset adds 9307efbe9e gdb/testsuite: add test for .debug_{rng,loc}lists section wi [...] adds e0bd9202fb gdb/testsuite: use proc_with_prefix in gdb.base/scope.exp adds 2e3773ff54 Inferior without argument prints detail of current inferior. adds 0e33957abf Automatic date update in version.in adds 2ab76a181f Fix attaching in non-stop mode (PR gdb/27055) adds 621cc31071 Fix "target extended-remote" + "maint set target-non-stop" + [...] adds 92234eb192 Testcase for attaching in non-stop mode adds b0083dd72f Fix a couple vStopped pending ack bugs adds 7e9cf1fe36 gdbserver: spurious SIGTRAP w/ detach while step-over in progress adds d758e62c0e Factor out after-stop event handling code from stop_all_threads adds 9147506842 prepare_for_detach: don't release scoped_restore at the end adds 8ff531399b prepare_for_detach and ongoing displaced stepping adds e87f0fe823 detach and breakpoint removal adds ac7d717c1e detach with in-line step over in progress adds 408f66864a detach in all-stop with threads running adds a71501e25f Testcase for detaching while stepping over breakpoint adds 6955136728 PR27311 again, ld.bfd (symbol from plugin): undefined reference adds 95b91a043a pr27270 and pr27284, ar segfaults and wrong file mode adds f01fb44c06 Re: PR27311, ld.bfd (symbol from plugin): undefined reference adds 61ecbbae8e IBM Z: Add missing vector formats to .insn docs adds 72d383bb08 gdb: infrun: move stop_soon variable to inner scoped in hand [...] adds e3714e037b Automatic date update in version.in adds 7d409ac001 PR27311, (symbol from plugin): undefined reference, hidden sym adds 24075dcc85 RISC-V: Removed the v0.93 bitmanip ZBA/ZBB/ZBC instructions. adds 37707bd822 ld: Restore PR ld/15146 tests adds 1a2f1b54a5 x86-64: Provide more info when failed to convert GOTPCREL adds 35a01a0454 libctf, ld: fix symtypetab and var section population under ld -r adds 78f28b89e8 libctf: rip out dead code handling typedefs with no name adds caa170493e libctf: prohibit nameless ints, floats, typedefs and forwards adds 5dacd11ddc libctf: fix uninitialized variable in symbol serialization e [...] adds ee87f50b8d libctf: always name nameless types "", never NULL adds 6b36ddeb1e gdb: make async event handlers clear themselves adds baa8575b29 gdb: make remote target clear its handler in remote_target::wait adds 85d3ad8e0b gdb: make record-btrace clear event handler in wait adds fdbc5215e7 gdb: make record-full clear async handler in wait adds 3eccb1c8bf gdb: Use correct feature in tdesc-regs for ARC adds 6ff267e186 gdb: make target_is_non_stop_p return bool adds a9ab6e2ea0 Automatic date update in version.in adds b9249c461c sim: riscv: new port adds 04b4939b03 gdb: riscv: enable sim integration adds c180f095f3 PR27345, binutils/arsup.c: lstat() not available on all targets adds cb4ff67af3 RISC-V: PR27348, Remove obsolete Xcustom support. adds 5f40035fb8 RISC-V: PR27348, Remove the obsolete OP_*CUSTOM_IMM. adds 554c30abef ld testsuite on x86_64 with --enable-shared adds 887854bae4 Fix typos in comments added in PR 27252 fix adds fc9a13fbdd [gdb/symtab] Fix indentation in create_cus_from_debug_names_list adds d3b54e63f4 [gdb/symtab] Fix duplicate CUs in create_cus_from_debug_names_list adds ae71049661 [gdb/exp] Fix assert when adding ptr to imaginary unit adds a22ec6e8a4 [gdb/testsuite] Add KFAILs for PR symtab/24549 adds e37d88e5e5 Remove Richard Henderson as the Alpha maintainer adds 1b30f42106 Extract symbol-writing function from parsers adds bdfea17ea9 Return unique_ptr from language_defn::get_compile_context adds 0e857c8288 [gdb/breakpoints] Fix segfault for catch syscall -1 adds e77b0004dd [gdb/symtab] Handle DW_TAG_type_unit in process_psymtab_comp_unit adds 7c6944ab9b [gdb/breakpoints] Handle glibc with debuginfo in create_exce [...] adds 0110ec824e gdb: symmisc.c: remove std_{in,out,err} adds 9c9d63b15a gnulib: update to 776af40e0 adds 51a2525281 PR27349, ar breaks symlinks adds 2c6f2aa664 Automatic date update in version.in adds aa09469fc6 sim: drop use of bfd/configure.host adds 7a36eeea26 sim: common: switch AC_CONFIG_HEADERS adds 8e25beb4af sim: igen: drop libiberty linkage adds cd89c53f6d sim: add ChangeLog entries for last commits adds 4c0d76b9c4 sim: watchpoints: use common sim_pc_get adds 7a9bd3b4e2 sim: erc32/m32c/rl78: add sim_memory_map stub for gdb adds c0e5674584 [gdb/testsuite] Fix gdb.tui/tui-layout-asm.exp with -m32 adds cca043e071 Automatic date update in version.in adds de8d420310 asan: unwind-ia64.c: stack buffer overflow adds 83962f8340 Also compare frame_id_is_next in frapy_richcompare adds 5fc2d6aa06 Refresh regs window in display_registers_from adds 3537bc23d9 Don't fill regs window with a negative number of spaces adds 4cf28e918a Don't draw register sub windows outside the visible area adds 38a143aa8c ld: Remove x86 ISA level run-time tests adds d6f2700b48 Automatic date update in version.in adds 5fb9763991 gdb/testsuite: fix implementation of delete line in tuiterm.exp adds cd074e0415 gdb/tui: fix issue with handling the return character adds 0309f9549d sim/rx: define sim_memory_map adds 93a01471f3 sim/rx: fix an issue where we try to modify a const string adds 1c3e93a41f sim/rx: fill in missing 'void' for empty argument lists adds 73d4725f21 sim/rx: mark some functions as static adds 4b42639636 sim/rx: delete an unused function adds b9fe995797 sim/rx: provide a format string for printf adds 783a7b12d3 sim/rx: move some variable declarations to the start of the block adds ae41b4ce9f sim/rx: use PRIx64 in printf format string adds fab2b376e3 sim/rx: add some missing includes adds da9ecd6085 sim/rx: avoid pointer arithmetic on void * pointers adds 6bf99988c6 sim/rx: enable build with warnings adds 2708dbbd58 gdb/python: reformat an error string adds a53a265752 gdb/tui: restore delete of window objects adds 1cf2399651 gdb/tui: don't add windows to global list from tui_layout:wi [...] adds e0c23e11da gdb/python: don't allow the user to delete window title attributes adds 29db1eb339 gdb: return true in TuiWindow.is_valid only if TUI is enabled adds 9b3e4b5d74 gdb: Do not interrupt atomic sequences for ARC adds 4001d90dde [gdb/testsuite] Use DW_FORM_ref_addr in gdb.dwarf2/enqueued- [...] adds 80b652efa2 Fix an illegal memory access when parsing a corrupt assembler file. adds 3d4aae4860 Build gdb.base/gnu-ifunc.exp with lazy binding adds bfd428bc12 opcodes: tic54x: namespace exported variables adds 32d5141c70 Automatic date update in version.in new 52563b0f1c Add a test for PR 27355 - where corrupt assembler .file dire [...] new 4a68fcd7f7 Prevent a bad .Psize expression from triggering a memory acc [...] new a57d17732e Remove arm-symbianelf new 9b87f84a35 [binutils] Handle DW_UT_skeleton/split_compile in process_de [...] new 284beb431f Add a sanity check of files include by .incbin. new 5f128a25f2 [binutils] Handle DW_FORM_ref_sig8 in get_type_abbrev_from_form The 6 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: ChangeLog | 64 + Makefile.def | 1 + Makefile.in | 69 +- Makefile.tpl | 63 +- bfd/ChangeLog | 258 + bfd/Makefile.in | 1 + bfd/aclocal.m4 | 1 + bfd/bfd-in2.h | 7 +- bfd/compress.c | 3 +- bfd/config.bfd | 12 +- bfd/configure | 75 +- bfd/configure.ac | 4 +- bfd/doc/Makefile.in | 1 + bfd/dwarf2.c | 5 +- bfd/elf-bfd.h | 3 +- bfd/elf-linker-x86.h | 3 + bfd/elf.c | 13 +- bfd/elf32-arm.c | 1091 +- bfd/elf32-bfin.c | 235 +- bfd/elf32-ft32.c | 3 +- bfd/elf32-i386.c | 36 + bfd/elf32-ppc.c | 55 +- bfd/elf32-rl78.c | 2 +- bfd/elf64-ppc.c | 83 +- bfd/elf64-x86-64.c | 46 +- bfd/elflink.c | 222 +- bfd/elfnn-riscv.c | 319 +- bfd/elfxx-riscv.c | 56 +- bfd/elfxx-riscv.h | 4 +- bfd/elfxx-x86.c | 72 +- bfd/elfxx-x86.h | 4 + bfd/po/bfd.pot | 2574 +-- bfd/po/fr.po | 2666 +-- bfd/po/pt.po | 2681 +-- bfd/po/sr.po | 2687 +-- bfd/po/uk.po | 2666 +-- bfd/reloc.c | 7 + bfd/section.c | 7 +- bfd/targets.c | 4 - bfd/version.h | 2 +- bfd/version.m4 | 2 +- binutils/BRANCHES | 1 + binutils/ChangeLog | 172 + binutils/MAINTAINERS | 9 +- binutils/Makefile.in | 1 + binutils/NEWS | 2 + binutils/README-how-to-make-a-release | 104 +- binutils/aclocal.m4 | 1 + binutils/ar.c | 13 +- binutils/arsup.c | 46 +- binutils/bucomm.c | 15 + binutils/configure | 73 +- binutils/configure.ac | 2 + binutils/dlltool.c | 50 +- binutils/doc/Makefile.in | 1 + binutils/dwarf.c | 19 +- binutils/elfedit.c | 14 + binutils/objcopy.c | 36 +- binutils/po/binutils.pot | 3317 ++-- binutils/po/fr.po | 3826 +++-- binutils/po/pt.po | 3943 ++--- binutils/po/sr.po | 3845 +++-- binutils/po/sv.po | 3804 +++-- binutils/po/uk.po | 3840 +++-- binutils/readelf.c | 20 +- binutils/rename.c | 17 +- binutils/testsuite/binutils-all/retain1a.d | 2 + binutils/testsuite/lib/binutils-common.exp | 1 - binutils/unwind-ia64.c | 4 + binutils/windres.c | 31 +- config/ChangeLog | 19 + config/gcc-plugin.m4 | 40 + config/jobserver.m4 | 24 + configure | 249 +- configure.ac | 87 +- cpu/ChangeLog | 4 + elfcpp/ChangeLog | 4 + gas/ChangeLog | 312 + gas/Makefile.am | 5 +- gas/Makefile.in | 6 +- gas/NEWS | 10 +- gas/aclocal.m4 | 1 + gas/config/bfin-lex.l | 5 +- gas/config/obj-elf.c | 4 - gas/config/tc-aarch64.c | 31 - gas/config/tc-alpha.c | 2 +- gas/config/tc-arm.c | 6 +- gas/config/tc-i386.c | 42 +- gas/config/tc-nios2.c | 4 - gas/config/tc-riscv.c | 531 +- gas/config/tc-riscv.h | 6 +- gas/config/tc-tic54x.c | 28 +- gas/config/te-symbian.h | 22 - gas/configure | 73 +- gas/configure.ac | 2 + gas/configure.tgt | 5 +- gas/doc/Makefile.in | 1 + gas/doc/as.texi | 7 - gas/doc/c-aarch64.texi | 2 - gas/doc/c-s390.texi | 50 +- gas/dwarf2dbg.c | 45 +- gas/listing.c | 22 +- gas/po/POTFILES.in | 1 - gas/po/fr.po | 7239 ++++----- gas/po/gas.pot | 2131 +-- gas/po/uk.po | 7237 ++++----- gas/read.c | 12 + gas/testsuite/gas/aarch64/csre-invalid.d | 3 - gas/testsuite/gas/aarch64/csre-invalid.s | 6 - gas/testsuite/gas/aarch64/csre.d | 29 - gas/testsuite/gas/aarch64/csre_csr-invalid.d | 3 - gas/testsuite/gas/aarch64/csre_csr-invalid.l | 2 - gas/testsuite/gas/aarch64/csre_csr-invalid.s | 4 - gas/testsuite/gas/aarch64/csre_csr.d | 10 - gas/testsuite/gas/aarch64/csre_csr.s | 4 - gas/testsuite/gas/all/byte.d | 4 - gas/testsuite/gas/all/byte.l | 3 - gas/testsuite/gas/all/byte.s | 2 - gas/testsuite/gas/all/gas.exp | 7 +- gas/testsuite/gas/all/local-label-overflow.d | 5 +- gas/testsuite/gas/all/none.d | 2 +- gas/testsuite/gas/all/pr27381.d | 4 + gas/testsuite/gas/all/pr27381.err | 2 + gas/testsuite/gas/all/pr27381.s | 1 + gas/testsuite/gas/all/pr27384.d | 4 + gas/testsuite/gas/all/pr27384.err | 4 + gas/testsuite/gas/all/pr27384.s | 4 + gas/testsuite/gas/all/sleb128-2.d | 2 +- gas/testsuite/gas/all/sleb128-4.d | 3 +- gas/testsuite/gas/all/sleb128-5.d | 2 +- gas/testsuite/gas/all/sleb128-7.d | 2 +- gas/testsuite/gas/all/sleb128-9.d | 2 +- gas/testsuite/gas/all/string.d | 2 +- gas/testsuite/gas/arm/arch4t-eabi.d | 2 +- gas/testsuite/gas/arm/arch4t.d | 2 +- gas/testsuite/gas/arm/got_prel.d | 2 +- gas/testsuite/gas/arm/mapdir.d | 2 +- gas/testsuite/gas/arm/mapmisc.d | 2 +- gas/testsuite/gas/arm/mapsecs.d | 2 +- gas/testsuite/gas/arm/mapshort-eabi.d | 2 +- gas/testsuite/gas/arm/thumb-eabi.d | 2 +- gas/testsuite/gas/arm/thumb.d | 2 +- gas/testsuite/gas/arm/thumbrel.d | 2 +- gas/testsuite/gas/elf/bignums.d | 2 +- gas/testsuite/gas/elf/dwarf-5-file0.d | 2 +- gas/testsuite/gas/elf/dwarf2-20.d | 4 - gas/testsuite/gas/elf/elf.exp | 7 +- gas/testsuite/gas/elf/group0c.d | 2 +- gas/testsuite/gas/elf/group1a.d | 2 +- gas/testsuite/gas/elf/missing-build-notes.d | 2 +- gas/testsuite/gas/elf/pr27228.d | 10 + gas/testsuite/gas/elf/pr27228.s | 5 + gas/testsuite/gas/elf/pr27355.d | 3 + gas/testsuite/gas/elf/pr27355.err | 5 + gas/testsuite/gas/elf/pr27355.s | 4 + gas/testsuite/gas/elf/section-symbol-redef.d | 2 +- gas/testsuite/gas/elf/section0.d | 2 +- gas/testsuite/gas/elf/section1.d | 2 +- gas/testsuite/gas/elf/section10.d | 2 +- gas/testsuite/gas/elf/section11.d | 4 +- gas/testsuite/gas/elf/section15.d | 2 +- gas/testsuite/gas/elf/section4.d | 2 +- gas/testsuite/gas/elf/section6.d | 2 +- gas/testsuite/gas/elf/section7.d | 2 +- gas/testsuite/gas/elf/symtab.d | 4 +- gas/testsuite/gas/elf/symtab.s | 2 +- gas/testsuite/gas/elf/warn-2.s | 7 - gas/testsuite/gas/i386/i386.exp | 5 + gas/testsuite/gas/i386/no-got.d | 17 + gas/testsuite/gas/i386/no-got.s | 5 + gas/testsuite/gas/i386/pr27198.d | 2 + gas/testsuite/gas/i386/pr27198.err | 5 + gas/testsuite/gas/i386/pr27198.s | 1 + gas/testsuite/gas/i386/x86-64-no-got.d | 17 + gas/testsuite/gas/i386/x86-64-no-got.s | 5 + gas/testsuite/gas/lns/lns-diag-1.l | 2 - gas/testsuite/gas/m68hc11/indexed12.d | 4 - gas/testsuite/gas/macros/irp.d | 2 +- gas/testsuite/gas/macros/repeat.d | 2 +- gas/testsuite/gas/macros/rept.d | 2 +- gas/testsuite/gas/macros/test2.d | 2 +- gas/testsuite/gas/macros/test3.d | 1 - gas/testsuite/gas/macros/vararg.d | 2 +- gas/testsuite/gas/nios2/relax.d | 25 + gas/testsuite/gas/nios2/relax.s | 5 + gas/testsuite/gas/ppc/power4.d | 1 - gas/testsuite/gas/ppc/ppc.exp | 2 + gas/testsuite/gas/ppc/rop-checks.d | 3 + gas/testsuite/gas/ppc/rop-checks.l | 17 + gas/testsuite/gas/ppc/rop-checks.s | 18 + gas/testsuite/gas/ppc/rop.d | 27 + gas/testsuite/gas/ppc/rop.s | 21 + gas/testsuite/gas/ppc/test1elf32.d | 1 - gas/testsuite/gas/ppc/test1elf64.d | 1 - gas/testsuite/gas/riscv/bitmanip-insns-32.d | 37 - gas/testsuite/gas/riscv/bitmanip-insns-64.d | 55 - gas/testsuite/gas/riscv/bitmanip-insns.s | 58 - gas/testsuite/gas/riscv/priv-reg-fail-fext.l | 6 +- .../gas/riscv/priv-reg-fail-read-only-01.l | 136 +- .../gas/riscv/priv-reg-fail-read-only-02.l | 48 +- gas/testsuite/gas/riscv/priv-reg-fail-rv32-only.l | 130 +- .../gas/riscv/priv-reg-fail-version-1p10.l | 48 +- .../gas/riscv/priv-reg-fail-version-1p11.l | 46 +- .../gas/riscv/priv-reg-fail-version-1p9p1.l | 54 +- gas/write.c | 4 +- gdb/ChangeLog | 1125 ++ gdb/MAINTAINERS | 5 +- gdb/Makefile.in | 3 + gdb/NEWS | 11 + gdb/aarch64-linux-tdep.c | 16 +- gdb/aarch64-tdep.c | 167 +- gdb/ada-lang.c | 31 +- gdb/ada-valprint.c | 2 +- gdb/alpha-mdebug-tdep.c | 4 +- gdb/alpha-tdep.c | 8 +- gdb/amd64-fbsd-tdep.c | 2 +- gdb/amd64-linux-tdep.c | 4 +- gdb/amd64-obsd-tdep.c | 2 +- gdb/arc-linux-nat.c | 16 +- gdb/arc-linux-tdep.c | 124 +- gdb/arc-newlib-tdep.c | 11 +- gdb/arc-tdep.c | 173 +- gdb/arc-tdep.h | 7 +- gdb/arch/aarch64-insn.c | 9 +- gdb/arch/aarch64-insn.h | 14 + gdb/arm-linux-tdep.c | 2 +- gdb/arm-tdep.c | 50 +- gdb/async-event.c | 1 - gdb/async-event.h | 9 + gdb/auto-load.c | 214 +- gdb/auto-load.h | 25 +- gdb/avr-tdep.c | 6 +- gdb/break-catch-syscall.c | 2 + gdb/breakpoint.c | 193 +- gdb/c-exp.y | 26 +- gdb/c-lang.c | 15 +- gdb/c-lang.h | 18 +- gdb/c-typeprint.c | 2 +- gdb/c-valprint.c | 8 +- gdb/cli/cli-cmds.c | 36 - gdb/cli/cli-interp.c | 8 + gdb/cli/cli-style.c | 17 +- gdb/cli/cli-style.h | 6 +- gdb/coffread.c | 4 +- gdb/compile/compile-c-support.c | 16 +- gdb/compile/compile-c-symbols.c | 13 +- gdb/compile/compile-c-types.c | 12 +- gdb/compile/compile-c.h | 2 +- gdb/compile/compile-cplus-types.c | 6 +- gdb/compile/compile-internal.h | 3 +- gdb/compile/compile-loc2c.c | 30 +- gdb/compile/compile.c | 20 +- gdb/compile/compile.h | 4 +- gdb/configure.tgt | 1 + gdb/copyright.py | 2 +- gdb/cp-valprint.c | 2 +- gdb/cris-tdep.c | 11 +- gdb/csky-tdep.c | 4 +- gdb/d-exp.y | 45 +- gdb/doc/ChangeLog | 64 + gdb/doc/gdb.texinfo | 506 +- gdb/doc/python.texi | 27 +- gdb/dwarf2/attribute.c | 5 +- gdb/dwarf2/attribute.h | 1 + gdb/dwarf2/die.h | 36 +- gdb/dwarf2/index-write.c | 8 + gdb/dwarf2/loc.c | 12 +- gdb/dwarf2/loc.h | 2 +- gdb/dwarf2/read.c | 376 +- gdb/expprint.c | 9 +- gdb/expression.h | 3 +- gdb/extension-priv.h | 2 +- gdb/extension.c | 7 +- gdb/extension.h | 5 +- gdb/f-array-walker.h | 4 +- gdb/f-exp.y | 65 +- gdb/f-lang.c | 6 +- gdb/f-typeprint.c | 7 +- gdb/f-valprint.c | 7 +- gdb/fbsd-tdep.c | 135 +- gdb/features/aarch64-fpu.c | 5 + gdb/features/aarch64-fpu.xml | 2 + gdb/findvar.c | 4 +- gdb/frame.c | 20 +- gdb/frame.h | 16 +- gdb/frv-tdep.c | 2 +- gdb/gcore.c | 136 + gdb/gcore.h | 20 + gdb/gdb_bfd.c | 70 +- gdb/gdbarch.c | 2 +- gdb/gdbcmd.h | 9 +- gdb/gdbtypes.c | 136 +- gdb/gdbtypes.h | 85 +- gdb/gnu-v2-abi.c | 2 +- gdb/gnu-v3-abi.c | 22 +- gdb/go-valprint.c | 2 +- gdb/guile/guile-internal.h | 5 +- gdb/guile/scm-auto-load.c | 5 +- gdb/guile/scm-pretty-print.c | 2 +- gdb/guile/scm-type.c | 4 +- gdb/guile/scm-value.c | 2 +- gdb/hppa-tdep.c | 26 +- gdb/i386-fbsd-tdep.c | 16 +- gdb/i386-gnu-tdep.c | 2 +- gdb/i386-linux-tdep.c | 10 +- gdb/i386-netbsd-tdep.c | 2 +- gdb/i386-obsd-tdep.c | 2 +- gdb/i386-tdep.c | 12 +- gdb/i387-tdep.c | 6 +- gdb/ia64-tdep.c | 6 +- gdb/infcall.c | 2 +- gdb/infcmd.c | 13 + gdb/inferior.c | 58 +- gdb/infrun.c | 805 +- gdb/infrun.h | 4 + gdb/jit.c | 80 +- gdb/language.c | 13 +- gdb/language.h | 20 +- gdb/linux-nat.c | 7 +- gdb/linux-tdep.c | 149 +- gdb/linux-thread-db.c | 11 +- gdb/lm32-tdep.c | 4 +- gdb/m2-exp.y | 30 +- gdb/m2-valprint.c | 4 +- gdb/m32r-linux-tdep.c | 10 +- gdb/m32r-tdep.c | 4 +- gdb/m68hc11-tdep.c | 4 +- gdb/m68k-linux-tdep.c | 2 +- gdb/m68k-tdep.c | 6 +- gdb/main.c | 17 +- gdb/maint-test-options.c | 2 +- gdb/mep-tdep.c | 2 +- gdb/mi/mi-cmds.c | 5 +- gdb/mips-tdep.c | 40 +- gdb/nat/amd64-linux-siginfo.c | 13 + gdb/nat/linux-osdata.c | 2 +- gdb/nat/windows-nat.c | 24 +- gdb/objfiles.h | 3 +- gdb/p-exp.y | 31 +- gdb/p-valprint.c | 2 +- gdb/parse.c | 48 +- gdb/parser-defs.h | 10 + gdb/ppc-fbsd-tdep.c | 4 +- gdb/ppc-netbsd-tdep.c | 2 +- gdb/ppc-obsd-tdep.c | 4 +- gdb/printcmd.c | 23 +- gdb/progspace.c | 2 +- gdb/python/py-auto-load.c | 5 +- gdb/python/py-breakpoint.c | 8 +- gdb/python/py-frame.c | 7 +- gdb/python/py-param.c | 7 +- gdb/python/py-prettyprint.c | 2 +- gdb/python/py-record-btrace.c | 2 +- gdb/python/py-record.c | 2 +- gdb/python/py-tui.c | 35 +- gdb/python/py-type.c | 10 +- gdb/python/python-internal.h | 5 +- gdb/python/python.c | 2 +- gdb/record-btrace.c | 14 +- gdb/record-full.c | 12 +- gdb/record.c | 2 +- gdb/regcache.c | 2 +- gdb/registry.h | 2 +- gdb/remote-notif.c | 4 +- gdb/remote-sim.c | 1 + gdb/remote.c | 731 +- gdb/remote.h | 20 + gdb/riscv-fbsd-tdep.c | 20 +- gdb/riscv-linux-tdep.c | 4 +- gdb/riscv-tdep.c | 59 +- gdb/riscv-tdep.h | 23 + gdb/rs6000-tdep.c | 18 +- gdb/rust-lang.c | 6 +- gdb/s390-tdep.c | 14 +- gdb/score-tdep.c | 18 +- gdb/ser-tcp.c | 2 +- gdb/serial.c | 7 +- gdb/serial.h | 8 + gdb/solib-aix.c | 23 +- gdb/sparc-netbsd-tdep.c | 2 +- gdb/sparc-sol2-tdep.c | 2 +- gdb/sparc64-netbsd-tdep.c | 2 +- gdb/sparc64-sol2-tdep.c | 2 +- gdb/stap-probe.c | 31 +- gdb/symfile.c | 10 +- gdb/symfile.h | 8 + gdb/symmisc.c | 14 - gdb/symtab.h | 2 +- gdb/target.c | 13 +- gdb/target.h | 18 +- gdb/testsuite/ChangeLog | 417 + gdb/testsuite/gdb.ada/fixed_points.exp | 5 + .../gdb.ada/fixed_points/fixed_points.adb | 3 + gdb/testsuite/gdb.ada/fixed_points/pck.ads | 4 + gdb/testsuite/gdb.ada/local-enum.exp | 88 + gdb/testsuite/gdb.ada/local-enum/local.adb | 28 + gdb/testsuite/gdb.ada/out_of_line_in_inlined.exp | 3 +- gdb/testsuite/gdb.ada/voidctx.exp | 40 + gdb/testsuite/gdb.ada/voidctx/pck.adb | 27 + gdb/testsuite/gdb.ada/voidctx/pck.ads | 23 + gdb/testsuite/gdb.ada/voidctx/voidctx.adb | 31 + gdb/testsuite/gdb.arch/aarch64-fp.exp | 25 + gdb/testsuite/gdb.arch/amd64-stap-expressions.S | 43 + gdb/testsuite/gdb.arch/amd64-stap-expressions.exp | 68 + gdb/testsuite/gdb.arch/amd64-stap-three-arg-disp.S | 5 +- gdb/testsuite/gdb.arch/i386-gnu-cfi.exp | 26 +- gdb/testsuite/gdb.arch/i386-mpx-call.c | 78 +- gdb/testsuite/gdb.arch/i386-mpx-call.exp | 17 +- gdb/testsuite/gdb.arch/i386-mpx-map.c | 45 +- gdb/testsuite/gdb.arch/i386-mpx-map.exp | 23 +- gdb/testsuite/gdb.arch/i386-mpx-sigsegv.c | 80 +- gdb/testsuite/gdb.arch/i386-mpx-sigsegv.exp | 15 +- gdb/testsuite/gdb.arch/i386-mpx-simple_segv.c | 40 +- gdb/testsuite/gdb.arch/i386-mpx-simple_segv.exp | 15 +- gdb/testsuite/gdb.arch/i386-mpx.c | 100 +- gdb/testsuite/gdb.arch/i386-mpx.exp | 22 +- gdb/testsuite/gdb.arch/i386-sse-stack-align.S | 40 +- gdb/testsuite/gdb.arch/i386-sse-stack-align.c | 13 +- gdb/testsuite/gdb.arch/i386-sse-stack-align.exp | 2 +- gdb/testsuite/gdb.arch/insn-reloc.c | 81 + gdb/testsuite/gdb.base/bitfields.exp | 137 +- gdb/testsuite/gdb.base/bitfields2.exp | 81 +- gdb/testsuite/gdb.base/break.exp | 23 +- gdb/testsuite/gdb.base/call-sc.exp | 2 +- gdb/testsuite/gdb.base/callfuncs.exp | 2 +- gdb/testsuite/gdb.base/catch-syscall.exp | 3 + gdb/testsuite/gdb.base/complex-parts.exp | 11 + gdb/testsuite/gdb.base/dfp-test.exp | 48 +- gdb/testsuite/gdb.base/disasm-optim.exp | 2 +- gdb/testsuite/gdb.base/endian.exp | 36 +- gdb/testsuite/gdb.base/exprs.exp | 9 +- gdb/testsuite/gdb.base/funcargs.exp | 156 +- gdb/testsuite/gdb.base/gnu-ifunc.exp | 4 + gdb/testsuite/gdb.base/hbreak2.exp | 27 +- gdb/testsuite/gdb.base/inferior-noarg.c | 22 + gdb/testsuite/gdb.base/inferior-noarg.exp | 36 + gdb/testsuite/gdb.base/line65535.exp | 2 +- gdb/testsuite/gdb.base/recurse.exp | 37 +- gdb/testsuite/gdb.base/scope.exp | 294 +- gdb/testsuite/gdb.base/sepdebug.exp | 23 +- gdb/testsuite/gdb.base/skip.exp | 60 +- gdb/testsuite/gdb.base/step-over-syscall.exp | 23 + gdb/testsuite/gdb.base/structs.exp | 2 +- gdb/testsuite/gdb.base/style.exp | 408 +- gdb/testsuite/gdb.base/ui-redirect.exp | 8 + gdb/testsuite/gdb.base/until.exp | 10 +- gdb/testsuite/gdb.cp/misc.exp | 10 +- gdb/testsuite/gdb.dwarf2/clang-debug-names.exp | 16 + .../gdb.dwarf2/dw2-out-of-range-end-of-seq.exp | 7 +- gdb/testsuite/gdb.dwarf2/dw2-ranges-psym.exp | 5 +- .../gdb.dwarf2/dw2-step-out-of-function-no-stmt.c | 44 + .../dw2-step-out-of-function-no-stmt.exp | 126 + gdb/testsuite/gdb.dwarf2/enqueued-cu-base-addr.exp | 2 +- gdb/testsuite/gdb.dwarf2/fission-base.S | 5 +- gdb/testsuite/gdb.dwarf2/fission-base.exp | 14 +- gdb/testsuite/gdb.dwarf2/fission-loclists-pie.S | 4 +- gdb/testsuite/gdb.dwarf2/fission-loclists-pie.exp | 13 +- gdb/testsuite/gdb.dwarf2/fission-loclists.S | 5 +- gdb/testsuite/gdb.dwarf2/fission-loclists.exp | 14 +- gdb/testsuite/gdb.dwarf2/fission-multi-cu.S | 6 +- gdb/testsuite/gdb.dwarf2/fission-multi-cu.exp | 14 +- gdb/testsuite/gdb.dwarf2/fission-reread.S | 7 +- gdb/testsuite/gdb.dwarf2/fission-reread.exp | 36 +- gdb/testsuite/gdb.dwarf2/loclists-multiple-cus.c | 37 + gdb/testsuite/gdb.dwarf2/loclists-multiple-cus.exp | 146 + gdb/testsuite/gdb.dwarf2/loclists-sec-offset.c | 69 + gdb/testsuite/gdb.dwarf2/loclists-sec-offset.exp | 261 + gdb/testsuite/gdb.dwarf2/main-subprogram.exp | 14 +- gdb/testsuite/gdb.dwarf2/rnglists-multiple-cus.exp | 102 + gdb/testsuite/gdb.dwarf2/rnglists-sec-offset.exp | 143 + gdb/testsuite/gdb.fortran/array-slices.exp | 5 +- gdb/testsuite/gdb.fortran/debug-expr.exp | 8 + gdb/testsuite/gdb.fortran/dot-ops.exp | 30 + gdb/testsuite/gdb.fortran/mixed-lang-stack.exp | 21 +- gdb/testsuite/gdb.opt/solib-intra-step.exp | 35 +- gdb/testsuite/gdb.python/py-breakpoint.exp | 24 + gdb/testsuite/gdb.python/py-format-string.exp | 6 +- gdb/testsuite/gdb.python/py-framefilter.exp | 2 +- gdb/testsuite/gdb.python/python.exp | 2 +- gdb/testsuite/gdb.python/tui-window-disabled.c | 43 + gdb/testsuite/gdb.python/tui-window-disabled.exp | 189 + gdb/testsuite/gdb.python/tui-window-disabled.py | 89 + gdb/testsuite/gdb.python/tui-window.exp | 6 + gdb/testsuite/gdb.python/tui-window.py | 10 +- .../gdb.server/stop-reply-no-thread-multi.c | 77 + .../gdb.server/stop-reply-no-thread-multi.exp | 136 + gdb/testsuite/gdb.threads/attach-non-stop.c | 58 + gdb/testsuite/gdb.threads/attach-non-stop.exp | 148 + gdb/testsuite/gdb.threads/detach-step-over.c | 112 + gdb/testsuite/gdb.threads/detach-step-over.exp | 290 + gdb/testsuite/gdb.threads/killed-outside.exp | 3 + gdb/testsuite/gdb.trace/ax.exp | 2 +- gdb/testsuite/gdb.tui/scroll.exp | 72 + .../gdb.tui/tui-layout-asm-short-prog.exp | 4 +- gdb/testsuite/gdb.tui/tui-layout-asm.exp | 7 +- gdb/testsuite/gdb.tui/winheight.exp | 14 + gdb/testsuite/gdb.xml/tdesc-regs.exp | 3 +- gdb/testsuite/lib/dwarf.exp | 451 +- gdb/testsuite/lib/gdb-utils.exp | 1 + gdb/testsuite/lib/gdb.exp | 229 +- gdb/testsuite/lib/gdbserver-support.exp | 3 + gdb/testsuite/lib/mi-support.exp | 41 +- gdb/testsuite/lib/prompt.exp | 2 - gdb/testsuite/lib/range-stepping-support.exp | 8 +- gdb/testsuite/lib/tuiterm.exp | 573 +- gdb/thread.c | 7 +- gdb/tilegx-tdep.c | 18 +- gdb/top.c | 26 +- gdb/top.h | 11 +- gdb/tracepoint.c | 23 +- gdb/tracepoint.h | 2 +- gdb/trad-frame.c | 103 +- gdb/trad-frame.h | 50 +- gdb/tramp-frame.c | 7 +- gdb/tui/tui-data.h | 4 +- gdb/tui/tui-disasm.c | 13 +- gdb/tui/tui-interp.c | 23 +- gdb/tui/tui-io.c | 73 +- gdb/tui/tui-io.h | 5 + gdb/tui/tui-layout.c | 44 +- gdb/tui/tui-layout.h | 16 + gdb/tui/tui-location.c | 81 + gdb/tui/tui-location.h | 93 + gdb/tui/tui-regs.c | 19 +- gdb/tui/tui-source.c | 9 +- gdb/tui/tui-stack.c | 114 +- gdb/tui/tui-stack.h | 19 - gdb/tui/tui-wingeneral.c | 4 - gdb/tui/tui-winsource.c | 3 +- gdb/tui/tui.c | 26 +- gdb/tui/tui.h | 1 + gdb/unittests/command-def-selftests.c | 6 +- gdb/unittests/gdb_tilde_expand-selftests.c | 94 + gdb/unittests/observable-selftests.c | 2 +- gdb/unittests/optional/assignment/1.cc | 2 +- gdb/unittests/optional/assignment/2.cc | 2 +- gdb/unittests/optional/assignment/3.cc | 2 +- gdb/unittests/optional/assignment/4.cc | 2 +- gdb/unittests/optional/assignment/5.cc | 2 +- gdb/unittests/optional/assignment/6.cc | 2 +- gdb/utils.c | 73 +- gdb/v850-tdep.c | 5 +- gdb/valarith.c | 11 +- gdb/valops.c | 18 +- gdb/valprint.c | 12 +- gdb/value.c | 11 +- gdb/varobj.c | 2 +- gdb/vax-tdep.c | 2 +- gdb/windows-nat.c | 118 +- gdbserver/ChangeLog | 34 + gdbserver/Makefile.in | 2 +- gdbserver/ax.cc | 2 +- gdbserver/debug.cc | 2 +- gdbserver/linux-low.cc | 33 +- gdbserver/linux-x86-low.cc | 59 +- gdbserver/remote-utils.cc | 4 + gdbserver/server.cc | 9 + gdbserver/tracepoint.cc | 18 +- gdbsupport/ChangeLog | 20 + gdbsupport/common-debug.cc | 6 +- gdbsupport/common-debug.h | 8 + gdbsupport/common-defs.h | 4 +- gdbsupport/common-utils.h | 6 +- gdbsupport/gdb_tilde_expand.cc | 46 +- gdbsupport/gdb_tilde_expand.h | 3 +- gnulib/ChangeLog | 6 + gnulib/Makefile.in | 108 +- gnulib/aclocal.m4 | 7 +- gnulib/config.in | 180 +- gnulib/configure | 2721 ++-- gnulib/import/Makefile.am | 183 +- gnulib/import/Makefile.in | 312 +- gnulib/import/_Noreturn.h | 2 +- gnulib/import/alloca.c | 286 +- gnulib/import/alloca.in.h | 4 +- gnulib/import/arg-nonnull.h | 4 +- gnulib/import/arpa_inet.in.h | 2 +- gnulib/import/assure.h | 2 +- gnulib/import/at-func.c | 2 +- gnulib/import/attribute.h | 25 +- gnulib/import/basename-lgpl.c | 22 +- gnulib/import/basename-lgpl.h | 78 + gnulib/import/btowc.c | 2 +- gnulib/import/c++defs.h | 26 +- gnulib/import/canonicalize-lgpl.c | 495 +- gnulib/import/cdefs.h | 207 +- gnulib/import/chdir-long.c | 2 +- gnulib/import/chdir-long.h | 2 +- gnulib/import/cloexec.c | 2 +- gnulib/import/cloexec.h | 2 +- gnulib/import/close.c | 10 +- gnulib/import/closedir.c | 2 +- gnulib/import/count-one-bits.h | 5 +- gnulib/import/ctype.in.h | 2 +- gnulib/import/dirent-private.h | 2 +- gnulib/import/dirent.in.h | 4 +- gnulib/import/dirfd.c | 2 +- gnulib/import/dirname-lgpl.c | 2 +- gnulib/import/dirname.h | 9 +- gnulib/import/dup-safer-flag.c | 2 +- gnulib/import/dup-safer.c | 2 +- gnulib/import/dup.c | 10 +- gnulib/import/dup2.c | 104 +- gnulib/import/eloop-threshold.h | 83 + gnulib/import/errno.in.h | 2 +- gnulib/import/error.c | 6 +- gnulib/import/error.h | 27 +- gnulib/import/exitfail.c | 2 +- gnulib/import/exitfail.h | 2 +- gnulib/import/extra/update-copyright | 2 +- gnulib/import/fchdir.c | 2 +- gnulib/import/fcntl.c | 10 +- gnulib/import/fcntl.in.h | 45 +- gnulib/import/fd-hook.c | 2 +- gnulib/import/fd-hook.h | 2 +- gnulib/import/fd-safer-flag.c | 2 +- gnulib/import/fd-safer.c | 2 +- gnulib/import/fdopendir.c | 2 +- gnulib/import/filename.h | 22 +- gnulib/import/filenamecat-lgpl.c | 5 +- gnulib/import/filenamecat.h | 2 +- gnulib/import/flexmember.h | 2 +- gnulib/import/float+.h | 2 +- gnulib/import/float.c | 2 +- gnulib/import/float.in.h | 8 +- gnulib/import/fnmatch.c | 14 +- gnulib/import/fnmatch.in.h | 2 +- gnulib/import/fnmatch_loop.c | 19 +- gnulib/import/fpucw.h | 6 +- gnulib/import/free.c | 47 + gnulib/import/frexp.c | 2 +- gnulib/import/frexpl.c | 2 +- gnulib/import/fstat.c | 2 +- gnulib/import/fstatat.c | 2 +- gnulib/import/getcwd-lgpl.c | 6 +- gnulib/import/getcwd.c | 86 +- gnulib/import/getdtablesize.c | 2 +- gnulib/import/getlogin_r.c | 2 +- gnulib/import/getprogname.c | 42 +- gnulib/import/getprogname.h | 2 +- gnulib/import/getrandom.c | 4 +- gnulib/import/gettext.h | 2 +- gnulib/import/gettimeofday.c | 13 +- gnulib/import/glob-libc.h | 2 +- gnulib/import/glob.c | 14 +- gnulib/import/glob.in.h | 6 +- gnulib/import/glob_internal.h | 2 +- gnulib/import/glob_pattern_p.c | 2 +- gnulib/import/globfree.c | 2 +- gnulib/import/glthread/lock.c | 2 +- gnulib/import/glthread/lock.h | 2 +- gnulib/import/glthread/threadlib.c | 37 +- gnulib/import/hard-locale.c | 2 +- gnulib/import/hard-locale.h | 2 +- gnulib/import/idx.h | 114 + gnulib/import/inet_ntop.c | 2 +- gnulib/import/intprops.h | 72 +- gnulib/import/inttypes.in.h | 464 +- gnulib/import/isblank.c | 2 +- gnulib/import/isnan.c | 2 +- gnulib/import/isnand-nolibm.h | 6 +- gnulib/import/isnand.c | 2 +- gnulib/import/isnanl-nolibm.h | 12 +- gnulib/import/isnanl.c | 2 +- gnulib/import/itold.c | 2 +- gnulib/import/lc-charset-dispatch.c | 2 +- gnulib/import/lc-charset-dispatch.h | 2 +- gnulib/import/libc-config.h | 175 +- gnulib/import/limits.in.h | 2 +- gnulib/import/localcharset.c | 2 +- gnulib/import/localcharset.h | 2 +- gnulib/import/locale.in.h | 2 +- gnulib/import/localtime-buffer.c | 60 - gnulib/import/localtime-buffer.h | 27 - gnulib/import/lstat.c | 2 +- gnulib/import/m4/00gnulib.m4 | 40 +- gnulib/import/m4/__inline.m4 | 2 +- gnulib/import/m4/absolute-header.m4 | 12 +- gnulib/import/m4/alloca.m4 | 38 +- gnulib/import/m4/arpa_inet_h.m4 | 2 +- gnulib/import/m4/btowc.m4 | 19 +- gnulib/import/m4/builtin-expect.m4 | 2 +- gnulib/import/m4/canonicalize.m4 | 20 +- gnulib/import/m4/chdir-long.m4 | 12 +- gnulib/import/m4/clock_time.m4 | 31 + gnulib/import/m4/close.m4 | 2 +- gnulib/import/m4/closedir.m4 | 2 +- gnulib/import/m4/codeset.m4 | 2 +- gnulib/import/m4/ctype.m4 | 2 +- gnulib/import/m4/d-ino.m4 | 2 +- gnulib/import/m4/d-type.m4 | 2 +- gnulib/import/m4/dirent_h.m4 | 2 +- gnulib/import/m4/dirfd.m4 | 2 +- gnulib/import/m4/dirname.m4 | 19 - gnulib/import/m4/double-slash-root.m4 | 2 +- gnulib/import/m4/dup.m4 | 7 +- gnulib/import/m4/dup2.m4 | 184 +- gnulib/import/m4/eealloc.m4 | 2 +- gnulib/import/m4/environ.m4 | 2 +- gnulib/import/m4/errno_h.m4 | 2 +- gnulib/import/m4/error.m4 | 2 +- gnulib/import/m4/exponentd.m4 | 2 +- gnulib/import/m4/exponentl.m4 | 2 +- gnulib/import/m4/extensions.m4 | 174 +- gnulib/import/m4/extern-inline.m4 | 2 +- gnulib/import/m4/fchdir.m4 | 37 +- gnulib/import/m4/fcntl-o.m4 | 5 +- gnulib/import/m4/fcntl.m4 | 55 +- gnulib/import/m4/fcntl_h.m4 | 7 +- gnulib/import/m4/fdopendir.m4 | 22 +- gnulib/import/m4/filenamecat.m4 | 2 +- gnulib/import/m4/flexmember.m4 | 2 +- gnulib/import/m4/float_h.m4 | 2 +- gnulib/import/m4/fnmatch.m4 | 2 +- gnulib/import/m4/fnmatch_h.m4 | 2 +- gnulib/import/m4/fpieee.m4 | 2 +- gnulib/import/m4/free.m4 | 49 + gnulib/import/m4/frexp.m4 | 2 +- gnulib/import/m4/frexpl.m4 | 8 +- gnulib/import/m4/fstat.m4 | 5 +- gnulib/import/m4/fstatat.m4 | 2 +- gnulib/import/m4/getcwd-abort-bug.m4 | 34 +- gnulib/import/m4/getcwd-path-max.m4 | 7 +- gnulib/import/m4/getcwd.m4 | 10 +- gnulib/import/m4/getdtablesize.m4 | 21 +- gnulib/import/m4/getlogin.m4 | 2 +- gnulib/import/m4/getlogin_r.m4 | 6 +- gnulib/import/m4/getpagesize.m4 | 2 +- gnulib/import/m4/getprogname.m4 | 2 +- gnulib/import/m4/getrandom.m4 | 11 +- gnulib/import/m4/gettimeofday.m4 | 63 +- gnulib/import/m4/glob.m4 | 2 +- gnulib/import/m4/glob_h.m4 | 2 +- gnulib/import/m4/gnulib-cache.m4 | 2 +- gnulib/import/m4/gnulib-common.m4 | 182 +- gnulib/import/m4/gnulib-comp.m4 | 49 +- gnulib/import/m4/gnulib-tool.m4 | 2 +- gnulib/import/m4/include_next.m4 | 36 +- gnulib/import/m4/inet_ntop.m4 | 2 +- gnulib/import/m4/inttypes-pri.m4 | 42 - gnulib/import/m4/inttypes.m4 | 20 +- gnulib/import/m4/isblank.m4 | 2 +- gnulib/import/m4/isnand.m4 | 8 +- gnulib/import/m4/isnanl.m4 | 25 +- gnulib/import/m4/largefile.m4 | 10 +- gnulib/import/m4/limits-h.m4 | 2 +- gnulib/import/m4/localcharset.m4 | 2 +- gnulib/import/m4/locale-fr.m4 | 16 +- gnulib/import/m4/locale-ja.m4 | 10 +- gnulib/import/m4/locale-zh.m4 | 10 +- gnulib/import/m4/locale_h.m4 | 2 +- gnulib/import/m4/localtime-buffer.m4 | 21 - gnulib/import/m4/lock.m4 | 2 +- gnulib/import/m4/lstat.m4 | 2 +- gnulib/import/m4/malloc.m4 | 12 +- gnulib/import/m4/malloca.m4 | 2 +- gnulib/import/m4/math_h.m4 | 365 +- gnulib/import/m4/mbrtowc.m4 | 87 +- gnulib/import/m4/mbsinit.m4 | 15 +- gnulib/import/m4/mbsrtowcs.m4 | 22 +- gnulib/import/m4/mbstate_t.m4 | 13 +- gnulib/import/m4/mbtowc.m4 | 2 +- gnulib/import/m4/memchr.m4 | 74 +- gnulib/import/m4/memmem.m4 | 2 +- gnulib/import/m4/mempcpy.m4 | 2 +- gnulib/import/m4/memrchr.m4 | 2 +- gnulib/import/m4/minmax.m4 | 2 +- gnulib/import/m4/mkdir.m4 | 91 +- gnulib/import/m4/mkdtemp.m4 | 2 +- gnulib/import/m4/mkostemp.m4 | 2 +- gnulib/import/m4/mmap-anon.m4 | 6 +- gnulib/import/m4/mode_t.m4 | 2 +- gnulib/import/m4/msvc-inval.m4 | 2 +- gnulib/import/m4/msvc-nothrow.m4 | 2 +- gnulib/import/m4/multiarch.m4 | 69 +- gnulib/import/m4/netinet_in_h.m4 | 2 +- gnulib/import/m4/nocrash.m4 | 2 +- gnulib/import/m4/off_t.m4 | 2 +- gnulib/import/m4/open-cloexec.m4 | 2 +- gnulib/import/m4/open-slash.m4 | 5 +- gnulib/import/m4/open.m4 | 2 +- gnulib/import/m4/openat.m4 | 2 +- gnulib/import/m4/opendir.m4 | 2 +- gnulib/import/m4/pathmax.m4 | 2 +- gnulib/import/m4/pid_t.m4 | 38 + gnulib/import/m4/pipe.m4 | 15 + gnulib/import/m4/pthread_rwlock_rdlock.m4 | 2 +- gnulib/import/m4/rawmemchr.m4 | 2 +- gnulib/import/m4/readdir.m4 | 2 +- gnulib/import/m4/readlink.m4 | 63 +- gnulib/import/m4/realloc.m4 | 12 +- gnulib/import/m4/rename.m4 | 6 +- gnulib/import/m4/rewinddir.m4 | 2 +- gnulib/import/m4/rmdir.m4 | 23 +- gnulib/import/m4/save-cwd.m4 | 2 +- gnulib/import/m4/setenv.m4 | 66 +- gnulib/import/m4/setlocale_null.m4 | 4 +- gnulib/import/m4/signal_h.m4 | 2 +- gnulib/import/m4/socklen.m4 | 2 +- gnulib/import/m4/sockpfaf.m4 | 2 +- gnulib/import/m4/ssize_t.m4 | 2 +- gnulib/import/m4/stat-time.m4 | 2 +- gnulib/import/m4/stat.m4 | 15 +- gnulib/import/m4/std-gnu11.m4 | 11 +- gnulib/import/m4/stdalign.m4 | 2 +- gnulib/import/m4/stdbool.m4 | 2 +- gnulib/import/m4/stddef_h.m4 | 20 +- gnulib/import/m4/stdint.m4 | 30 +- gnulib/import/m4/stdio_h.m4 | 17 +- gnulib/import/m4/stdlib_h.m4 | 44 +- gnulib/import/m4/strchrnul.m4 | 2 +- gnulib/import/m4/strdup.m4 | 12 +- gnulib/import/m4/strerror.m4 | 2 +- gnulib/import/m4/strerror_r.m4 | 2 +- gnulib/import/m4/string_h.m4 | 96 +- gnulib/import/m4/strnlen.m4 | 2 +- gnulib/import/m4/strstr.m4 | 6 +- gnulib/import/m4/strtok_r.m4 | 2 +- gnulib/import/m4/sys_random_h.m4 | 7 +- gnulib/import/m4/sys_socket_h.m4 | 2 +- gnulib/import/m4/sys_stat_h.m4 | 17 +- gnulib/import/m4/sys_time_h.m4 | 2 +- gnulib/import/m4/sys_types_h.m4 | 24 +- gnulib/import/m4/sys_uio_h.m4 | 2 +- gnulib/import/m4/tempname.m4 | 2 +- gnulib/import/m4/threadlib.m4 | 19 +- gnulib/import/m4/time_h.m4 | 25 +- gnulib/import/m4/time_r.m4 | 2 +- gnulib/import/m4/unistd-safer.m4 | 2 +- gnulib/import/m4/unistd_h.m4 | 52 +- gnulib/import/m4/visibility.m4 | 2 +- gnulib/import/m4/warn-on-use.m4 | 16 +- gnulib/import/m4/wchar_h.m4 | 110 +- gnulib/import/m4/wchar_t.m4 | 2 +- gnulib/import/m4/wctype_h.m4 | 47 +- gnulib/import/m4/wint_t.m4 | 39 +- gnulib/import/m4/wmemchr.m4 | 17 +- gnulib/import/m4/wmempcpy.m4 | 2 +- gnulib/import/m4/zzgnulib.m4 | 2 +- gnulib/import/malloc.c | 2 +- gnulib/import/malloc/scratch_buffer.h | 18 +- gnulib/import/malloc/scratch_buffer_dupfree.c | 41 + gnulib/import/malloc/scratch_buffer_grow.c | 2 +- .../import/malloc/scratch_buffer_grow_preserve.c | 2 +- .../import/malloc/scratch_buffer_set_array_size.c | 2 +- gnulib/import/malloca.c | 2 +- gnulib/import/malloca.h | 4 +- gnulib/import/math.in.h | 254 +- gnulib/import/mbrtowc-impl-utf8.h | 2 +- gnulib/import/mbrtowc-impl.h | 2 +- gnulib/import/mbrtowc.c | 2 +- gnulib/import/mbsinit.c | 2 +- gnulib/import/mbsrtowcs-impl.h | 2 +- gnulib/import/mbsrtowcs-state.c | 2 +- gnulib/import/mbsrtowcs.c | 2 +- gnulib/import/mbtowc-impl.h | 2 +- gnulib/import/mbtowc-lock.c | 2 +- gnulib/import/mbtowc-lock.h | 2 +- gnulib/import/mbtowc.c | 2 +- gnulib/import/memchr.c | 2 +- gnulib/import/memchr.valgrind | 2 +- gnulib/import/memmem.c | 2 +- gnulib/import/mempcpy.c | 2 +- gnulib/import/memrchr.c | 2 +- gnulib/import/minmax.h | 2 +- gnulib/import/mkdir.c | 4 +- gnulib/import/mkdtemp.c | 2 +- gnulib/import/mkostemp.c | 2 +- gnulib/import/msvc-inval.c | 2 +- gnulib/import/msvc-inval.h | 2 +- gnulib/import/msvc-nothrow.c | 2 +- gnulib/import/msvc-nothrow.h | 2 +- gnulib/import/netinet_in.in.h | 2 +- gnulib/import/open.c | 6 +- gnulib/import/openat-die.c | 2 +- gnulib/import/openat-priv.h | 2 +- gnulib/import/openat-proc.c | 2 +- gnulib/import/openat.c | 2 +- gnulib/import/openat.h | 2 +- gnulib/import/opendir.c | 2 +- gnulib/import/pathmax.h | 2 +- gnulib/import/pipe-safer.c | 10 +- gnulib/import/pipe.c | 50 + gnulib/import/rawmemchr.c | 2 +- gnulib/import/rawmemchr.valgrind | 2 +- gnulib/import/readdir.c | 2 +- gnulib/import/readlink.c | 50 +- gnulib/import/realloc.c | 2 +- gnulib/import/rename.c | 2 +- gnulib/import/rewinddir.c | 2 +- gnulib/import/rmdir.c | 5 +- gnulib/import/same-inode.h | 2 +- gnulib/import/save-cwd.c | 2 +- gnulib/import/save-cwd.h | 2 +- gnulib/import/scratch_buffer.h | 18 + gnulib/import/setenv.c | 4 +- gnulib/import/setlocale-lock.c | 2 +- gnulib/import/setlocale_null.c | 2 +- gnulib/import/setlocale_null.h | 2 +- gnulib/import/signal.in.h | 8 +- gnulib/import/stat-time.h | 2 +- gnulib/import/stat-w32.c | 31 +- gnulib/import/stat-w32.h | 2 +- gnulib/import/stat.c | 2 +- gnulib/import/stdalign.in.h | 25 +- gnulib/import/stdbool.in.h | 2 +- gnulib/import/stddef.in.h | 21 +- gnulib/import/stdint.in.h | 12 +- gnulib/import/stdio.in.h | 217 +- gnulib/import/stdlib.in.h | 188 +- gnulib/import/str-two-way.h | 2 +- gnulib/import/strchrnul.c | 2 +- gnulib/import/strchrnul.valgrind | 2 +- gnulib/import/strdup.c | 2 +- gnulib/import/streq.h | 4 +- gnulib/import/strerror-override.c | 2 +- gnulib/import/strerror-override.h | 2 +- gnulib/import/strerror.c | 2 +- gnulib/import/strerror_r.c | 3 +- gnulib/import/string.in.h | 138 +- gnulib/import/stripslash.c | 2 +- gnulib/import/strnlen.c | 2 +- gnulib/import/strnlen1.c | 2 +- gnulib/import/strnlen1.h | 2 +- gnulib/import/strstr.c | 2 +- gnulib/import/strtok_r.c | 2 +- gnulib/import/sys_random.in.h | 6 +- gnulib/import/sys_socket.in.h | 4 +- gnulib/import/sys_stat.in.h | 140 +- gnulib/import/sys_time.in.h | 4 +- gnulib/import/sys_types.in.h | 2 +- gnulib/import/sys_uio.in.h | 2 +- gnulib/import/tempname.c | 51 +- gnulib/import/tempname.h | 2 +- gnulib/import/time.in.h | 48 +- gnulib/import/time_r.c | 2 +- gnulib/import/unistd--.h | 2 +- gnulib/import/unistd-safer.h | 2 +- gnulib/import/unistd.in.h | 613 +- gnulib/import/unsetenv.c | 2 +- gnulib/import/verify.h | 32 +- gnulib/import/warn-on-use.h | 33 +- gnulib/import/wchar.in.h | 45 +- gnulib/import/wctype.in.h | 11 +- gnulib/import/windows-initguard.h | 2 +- gnulib/import/windows-mutex.c | 2 +- gnulib/import/windows-mutex.h | 2 +- gnulib/import/windows-once.c | 2 +- gnulib/import/windows-once.h | 2 +- gnulib/import/windows-recmutex.c | 2 +- gnulib/import/windows-recmutex.h | 2 +- gnulib/import/windows-rwlock.c | 2 +- gnulib/import/windows-rwlock.h | 2 +- gnulib/import/wmemchr-impl.h | 2 +- gnulib/import/wmemchr.c | 2 +- gnulib/import/wmempcpy.c | 2 +- gnulib/import/xalloc-oversized.h | 4 +- gnulib/update-gnulib.sh | 2 +- gold/ChangeLog | 31 + gold/dwarf_reader.cc | 4 + gold/po/fr.po | 730 +- gold/po/sr.po | 729 +- gold/po/uk.po | 730 +- gold/powerpc.cc | 1 - gold/testsuite/ifuncmain6pie.c | 14 +- gold/testsuite/ifuncmod6.c | 10 +- gprof/ChangeLog | 33 + gprof/Makefile.in | 1 + gprof/aclocal.m4 | 1 + gprof/configure | 73 +- gprof/configure.ac | 2 + gprof/po/gprof.pot | 4 +- include/ChangeLog | 61 + include/ctf-api.h | 14 +- include/elf/riscv.h | 3 +- include/gdb/ChangeLog | 4 + include/gdb/sim-riscv.h | 99 + include/opcode/aarch64.h | 2 - include/opcode/riscv-opc.h | 196 +- include/opcode/riscv.h | 125 +- include/opcode/tic54x.h | 8 +- ld/ChangeLog | 381 + ld/Makefile.am | 3 +- ld/Makefile.in | 6 +- ld/NEWS | 5 + ld/aclocal.m4 | 1 + ld/configure | 85 +- ld/configure.ac | 2 + ld/configure.tgt | 9 +- ld/emulparams/alphavms.sh | 3 +- ld/emulparams/armsymbian.sh | 25 - ld/emulparams/elf32_x86_64.sh | 1 + ld/emulparams/elf64_ia64_vms.sh | 1 - ld/emulparams/elf64mmix.sh | 1 - ld/emulparams/elf_i386.sh | 1 + ld/emulparams/elf_iamcu.sh | 1 - ld/emulparams/elf_k1om.sh | 1 - ld/emulparams/elf_l1om.sh | 1 - ld/emulparams/elf_x86_64.sh | 1 + ld/emulparams/mmo.sh | 1 - ld/emulparams/pdp11.sh | 5 + ld/emulparams/x86-report-relative.sh | 11 + ld/emultempl/aarch64elf.em | 2 +- ld/emultempl/armelf.em | 2 +- ld/emultempl/beos.em | 27 +- ld/emultempl/cskyelf.em | 2 +- ld/emultempl/hppaelf.em | 2 +- ld/emultempl/m68hc1xelf.em | 2 +- ld/emultempl/metagelf.em | 2 +- ld/emultempl/mipself.em | 2 +- ld/emultempl/mmo.em | 2 +- ld/emultempl/msp430.em | 5 +- ld/emultempl/nios2elf.em | 2 +- ld/emultempl/pdp11.em | 30 +- ld/emultempl/pe.em | 38 +- ld/emultempl/pep.em | 38 +- ld/emultempl/ppc64elf.em | 2 +- ld/emultempl/spuelf.em | 4 +- ld/emultempl/vms.em | 2 +- ld/ld.texi | 9 +- ld/ldelf.c | 29 +- ld/ldelfgen.c | 252 +- ld/ldgram.y | 25 +- ld/ldlang.c | 50 +- ld/ldlang.h | 11 +- ld/ldlex.h | 2 +- ld/ldlex.l | 31 +- ld/ldmain.c | 4 + ld/po/BLD-POTFILES.in | 1 - ld/po/fr.po | 3699 +++-- ld/po/ld.pot | 2266 +-- ld/po/pt_BR.po | 3715 +++-- ld/po/uk.po | 3703 +++-- ld/scripttempl/DWARF.sc | 22 +- ld/scripttempl/armbpabi.sc | 417 - ld/scripttempl/pdp11.sc | 2 +- ld/testsuite/config/default.exp | 5 + ld/testsuite/ld-arm/arm-elf.exp | 4 - ld/testsuite/ld-arm/symbian-seg1.d | 8 - ld/testsuite/ld-arm/symbian-seg1.s | 13 - ld/testsuite/ld-bootstrap/bootstrap.exp | 1 + ld/testsuite/ld-ctf/data-func-2.c | 4 + ld/testsuite/ld-ctf/data-func-conflicted.d | 4 +- ld/testsuite/ld-elf/compressed1d.d | 5 +- ld/testsuite/ld-elf/elf.exp | 13 + ld/testsuite/ld-elf/pr26256-2a.d | 1 - ld/testsuite/ld-elf/pr26256-2b.d | 3 +- ld/testsuite/ld-elf/pr26256-3b.d | 1 - ld/testsuite/ld-elf/pr26936.d | 8 +- ld/testsuite/ld-elf/pr27259.d | 7 + ld/testsuite/ld-elf/pr27259.s | 14 + ld/testsuite/ld-elf/size-2.d | 2 +- ld/testsuite/ld-elfvers/vers16.dsym | 2 +- ld/testsuite/ld-elfvers/vers6.dsym | 2 +- ld/testsuite/ld-i386/i386.exp | 69 +- ld/testsuite/ld-i386/pr27193.dd | 5 + ld/testsuite/ld-i386/pr27193a.o.bz2 | Bin 0 -> 468 bytes ld/testsuite/ld-i386/pr27193b.s | 8 + ld/testsuite/ld-i386/report-reloc-1.d | 10 + ld/testsuite/ld-i386/report-reloc-1.l | 2 + ld/testsuite/ld-i386/report-reloc-1.s | 12 + ld/testsuite/ld-ifunc/ifunc.exp | 26 +- ld/testsuite/ld-ifunc/pr23169a.c | 2 +- ld/testsuite/ld-plugin/lto.exp | 52 +- ld/testsuite/ld-plugin/pr15146.d | 4 + ld/testsuite/ld-plugin/pr15146a.c | 13 + ld/testsuite/ld-plugin/pr15146b.c | 1 + .../empty => ld/testsuite/ld-plugin/pr15146c.c | 0 ld/testsuite/ld-plugin/pr15146d.c | 7 + ld/testsuite/ld-plugin/pr27311.d | 4 + ld/testsuite/ld-plugin/pr27311.ver | 3 + ld/testsuite/ld-plugin/pr27311a.c | 1 + ld/testsuite/ld-plugin/pr27311b.c | 1 + ld/testsuite/ld-plugin/pr27311c.c | 5 + ld/testsuite/ld-plugin/pr27311d.c | 5 + ld/testsuite/ld-powerpc/relbrlt.d | 46 +- ld/testsuite/ld-powerpc/relbrlt.s | 5 +- ld/testsuite/ld-powerpc/tlsexe.r | 13 - ld/testsuite/ld-powerpc/tlsexe32.r | 12 - ld/testsuite/ld-powerpc/tlsexe32no.r | 12 - ld/testsuite/ld-powerpc/tlsexeno.r | 13 - ld/testsuite/ld-powerpc/tlsexenors.r | 13 - ld/testsuite/ld-powerpc/tlsexers.r | 13 - ld/testsuite/ld-powerpc/tlsexetoc.r | 13 - ld/testsuite/ld-powerpc/tlsexetocrs.r | 13 - ld/testsuite/ld-powerpc/tlsget.d | 23 +- ld/testsuite/ld-powerpc/tlsget.wf | 4 +- ld/testsuite/ld-powerpc/tlsget2.d | 16 +- ld/testsuite/ld-powerpc/tlsget2.wf | 2 +- ld/testsuite/ld-powerpc/tlsso.r | 12 - ld/testsuite/ld-powerpc/tlsso32.r | 11 - ld/testsuite/ld-powerpc/tlstocso.r | 12 - .../ld-riscv-elf/attr-merge-priv-spec-failed-01.d | 4 +- .../ld-riscv-elf/attr-merge-priv-spec-failed-02.d | 4 +- .../ld-riscv-elf/attr-merge-priv-spec-failed-03.d | 4 +- .../ld-riscv-elf/attr-merge-priv-spec-failed-04.d | 4 +- .../ld-riscv-elf/attr-merge-priv-spec-failed-05.d | 4 +- .../ld-riscv-elf/attr-merge-priv-spec-failed-06.d | 4 +- ld/testsuite/ld-tic6x/tic6x.exp | 5 + ld/testsuite/ld-x86-64/bnd-plt-1.d | 4 +- ld/testsuite/ld-x86-64/lam-u48.rd | 6 + ld/testsuite/ld-x86-64/lam-u57.rd | 6 + ld/testsuite/ld-x86-64/pe-x86-64-5.obj.bz2 | Bin 0 -> 685 bytes ld/testsuite/ld-x86-64/pe-x86-64-5.od | 34 + ld/testsuite/ld-x86-64/pe-x86-64-5.rd | 19 + ld/testsuite/ld-x86-64/pe-x86-64.exp | 10 + ld/testsuite/ld-x86-64/pr19609-2a.d | 2 +- ld/testsuite/ld-x86-64/pr19609-2b.d | 2 +- ld/testsuite/ld-x86-64/pr19609-4a.d | 2 +- ld/testsuite/ld-x86-64/pr19609-4c.d | 2 +- ld/testsuite/ld-x86-64/pr19609-5d.d | 2 +- ld/testsuite/ld-x86-64/pr19609-7a.d | 2 +- ld/testsuite/ld-x86-64/pr19609-7c.d | 2 +- ld/testsuite/ld-x86-64/property-x86-lam-u48-4.d | 2 +- ld/testsuite/ld-x86-64/property-x86-lam-u48-5.d | 2 +- ld/testsuite/ld-x86-64/report-reloc-1-x32.d | 10 + ld/testsuite/ld-x86-64/report-reloc-1.d | 10 + ld/testsuite/ld-x86-64/report-reloc-1.l | 2 + ld/testsuite/ld-x86-64/report-reloc-1.s | 12 + ld/testsuite/ld-x86-64/x86-64.exp | 81 +- libctf/ChangeLog | 102 + libctf/Makefile.in | 1 + libctf/aclocal.m4 | 1 + libctf/configure | 53 +- libctf/configure.ac | 2 + libctf/ctf-create.c | 193 +- libctf/ctf-dedup.c | 7 +- libctf/ctf-impl.h | 8 +- libctf/ctf-link.c | 34 +- libctf/ctf-lookup.c | 58 +- libctf/ctf-open.c | 21 +- libctf/ctf-string.c | 9 +- libctf/ctf-types.c | 8 +- libctf/testsuite/lib/ctf-lib.exp | 11 +- .../nonstatic-var-section-ld-executable.lk | 9 + .../nonstatic-var-section-ld-r-ctf.c | 9 + .../libctf-regression/nonstatic-var-section-ld-r.c | 73 + .../nonstatic-var-section-ld-r.lk | 7 + .../libctf-regression/nonstatic-var-section-ld.c | 76 + .../libctf-regression/nonstatic-var-section-ld.lk | 6 + libctf/testsuite/libctf-regression/pptrtab-a.c | 2 + libctf/testsuite/libctf-regression/pptrtab-b.c | 3 +- libctf/testsuite/libctf-regression/pptrtab.c | 10 +- .../type-add-unnamed-struct-ctf.c | 19 + .../libctf-regression/type-add-unnamed-struct.c | 72 + .../libctf-regression/type-add-unnamed-struct.lk | 3 + .../symtypetab-nonlinker-writeout.c | 218 + .../symtypetab-nonlinker-writeout.lk | 12 + libiberty/ChangeLog | 15 + libiberty/Makefile.in | 5 +- libiberty/aclocal.m4 | 1 + libiberty/configure | 140 + libiberty/configure.ac | 12 + libtool.m4 | 32 +- opcodes/ChangeLog | 108 + opcodes/Makefile.in | 1 + opcodes/aarch64-asm-2.c | 248 +- opcodes/aarch64-dis-2.c | 2579 ++- opcodes/aarch64-opc-2.c | 16 +- opcodes/aarch64-opc.c | 4 - opcodes/aarch64-tbl.h | 7 - opcodes/aclocal.m4 | 1 + opcodes/configure | 73 +- opcodes/configure.ac | 2 + opcodes/i386-gen.c | 2 + opcodes/po/de.po | 514 +- opcodes/po/fr.po | 514 +- opcodes/po/opcodes.pot | 505 +- opcodes/po/pt_BR.po | 619 +- opcodes/po/sr.po | 515 +- opcodes/po/sv.po | 516 +- opcodes/po/uk.po | 516 +- opcodes/ppc-opc.c | 46 +- opcodes/riscv-dis.c | 30 +- opcodes/riscv-opc.c | 1417 +- opcodes/tic54x-dis.c | 2 +- opcodes/tic54x-opc.c | 14 +- readline/readline/ChangeLog.gdb | 4 + readline/readline/input.c | 10 +- sim/ChangeLog | 69 +- sim/MAINTAINERS | 6 +- sim/Makefile.in | 14 + sim/README-HACKING | 43 +- sim/aarch64/ChangeLog | 16 + sim/aarch64/config.in | 6 - sim/aarch64/configure | 137 +- sim/arm/ChangeLog | 16 + sim/arm/config.in | 6 - sim/arm/configure | 137 +- sim/avr/ChangeLog | 25 + sim/avr/config.in | 6 - sim/avr/configure | 137 +- sim/avr/interp.c | 10 +- sim/bfin/ChangeLog | 24 + sim/bfin/config.in | 6 - sim/bfin/configure | 137 +- sim/bfin/interp.c | 7 - sim/bpf/ChangeLog | 31 + sim/bpf/config.in | 6 - sim/bpf/configure | 234 +- sim/bpf/configure.ac | 1 + sim/bpf/decode-be.c | 70 +- sim/bpf/decode-le.c | 70 +- sim/bpf/mloop.in | 2 +- sim/common/ChangeLog | 148 + sim/common/Make-common.in | 14 +- sim/common/Makefile.in | 135 - sim/common/acinclude.m4 | 67 +- sim/common/callback.c | 10 - sim/common/cgen-accfp.c | 6 +- sim/common/cgen-par.c | 1 + sim/common/cgen-scache.c | 2 - sim/common/cgen-trace.c | 3 +- sim/common/configure | 3718 ----- sim/common/configure.ac | 34 - sim/common/create-version.sh | 17 +- sim/common/dv-glue.c | 6 - sim/common/dv-pal.c | 9 - sim/common/dv-sockser.c | 8 - sim/common/gennltvals.py | 232 + sim/common/gennltvals.sh | 101 - sim/common/gentvals.sh | 74 - sim/common/hw-alloc.c | 3 - sim/common/hw-base.c | 21 +- sim/common/hw-device.c | 5 - sim/common/hw-events.c | 3 +- sim/common/hw-handles.c | 2 - sim/common/hw-ports.c | 10 - sim/common/hw-properties.c | 6 - sim/common/hw-tree.c | 10 - sim/common/nltvals.def | 232 +- sim/common/nrun.c | 7 - sim/common/sim-abort.c | 1 + sim/common/sim-arange.c | 5 - sim/common/sim-basics.h | 5 - sim/common/sim-core.c | 4 +- sim/common/sim-events.c | 72 +- sim/common/sim-events.h | 15 +- sim/common/sim-fpu.c | 2 - sim/common/sim-hw.c | 76 +- sim/common/sim-load.c | 2 - sim/common/sim-memopt.c | 10 - sim/common/sim-options.c | 8 - sim/common/sim-profile.c | 13 +- sim/common/sim-profile.h | 2 +- sim/common/sim-trace.c | 8 - sim/common/sim-utils.c | 13 - sim/common/sim-watch.c | 42 +- sim/common/sim-watch.h | 2 - sim/common/syscall.c | 6 - sim/configure | 211 +- sim/configure.ac | 18 +- sim/configure.tgt | 6 +- sim/cr16/ChangeLog | 27 + sim/cr16/config.in | 6 - sim/cr16/configure | 134 +- sim/cr16/configure.ac | 2 +- sim/cr16/cr16_sim.h | 4 +- sim/cr16/interp.c | 2 + sim/cr16/simops.c | 4 - sim/cris/ChangeLog | 24 + sim/cris/config.in | 9 - sim/cris/configure | 136 +- sim/cris/configure.ac | 4 +- sim/cris/dv-rv.c | 14 - sim/cris/rvdummy.c | 7 - sim/cris/sim-if.c | 2 - sim/cris/traps.c | 2 - sim/d10v/ChangeLog | 28 + sim/d10v/config.in | 6 - sim/d10v/configure | 134 +- sim/d10v/configure.ac | 2 +- sim/d10v/d10v_sim.h | 4 +- sim/d10v/interp.c | 11 +- sim/d10v/simops.c | 2 - sim/erc32/ChangeLog | 26 + sim/erc32/config.in | 6 - sim/erc32/configure | 234 +- sim/erc32/configure.ac | 1 + sim/erc32/interf.c | 6 + sim/erc32/sis.c | 2 - sim/frv/ChangeLog | 31 + sim/frv/config.in | 6 - sim/frv/configure | 234 +- sim/frv/configure.ac | 1 + sim/frv/options.c | 8 - sim/frv/sim-if.c | 11 - sim/ft32/ChangeLog | 16 + sim/ft32/config.in | 6 - sim/ft32/configure | 137 +- sim/h8300/ChangeLog | 36 +- sim/h8300/compile.c | 95 +- sim/h8300/config.in | 6 - sim/h8300/configure | 234 +- sim/h8300/configure.ac | 1 + sim/h8300/sim-main.h | 1 - sim/igen/ChangeLog | 27 + sim/igen/Makefile.in | 4 +- sim/igen/configure | 30 +- sim/igen/configure.ac | 8 +- sim/igen/filter.c | 6 - sim/igen/lf.c | 9 - sim/igen/misc.c | 9 - sim/igen/misc.h | 10 - sim/igen/table.c | 3 - sim/iq2000/ChangeLog | 30 + sim/iq2000/config.in | 6 - sim/iq2000/configure | 234 +- sim/iq2000/configure.ac | 1 + sim/iq2000/sim-if.c | 13 +- sim/lm32/ChangeLog | 22 + sim/lm32/config.in | 6 - sim/lm32/configure | 234 +- sim/lm32/configure.ac | 1 + sim/lm32/sim-if.c | 2 - sim/m32c/ChangeLog | 25 + sim/m32c/config.in | 6 - sim/m32c/configure | 134 +- sim/m32c/configure.ac | 2 +- sim/m32c/gdb-if.c | 6 + sim/m32r/ChangeLog | 31 + sim/m32r/config.in | 6 - sim/m32r/configure | 234 +- sim/m32r/configure.ac | 1 + sim/m32r/sim-if.c | 17 - sim/m68hc11/ChangeLog | 44 + sim/m68hc11/config.in | 6 - sim/m68hc11/configure | 154 +- sim/m68hc11/configure.ac | 17 +- sim/m68hc11/dv-m68hc11.c | 1 + sim/m68hc11/dv-m68hc11tim.c | 2 +- sim/m68hc11/interp.c | 4 +- sim/m68hc11/m68hc11_sim.c | 14 +- sim/mcore/ChangeLog | 21 + sim/mcore/config.in | 6 - sim/mcore/configure | 134 +- sim/mcore/configure.ac | 2 +- sim/microblaze/ChangeLog | 16 + sim/microblaze/config.in | 6 - sim/microblaze/configure | 137 +- sim/mips/ChangeLog | 31 + sim/mips/config.in | 6 - sim/mips/configure | 136 +- sim/mips/configure.ac | 2 +- sim/mips/interp.c | 10 - sim/mn10300/ChangeLog | 32 +- sim/mn10300/config.in | 6 - sim/mn10300/configure | 134 +- sim/mn10300/configure.ac | 2 +- sim/mn10300/interp.c | 12 - sim/mn10300/op_utils.c | 11 - sim/moxie/ChangeLog | 35 + sim/moxie/config.in | 6 - sim/moxie/configure | 139 +- sim/moxie/configure.ac | 1 - sim/moxie/interp.c | 5 +- sim/msp430/ChangeLog | 16 + sim/msp430/config.in | 6 - sim/msp430/configure | 137 +- sim/or1k/ChangeLog | 49 + sim/or1k/Makefile.in | 12 +- sim/or1k/config.in | 6 - sim/or1k/configure | 264 +- sim/or1k/configure.ac | 2 +- sim/or1k/decode.c | 114 +- sim/or1k/sim-if.c | 8 - sim/or1k/sim-main.h | 2 + sim/or1k/traps.c | 8 +- sim/ppc/ChangeLog | 35 + sim/ppc/Makefile.in | 11 +- sim/ppc/config.in | 3 - sim/ppc/configure | 19 +- sim/ppc/configure.ac | 5 +- sim/ppc/cpu.c | 6 - sim/ppc/debug.c | 4 - sim/ppc/device.c | 10 - sim/ppc/device_table.c | 3 - sim/ppc/device_table.h | 6 - sim/ppc/dgen.c | 10 - sim/ppc/emul_bugapi.c | 10 - sim/ppc/emul_chirp.c | 7 - sim/ppc/emul_netbsd.c | 9 - sim/ppc/emul_unix.c | 9 - sim/ppc/filter.c | 6 - sim/ppc/gen-model.c | 2 - sim/ppc/hw_com.c | 9 - sim/ppc/hw_eeprom.c | 6 - sim/ppc/hw_nvram.c | 17 - sim/ppc/hw_opic.c | 6 - sim/ppc/hw_pal.c | 9 - sim/ppc/hw_phb.c | 3 - sim/ppc/hw_sem.c | 7 - sim/ppc/hw_shm.c | 7 - sim/ppc/lf.c | 9 - sim/ppc/main.c | 11 - sim/ppc/misc.c | 9 - sim/ppc/misc.h | 10 - sim/ppc/mon.c | 15 - sim/ppc/pk_disklabel.c | 4 - sim/ppc/psim.c | 12 - sim/ppc/registers.c | 10 - sim/ppc/sim_calls.c | 9 - sim/ppc/table.c | 3 - sim/ppc/tree.c | 11 - sim/pru/ChangeLog | 25 + sim/pru/config.in | 6 - sim/pru/configure | 137 +- sim/pru/configure.ac | 1 - sim/pru/sim-main.h | 2 + sim/riscv/ChangeLog | 15 + sim/riscv/Makefile.in | 30 + sim/{sh64 => riscv}/aclocal.m4 | 0 sim/riscv/config.in | 242 + sim/riscv/configure | 16140 +++++++++++++++++++ sim/riscv/configure.ac | 28 + sim/riscv/interp.c | 153 + sim/riscv/machs.c | 125 + sim/riscv/machs.h | 45 + sim/riscv/model_list.def | 9 + sim/riscv/sim-main.c | 1220 ++ sim/riscv/sim-main.h | 86 + sim/rl78/ChangeLog | 30 + sim/rl78/config.in | 6 - sim/rl78/configure | 234 +- sim/rl78/configure.ac | 1 + sim/rl78/cpu.c | 2 + sim/rl78/cpu.h | 2 +- sim/rl78/gdb-if.c | 6 + sim/rx/ChangeLog | 87 + sim/rx/config.in | 6 - sim/rx/configure | 237 +- sim/rx/cpu.h | 2 +- sim/rx/err.c | 11 +- sim/rx/fpu.c | 2 +- sim/rx/gdb-if.c | 14 +- sim/rx/load.c | 3 +- sim/rx/main.c | 2 - sim/rx/mem.c | 18 +- sim/rx/mem.h | 4 +- sim/rx/reg.c | 14 +- sim/rx/rx.c | 6 +- sim/rx/syscalls.c | 7 +- sim/rx/trace.c | 4 +- sim/sh/ChangeLog | 23 + sim/sh/config.in | 6 - sim/sh/configure | 134 +- sim/sh/configure.ac | 2 +- sim/sh/interp.c | 12 - sim/sh64/ChangeLog | 856 - sim/sh64/Makefile.in | 150 - sim/sh64/arch.c | 67 - sim/sh64/arch.h | 216 - sim/sh64/config.in | 254 - sim/sh64/configure | 16053 ------------------ sim/sh64/configure.ac | 15 - sim/sh64/cpu.c | 564 - sim/sh64/cpu.h | 341 - sim/sh64/cpuall.h | 75 - sim/sh64/decode-compact.c | 6134 ------- sim/sh64/decode-compact.h | 279 - sim/sh64/decode-media.c | 4100 ----- sim/sh64/decode-media.h | 269 - sim/sh64/decode.h | 16 - sim/sh64/defs-compact.h | 509 - sim/sh64/defs-media.h | 920 -- sim/sh64/eng-compact.h | 34 - sim/sh64/eng-media.h | 34 - sim/sh64/eng.h | 23 - sim/sh64/mloop-compact.c | 635 - sim/sh64/mloop-media.c | 624 - sim/sh64/sem-compact-switch.c | 5210 ------ sim/sh64/sem-compact.c | 5589 ------- sim/sh64/sem-media-switch.c | 5656 ------- sim/sh64/sem-media.c | 6063 ------- sim/sh64/sh-desc.c | 3562 ---- sim/sh64/sh-desc.h | 315 - sim/sh64/sh-opc.h | 214 - sim/sh64/sh64-sim.h | 84 - sim/sh64/sh64.c | 1138 -- sim/sh64/sim-if.c | 204 - sim/sh64/sim-main.h | 72 - sim/testsuite/ChangeLog | 66 +- sim/testsuite/Makefile.in | 9 +- sim/testsuite/{sim => }/aarch64/ChangeLog | 0 sim/testsuite/{sim => }/aarch64/adds.s | 0 sim/testsuite/{sim => }/aarch64/addv.s | 0 sim/testsuite/{sim => }/aarch64/allinsn.exp | 0 sim/testsuite/{sim => }/aarch64/bit.s | 0 sim/testsuite/{sim => }/aarch64/cmtst.s | 0 sim/testsuite/{sim => }/aarch64/cnt.s | 0 sim/testsuite/{sim => }/aarch64/fcmXX.s | 0 sim/testsuite/{sim => }/aarch64/fcmp.s | 0 sim/testsuite/{sim => }/aarch64/fcsel.s | 0 sim/testsuite/{sim => }/aarch64/fcvtl.s | 0 sim/testsuite/{sim => }/aarch64/fcvtz.s | 0 sim/testsuite/{sim => }/aarch64/fminnm.s | 0 sim/testsuite/{sim => }/aarch64/fstur.s | 0 sim/testsuite/{sim => }/aarch64/ldn_multiple.s | 0 sim/testsuite/{sim => }/aarch64/ldn_single.s | 0 sim/testsuite/{sim => }/aarch64/ldnr.s | 0 sim/testsuite/{sim => }/aarch64/mla.s | 0 sim/testsuite/{sim => }/aarch64/mls.s | 0 sim/testsuite/{sim => }/aarch64/mul.s | 0 sim/testsuite/{sim => }/aarch64/pass.s | 0 sim/testsuite/{sim => }/aarch64/stn_multiple.s | 0 sim/testsuite/{sim => }/aarch64/stn_single.s | 0 sim/testsuite/{sim => }/aarch64/sumov.s | 0 sim/testsuite/{sim => }/aarch64/sumulh.s | 0 sim/testsuite/{sim => }/aarch64/tbnz.s | 0 sim/testsuite/{sim => }/aarch64/testutils.inc | 0 sim/testsuite/{sim => }/aarch64/uzp.s | 0 sim/testsuite/{sim => }/aarch64/xtl.s | 0 sim/testsuite/{sim => }/aarch64/xtn.s | 0 sim/testsuite/{sim => }/arm/ChangeLog | 0 sim/testsuite/{sim => }/arm/adc.cgs | 0 sim/testsuite/{sim => }/arm/add.cgs | 0 sim/testsuite/{sim => }/arm/allinsn.exp | 0 sim/testsuite/{sim => }/arm/and.cgs | 0 sim/testsuite/{sim => }/arm/b.cgs | 0 sim/testsuite/{sim => }/arm/bic.cgs | 0 sim/testsuite/{sim => }/arm/bl.cgs | 0 sim/testsuite/{sim => }/arm/bx.cgs | 0 sim/testsuite/{sim => }/arm/cmn.cgs | 0 sim/testsuite/{sim => }/arm/cmp.cgs | 0 sim/testsuite/{sim => }/arm/eor.cgs | 0 sim/testsuite/{sim => }/arm/hello.ms | 0 sim/testsuite/{sim => }/arm/iwmmxt/iwmmxt.exp | 0 sim/testsuite/{sim => }/arm/iwmmxt/tbcst.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/testutils.inc | 0 sim/testsuite/{sim => }/arm/iwmmxt/textrm.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/tinsr.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/tmia.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/tmiaph.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/tmiaxy.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/tmovmsk.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wacc.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wadd.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/waligni.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/walignr.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wand.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wandn.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wavg2.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wcmpeq.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wcmpgt.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wmac.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wmadd.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wmax.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wmin.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wmov.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wmul.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wor.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wpack.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wror.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wsad.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wshufh.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wsll.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wsra.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wsrl.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wsub.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wunpckeh.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wunpckel.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wunpckih.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wunpckil.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wxor.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wzero.cgs | 0 sim/testsuite/{sim => }/arm/ldm.cgs | 0 sim/testsuite/{sim => }/arm/ldr.cgs | 0 sim/testsuite/{sim => }/arm/ldrb.cgs | 0 sim/testsuite/{sim => }/arm/ldrh.cgs | 0 sim/testsuite/{sim => }/arm/ldrsb.cgs | 0 sim/testsuite/{sim => }/arm/ldrsh.cgs | 0 sim/testsuite/{sim => }/arm/misaligned1.ms | 0 sim/testsuite/{sim => }/arm/misaligned2.ms | 0 sim/testsuite/{sim => }/arm/misaligned3.ms | 0 sim/testsuite/{sim => }/arm/misc.exp | 0 sim/testsuite/{sim => }/arm/mla.cgs | 0 sim/testsuite/{sim => }/arm/mov.cgs | 0 sim/testsuite/{sim => }/arm/movw-movt.ms | 0 sim/testsuite/{sim => }/arm/mrs.cgs | 0 sim/testsuite/{sim => }/arm/msr.cgs | 0 sim/testsuite/{sim => }/arm/mul.cgs | 0 sim/testsuite/{sim => }/arm/mvn.cgs | 0 sim/testsuite/{sim => }/arm/orr.cgs | 0 sim/testsuite/{sim => }/arm/rsb.cgs | 0 sim/testsuite/{sim => }/arm/rsc.cgs | 0 sim/testsuite/{sim => }/arm/sbc.cgs | 0 sim/testsuite/{sim => }/arm/smlal.cgs | 0 sim/testsuite/{sim => }/arm/smull.cgs | 0 sim/testsuite/{sim => }/arm/stm.cgs | 0 sim/testsuite/{sim => }/arm/str.cgs | 0 sim/testsuite/{sim => }/arm/strb.cgs | 0 sim/testsuite/{sim => }/arm/strh.cgs | 0 sim/testsuite/{sim => }/arm/sub.cgs | 0 sim/testsuite/{sim => }/arm/swi.cgs | 0 sim/testsuite/{sim => }/arm/swp.cgs | 0 sim/testsuite/{sim => }/arm/swpb.cgs | 0 sim/testsuite/{sim => }/arm/teq.cgs | 0 sim/testsuite/{sim => }/arm/testutils.inc | 0 sim/testsuite/{sim => }/arm/thumb/adc.cgs | 0 sim/testsuite/{sim => }/arm/thumb/add-hd-hs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/add-hd-rs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/add-rd-hs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/add-sp.cgs | 0 sim/testsuite/{sim => }/arm/thumb/add.cgs | 0 sim/testsuite/{sim => }/arm/thumb/addi.cgs | 0 sim/testsuite/{sim => }/arm/thumb/addi8.cgs | 0 sim/testsuite/{sim => }/arm/thumb/allthumb.exp | 0 sim/testsuite/{sim => }/arm/thumb/and.cgs | 0 sim/testsuite/{sim => }/arm/thumb/asr.cgs | 0 sim/testsuite/{sim => }/arm/thumb/b.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bcc.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bcs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/beq.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bge.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bgt.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bhi.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bic.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bl-hi.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bl-lo.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ble.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bls.cgs | 0 sim/testsuite/{sim => }/arm/thumb/blt.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bmi.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bne.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bpl.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bvc.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bvs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bx-hs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bx-rs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/cmn.cgs | 0 sim/testsuite/{sim => }/arm/thumb/cmp-hd-hs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/cmp-hd-rs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/cmp-rd-hs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/cmp.cgs | 0 sim/testsuite/{sim => }/arm/thumb/eor.cgs | 0 sim/testsuite/{sim => }/arm/thumb/lda-pc.cgs | 0 sim/testsuite/{sim => }/arm/thumb/lda-sp.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ldmia.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ldr-imm.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ldr-pc.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ldr-sprel.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ldr.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ldrb-imm.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ldrb.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ldrh-imm.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ldrh.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ldsb.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ldsh.cgs | 0 sim/testsuite/{sim => }/arm/thumb/lsl.cgs | 0 sim/testsuite/{sim => }/arm/thumb/lsr.cgs | 0 sim/testsuite/{sim => }/arm/thumb/mov-hd-hs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/mov-hd-rs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/mov-rd-hs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/mov.cgs | 0 sim/testsuite/{sim => }/arm/thumb/mul.cgs | 0 sim/testsuite/{sim => }/arm/thumb/mvn.cgs | 0 sim/testsuite/{sim => }/arm/thumb/neg.cgs | 0 sim/testsuite/{sim => }/arm/thumb/orr.cgs | 0 sim/testsuite/{sim => }/arm/thumb/pop-pc.cgs | 0 sim/testsuite/{sim => }/arm/thumb/pop.cgs | 0 sim/testsuite/{sim => }/arm/thumb/push-lr.cgs | 0 sim/testsuite/{sim => }/arm/thumb/push.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ror.cgs | 0 sim/testsuite/{sim => }/arm/thumb/sbc.cgs | 0 sim/testsuite/{sim => }/arm/thumb/stmia.cgs | 0 sim/testsuite/{sim => }/arm/thumb/str-imm.cgs | 0 sim/testsuite/{sim => }/arm/thumb/str-sprel.cgs | 0 sim/testsuite/{sim => }/arm/thumb/str.cgs | 0 sim/testsuite/{sim => }/arm/thumb/strb-imm.cgs | 0 sim/testsuite/{sim => }/arm/thumb/strb.cgs | 0 sim/testsuite/{sim => }/arm/thumb/strh-imm.cgs | 0 sim/testsuite/{sim => }/arm/thumb/strh.cgs | 0 sim/testsuite/{sim => }/arm/thumb/sub-sp.cgs | 0 sim/testsuite/{sim => }/arm/thumb/sub.cgs | 0 sim/testsuite/{sim => }/arm/thumb/subi.cgs | 0 sim/testsuite/{sim => }/arm/thumb/subi8.cgs | 0 sim/testsuite/{sim => }/arm/thumb/swi.cgs | 0 sim/testsuite/{sim => }/arm/thumb/testutils.inc | 0 sim/testsuite/{sim => }/arm/thumb/tst.cgs | 0 sim/testsuite/{sim => }/arm/tst.cgs | 0 sim/testsuite/{sim => }/arm/umlal.cgs | 0 sim/testsuite/{sim => }/arm/umull.cgs | 0 sim/testsuite/{sim => }/arm/xscale/blx.cgs | 0 sim/testsuite/{sim => }/arm/xscale/mia.cgs | 0 sim/testsuite/{sim => }/arm/xscale/miaph.cgs | 0 sim/testsuite/{sim => }/arm/xscale/miaxy.cgs | 0 sim/testsuite/{sim => }/arm/xscale/mra.cgs | 0 sim/testsuite/{sim => }/arm/xscale/testutils.inc | 0 sim/testsuite/{sim => }/arm/xscale/xscale.exp | 0 sim/testsuite/{sim => }/avr/ChangeLog | 0 sim/testsuite/{sim => }/avr/allinsn.exp | 0 sim/testsuite/{sim => }/avr/pass.s | 0 sim/testsuite/{sim => }/avr/testutils.inc | 0 sim/testsuite/{sim => }/bfin/.gitignore | 0 sim/testsuite/{sim => }/bfin/10272_small.s | 0 sim/testsuite/{sim => }/bfin/10436.s | 0 sim/testsuite/{sim => }/bfin/10622.s | 0 sim/testsuite/{sim => }/bfin/10742.s | 0 sim/testsuite/{sim => }/bfin/10799.s | 0 sim/testsuite/{sim => }/bfin/11080.s | 0 sim/testsuite/{sim => }/bfin/7641.s | 0 sim/testsuite/bfin/ChangeLog | 374 + sim/testsuite/{sim => }/bfin/PN_generator.s | 0 sim/testsuite/{sim => }/bfin/a0.s | 0 sim/testsuite/{sim => }/bfin/a0shift.S | 0 sim/testsuite/{sim => }/bfin/a1.s | 0 sim/testsuite/{sim => }/bfin/a10.s | 0 sim/testsuite/{sim => }/bfin/a11.S | 0 sim/testsuite/{sim => }/bfin/a12.s | 0 sim/testsuite/{sim => }/bfin/a2.s | 0 sim/testsuite/{sim => }/bfin/a20.S | 0 sim/testsuite/{sim => }/bfin/a21.s | 0 sim/testsuite/{sim => }/bfin/a22.s | 0 sim/testsuite/{sim => }/bfin/a23.s | 0 sim/testsuite/{sim => }/bfin/a24.s | 0 sim/testsuite/{sim => }/bfin/a25.s | 0 sim/testsuite/{sim => }/bfin/a26.s | 0 sim/testsuite/{sim => }/bfin/a3.s | 0 sim/testsuite/{sim => }/bfin/a30.s | 0 sim/testsuite/{sim => }/bfin/a4.s | 0 sim/testsuite/{sim => }/bfin/a5.s | 0 sim/testsuite/{sim => }/bfin/a6.s | 0 sim/testsuite/{sim => }/bfin/a7.s | 0 sim/testsuite/{sim => }/bfin/a8.s | 0 sim/testsuite/{sim => }/bfin/a9.s | 0 sim/testsuite/{sim => }/bfin/abs-2.S | 0 sim/testsuite/{sim => }/bfin/abs-3.S | 0 sim/testsuite/{sim => }/bfin/abs-4.S | 0 sim/testsuite/{sim => }/bfin/abs.S | 0 sim/testsuite/{sim => }/bfin/abs_acc.s | 0 sim/testsuite/{sim => }/bfin/acc-rot.s | 0 sim/testsuite/{sim => }/bfin/acp5_19.s | 0 sim/testsuite/{sim => }/bfin/acp5_4.s | 0 sim/testsuite/{sim => }/bfin/add_imm7.s | 0 sim/testsuite/{sim => }/bfin/add_shift.S | 0 sim/testsuite/{sim => }/bfin/add_sub_acc.s | 0 sim/testsuite/{sim => }/bfin/addsub_flags.S | 0 sim/testsuite/{sim => }/bfin/algnbug1.s | 0 sim/testsuite/{sim => }/bfin/algnbug2.s | 0 sim/testsuite/{sim => }/bfin/allinsn.exp | 0 sim/testsuite/{sim => }/bfin/argc.c | 0 sim/testsuite/{sim => }/bfin/ashift.s | 0 sim/testsuite/{sim => }/bfin/ashift_flags.s | 0 sim/testsuite/{sim => }/bfin/ashift_left.s | 0 sim/testsuite/{sim => }/bfin/b0.S | 0 sim/testsuite/{sim => }/bfin/b1.s | 0 sim/testsuite/{sim => }/bfin/b2.S | 0 sim/testsuite/{sim => }/bfin/brcc.s | 0 sim/testsuite/{sim => }/bfin/brevadd.s | 0 sim/testsuite/{sim => }/bfin/byteop16m.s | 0 sim/testsuite/{sim => }/bfin/byteop16p.s | 0 sim/testsuite/{sim => }/bfin/byteop1p.s | 0 sim/testsuite/{sim => }/bfin/byteop2p.s | 0 sim/testsuite/{sim => }/bfin/byteop3p.s | 0 sim/testsuite/{sim => }/bfin/byteunpack.s | 0 .../{sim => }/bfin/c_alu2op_arith_r_sft.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_conv_b.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_conv_h.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_conv_mix.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_conv_neg.s | 0 .../{sim => }/bfin/c_alu2op_conv_toggle.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_conv_xb.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_conv_xh.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_divq.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_divs.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_log_l_sft.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_log_r_sft.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_shadd_1.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_shadd_2.s | 0 sim/testsuite/{sim => }/bfin/c_br_preg_killed_ac.s | 0 .../{sim => }/bfin/c_br_preg_killed_ex1.s | 0 sim/testsuite/{sim => }/bfin/c_br_preg_stall_ac.s | 0 sim/testsuite/{sim => }/bfin/c_br_preg_stall_ex1.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_bp1.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_bp2.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_bp3.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_bp4.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_brf_bp.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_brf_brt_bp.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_brf_brt_nbp.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_brf_fbkwd.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_brf_nbp.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_brt_bp.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_brt_nbp.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_kills_dhits.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_kills_dmiss.s | 0 sim/testsuite/{sim => }/bfin/c_cactrl_iflush_pr.s | 0 .../{sim => }/bfin/c_cactrl_iflush_pr_pp.s | 0 sim/testsuite/{sim => }/bfin/c_calla_ljump.s | 0 sim/testsuite/{sim => }/bfin/c_calla_subr.s | 0 sim/testsuite/{sim => }/bfin/c_cc2dreg.s | 0 sim/testsuite/{sim => }/bfin/c_cc2stat_cc_ac.S | 0 sim/testsuite/{sim => }/bfin/c_cc2stat_cc_an.s | 0 sim/testsuite/{sim => }/bfin/c_cc2stat_cc_aq.s | 0 sim/testsuite/{sim => }/bfin/c_cc2stat_cc_av0.S | 0 sim/testsuite/{sim => }/bfin/c_cc2stat_cc_av1.S | 0 sim/testsuite/{sim => }/bfin/c_cc2stat_cc_az.s | 0 .../{sim => }/bfin/c_cc_flag_ccmv_depend.S | 0 .../{sim => }/bfin/c_cc_flagdreg_mvbrsft.s | 0 .../{sim => }/bfin/c_cc_flagdreg_mvbrsft_s1.s | 0 .../{sim => }/bfin/c_cc_flagdreg_mvbrsft_sn.s | 0 .../{sim => }/bfin/c_cc_regmvlogi_mvbrsft.s | 0 .../{sim => }/bfin/c_cc_regmvlogi_mvbrsft_s1.s | 0 .../{sim => }/bfin/c_cc_regmvlogi_mvbrsft_sn.S | 0 sim/testsuite/{sim => }/bfin/c_ccflag_a0a1.S | 0 sim/testsuite/{sim => }/bfin/c_ccflag_dr_dr.s | 0 sim/testsuite/{sim => }/bfin/c_ccflag_dr_dr_uu.s | 0 sim/testsuite/{sim => }/bfin/c_ccflag_dr_imm3.s | 0 sim/testsuite/{sim => }/bfin/c_ccflag_dr_imm3_uu.s | 0 sim/testsuite/{sim => }/bfin/c_ccflag_pr_imm3.s | 0 sim/testsuite/{sim => }/bfin/c_ccflag_pr_imm3_uu.s | 0 sim/testsuite/{sim => }/bfin/c_ccflag_pr_pr.s | 0 sim/testsuite/{sim => }/bfin/c_ccflag_pr_pr_uu.s | 0 sim/testsuite/{sim => }/bfin/c_ccmv_cc_dr_dr.s | 0 sim/testsuite/{sim => }/bfin/c_ccmv_cc_dr_pr.s | 0 sim/testsuite/{sim => }/bfin/c_ccmv_cc_pr_pr.s | 0 sim/testsuite/{sim => }/bfin/c_ccmv_ncc_dr_dr.s | 0 sim/testsuite/{sim => }/bfin/c_ccmv_ncc_dr_pr.s | 0 sim/testsuite/{sim => }/bfin/c_ccmv_ncc_pr_pr.s | 0 sim/testsuite/{sim => }/bfin/c_comp3op_dr_and_dr.s | 0 .../{sim => }/bfin/c_comp3op_dr_minus_dr.s | 0 sim/testsuite/{sim => }/bfin/c_comp3op_dr_mix.s | 0 sim/testsuite/{sim => }/bfin/c_comp3op_dr_or_dr.s | 0 .../{sim => }/bfin/c_comp3op_dr_plus_dr.s | 0 sim/testsuite/{sim => }/bfin/c_comp3op_dr_xor_dr.s | 0 .../{sim => }/bfin/c_comp3op_pr_plus_pr_sh1.s | 0 .../{sim => }/bfin/c_comp3op_pr_plus_pr_sh2.s | 0 .../{sim => }/bfin/c_compi2opd_dr_add_i7_n.s | 0 .../{sim => }/bfin/c_compi2opd_dr_add_i7_p.s | 0 .../{sim => }/bfin/c_compi2opd_dr_eq_i7_n.s | 0 .../{sim => }/bfin/c_compi2opd_dr_eq_i7_p.s | 0 sim/testsuite/{sim => }/bfin/c_compi2opd_flags.S | 0 sim/testsuite/{sim => }/bfin/c_compi2opd_flags_2.S | 0 .../{sim => }/bfin/c_compi2opp_pr_add_i7_n.s | 0 .../{sim => }/bfin/c_compi2opp_pr_add_i7_p.s | 0 .../{sim => }/bfin/c_compi2opp_pr_eq_i7_n.s | 0 .../{sim => }/bfin/c_compi2opp_pr_eq_i7_p.s | 0 .../{sim => }/bfin/c_dagmodik_lnz_imgebl.s | 0 .../{sim => }/bfin/c_dagmodik_lnz_imltbl.s | 0 .../{sim => }/bfin/c_dagmodik_lz_inc_dec.s | 0 .../{sim => }/bfin/c_dagmodim_lnz_imgebl.s | 0 .../{sim => }/bfin/c_dagmodim_lnz_imltbl.s | 0 .../{sim => }/bfin/c_dagmodim_lz_inc_dec.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_a0_pm_a1.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_a0a1s.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_a_abs_a.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_a_neg_a.s | 0 .../{sim => }/bfin/c_dsp32alu_aa_absabs.s | 0 .../{sim => }/bfin/c_dsp32alu_aa_negneg.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_abs.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_absabs.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_alhwx.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_awx.s | 0 .../{sim => }/bfin/c_dsp32alu_byteop1ew.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_byteop2.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_byteop3.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_bytepack.s | 0 .../{sim => }/bfin/c_dsp32alu_byteunpack.s | 0 .../{sim => }/bfin/c_dsp32alu_disalnexcpt.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_max.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_maxmax.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_min.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_minmin.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_mix.s | 0 .../{sim => }/bfin/c_dsp32alu_r_lh_a0pa1.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_r_negneg.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rh_m.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rh_p.s | 0 .../{sim => }/bfin/c_dsp32alu_rh_rnd12_m.s | 0 .../{sim => }/bfin/c_dsp32alu_rh_rnd12_p.s | 0 .../{sim => }/bfin/c_dsp32alu_rh_rnd20_m.s | 0 .../{sim => }/bfin/c_dsp32alu_rh_rnd20_p.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rl_m.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rl_p.s | 0 .../{sim => }/bfin/c_dsp32alu_rl_rnd12_m.s | 0 .../{sim => }/bfin/c_dsp32alu_rl_rnd12_p.s | 0 .../{sim => }/bfin/c_dsp32alu_rl_rnd20_m.s | 0 .../{sim => }/bfin/c_dsp32alu_rl_rnd20_p.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rlh_rnd.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rm.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rmm.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rmp.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rp.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rpm.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rpp.s | 0 .../{sim => }/bfin/c_dsp32alu_rr_lph_a1a0.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rrpm.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rrpm_aa.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rrpmmp.s | 0 .../{sim => }/bfin/c_dsp32alu_rrpmmp_sft.s | 0 .../{sim => }/bfin/c_dsp32alu_rrpmmp_sft_x.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rrppmm.s | 0 .../{sim => }/bfin/c_dsp32alu_rrppmm_sft.s | 0 .../{sim => }/bfin/c_dsp32alu_rrppmm_sft_x.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_saa.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_sat_aa.S | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_search.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_sgn.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_a1a0.s | 0 .../{sim => }/bfin/c_dsp32mac_a1a0_iuw32.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_a1a0_m.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_i.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_ih.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_is.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_iu.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_m.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_s.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_t.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_tu.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_u.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_i.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_ih.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_is.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_iu.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_m.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_s.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_t.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_tu.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_u.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1a0.s | 0 .../{sim => }/bfin/c_dsp32mac_dr_a1a0_iutsh.s | 0 .../{sim => }/bfin/c_dsp32mac_dr_a1a0_m.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_mix.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a0.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a0_i.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a0_is.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a0_m.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a0_s.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a0_u.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a1_i.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a1_is.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a1_m.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a1_s.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a1_u.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a1a0.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a1a0_i.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a1a0_is.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a1a0_m.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a1a0_s.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a1a0_u.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_mix.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_i.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_ih.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_is.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_iu.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_m.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_m_i.s | 0 .../{sim => }/bfin/c_dsp32mult_dr_m_iutsh.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_m_s.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_m_t.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_m_u.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_mix.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_s.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_t.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_tu.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_u.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_pair.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_i.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_is.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_m.s | 0 .../{sim => }/bfin/c_dsp32mult_pair_m_i.s | 0 .../{sim => }/bfin/c_dsp32mult_pair_m_is.s | 0 .../{sim => }/bfin/c_dsp32mult_pair_m_s.s | 0 .../{sim => }/bfin/c_dsp32mult_pair_m_u.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_s.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_u.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_a0alr.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_af.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_af_s.s | 0 .../{sim => }/bfin/c_dsp32shift_ahalf_ln.s | 0 .../{sim => }/bfin/c_dsp32shift_ahalf_ln_s.s | 0 .../{sim => }/bfin/c_dsp32shift_ahalf_lp.s | 0 .../{sim => }/bfin/c_dsp32shift_ahalf_lp_s.s | 0 .../{sim => }/bfin/c_dsp32shift_ahalf_rn.s | 0 .../{sim => }/bfin/c_dsp32shift_ahalf_rn_s.s | 0 .../{sim => }/bfin/c_dsp32shift_ahalf_rp.s | 0 .../{sim => }/bfin/c_dsp32shift_ahalf_rp_s.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_ahh.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_ahh_s.s | 0 .../{sim => }/bfin/c_dsp32shift_align16.s | 0 .../{sim => }/bfin/c_dsp32shift_align24.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_align8.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_amix.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_bitmux.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_bxor.s | 0 .../{sim => }/bfin/c_dsp32shift_expadj_h.s | 0 .../{sim => }/bfin/c_dsp32shift_expadj_l.s | 0 .../{sim => }/bfin/c_dsp32shift_expadj_r.s | 0 .../{sim => }/bfin/c_dsp32shift_expexp_r.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_fdepx.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_fextx.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_lf.s | 0 .../{sim => }/bfin/c_dsp32shift_lhalf_ln.s | 0 .../{sim => }/bfin/c_dsp32shift_lhalf_lp.s | 0 .../{sim => }/bfin/c_dsp32shift_lhalf_rn.s | 0 .../{sim => }/bfin/c_dsp32shift_lhalf_rp.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_lhh.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_lmix.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_ones.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_pack.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_rot.s | 0 .../{sim => }/bfin/c_dsp32shift_rot_mix.s | 0 .../{sim => }/bfin/c_dsp32shift_signbits_r.s | 0 .../{sim => }/bfin/c_dsp32shift_signbits_rh.s | 0 .../{sim => }/bfin/c_dsp32shift_signbits_rl.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_vmax.s | 0 .../{sim => }/bfin/c_dsp32shift_vmaxvmax.s | 0 .../{sim => }/bfin/c_dsp32shiftim_a0alr.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shiftim_af.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shiftim_af_s.s | 0 .../{sim => }/bfin/c_dsp32shiftim_ahalf_ln.s | 0 .../{sim => }/bfin/c_dsp32shiftim_ahalf_ln_s.s | 0 .../{sim => }/bfin/c_dsp32shiftim_ahalf_lp.s | 0 .../{sim => }/bfin/c_dsp32shiftim_ahalf_lp_s.s | 0 .../{sim => }/bfin/c_dsp32shiftim_ahalf_rn.s | 0 .../{sim => }/bfin/c_dsp32shiftim_ahalf_rn_s.s | 0 .../{sim => }/bfin/c_dsp32shiftim_ahalf_rp.s | 0 .../{sim => }/bfin/c_dsp32shiftim_ahalf_rp_s.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shiftim_ahh.s | 0 .../{sim => }/bfin/c_dsp32shiftim_ahh_s.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shiftim_amix.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shiftim_lf.s | 0 .../{sim => }/bfin/c_dsp32shiftim_lhalf_ln.s | 0 .../{sim => }/bfin/c_dsp32shiftim_lhalf_lp.s | 0 .../{sim => }/bfin/c_dsp32shiftim_lhalf_rn.s | 0 .../{sim => }/bfin/c_dsp32shiftim_lhalf_rp.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shiftim_lhh.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shiftim_lmix.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shiftim_rot.s | 0 sim/testsuite/{sim => }/bfin/c_dspldst_ld_dr_i.s | 0 sim/testsuite/{sim => }/bfin/c_dspldst_ld_dr_ipp.s | 0 .../{sim => }/bfin/c_dspldst_ld_dr_ippm.s | 0 sim/testsuite/{sim => }/bfin/c_dspldst_ld_drhi_i.s | 0 .../{sim => }/bfin/c_dspldst_ld_drhi_ipp.s | 0 sim/testsuite/{sim => }/bfin/c_dspldst_ld_drlo_i.s | 0 .../{sim => }/bfin/c_dspldst_ld_drlo_ipp.s | 0 sim/testsuite/{sim => }/bfin/c_dspldst_st_dr_i.s | 0 sim/testsuite/{sim => }/bfin/c_dspldst_st_dr_ipp.s | 0 .../{sim => }/bfin/c_dspldst_st_dr_ippm.s | 0 sim/testsuite/{sim => }/bfin/c_dspldst_st_drhi_i.s | 0 .../{sim => }/bfin/c_dspldst_st_drhi_ipp.s | 0 sim/testsuite/{sim => }/bfin/c_dspldst_st_drlo_i.s | 0 .../{sim => }/bfin/c_dspldst_st_drlo_ipp.s | 0 sim/testsuite/{sim => }/bfin/c_except_illopcode.S | 0 sim/testsuite/{sim => }/bfin/c_except_sys_sstep.S | 0 sim/testsuite/{sim => }/bfin/c_except_user_mode.S | 0 sim/testsuite/{sim => }/bfin/c_interr_disable.S | 0 .../{sim => }/bfin/c_interr_disable_enable.S | 0 sim/testsuite/{sim => }/bfin/c_interr_excpt.S | 0 .../{sim => }/bfin/c_interr_loopsetup_stld.S | 0 sim/testsuite/{sim => }/bfin/c_interr_nested.S | 0 sim/testsuite/{sim => }/bfin/c_interr_nmi.S | 0 sim/testsuite/{sim => }/bfin/c_interr_pending.S | 0 sim/testsuite/{sim => }/bfin/c_interr_pending_2.S | 0 sim/testsuite/{sim => }/bfin/c_interr_timer.S | 0 .../{sim => }/bfin/c_interr_timer_reload.S | 0 .../{sim => }/bfin/c_interr_timer_tcount.S | 0 .../{sim => }/bfin/c_interr_timer_tscale.S | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_dreg.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_drhi.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_drlo.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_h_dr.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_h_ibml.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_h_pr.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_l_dr.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_l_ibml.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_l_pr.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_lz_dr.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_lz_ibml.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_lz_pr.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_lzhi_dr.s | 0 .../{sim => }/bfin/c_ldimmhalf_lzhi_ibml.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_lzhi_pr.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_pibml.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_b.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_h.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_mm.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_mm_b.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_mm_h.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_mm_xb.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_mm_xh.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_pp.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_pp_b.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_pp_h.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_pp_xb.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_pp_xh.s | 0 .../{sim => }/bfin/c_ldst_ld_d_p_ppmm_hbx.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_xb.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_xh.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_p_p.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_p_p_mm.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_p_p_pp.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_d.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_b.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_h.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_mm.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_mm_b.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_mm_h.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_pp.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_pp_b.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_pp_h.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_p.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_p_mm.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_p_pp.s | 0 sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_dr_b.s | 0 sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_dr_h.s | 0 sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_dr_xb.s | 0 sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_dr_xh.s | 0 sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_dreg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_preg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstidxl_st_dr_b.s | 0 sim/testsuite/{sim => }/bfin/c_ldstidxl_st_dr_h.s | 0 sim/testsuite/{sim => }/bfin/c_ldstidxl_st_dreg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstidxl_st_preg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstii_ld_dr_h.s | 0 sim/testsuite/{sim => }/bfin/c_ldstii_ld_dr_xh.s | 0 sim/testsuite/{sim => }/bfin/c_ldstii_ld_dreg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstii_ld_preg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstii_st_dr_h.s | 0 sim/testsuite/{sim => }/bfin/c_ldstii_st_dreg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstii_st_preg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstiifp_ld_dreg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstiifp_ld_preg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstiifp_st_dreg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstiifp_st_preg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstpmod_ld_dr_hi.s | 0 sim/testsuite/{sim => }/bfin/c_ldstpmod_ld_dr_lo.s | 0 sim/testsuite/{sim => }/bfin/c_ldstpmod_ld_dreg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstpmod_ld_h_xh.s | 0 sim/testsuite/{sim => }/bfin/c_ldstpmod_ld_lohi.s | 0 sim/testsuite/{sim => }/bfin/c_ldstpmod_st_dr_hi.s | 0 sim/testsuite/{sim => }/bfin/c_ldstpmod_st_dr_lo.s | 0 sim/testsuite/{sim => }/bfin/c_ldstpmod_st_dreg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstpmod_st_lohi.s | 0 sim/testsuite/{sim => }/bfin/c_linkage.s | 0 .../{sim => }/bfin/c_logi2op_alshft_mix.s | 0 .../{sim => }/bfin/c_logi2op_arith_shft.s | 0 sim/testsuite/{sim => }/bfin/c_logi2op_bitclr.s | 0 sim/testsuite/{sim => }/bfin/c_logi2op_bitset.s | 0 sim/testsuite/{sim => }/bfin/c_logi2op_bittgl.s | 0 sim/testsuite/{sim => }/bfin/c_logi2op_bittst.s | 0 .../{sim => }/bfin/c_logi2op_log_l_shft.s | 0 .../{sim => }/bfin/c_logi2op_log_l_shft_astat.S | 0 .../{sim => }/bfin/c_logi2op_log_r_shft.s | 0 .../{sim => }/bfin/c_logi2op_log_r_shft_astat.S | 0 sim/testsuite/{sim => }/bfin/c_logi2op_nbittst.s | 0 sim/testsuite/{sim => }/bfin/c_loopsetup_nested.s | 0 .../{sim => }/bfin/c_loopsetup_nested_bot.s | 0 .../{sim => }/bfin/c_loopsetup_nested_prelc.s | 0 .../{sim => }/bfin/c_loopsetup_nested_top.s | 0 sim/testsuite/{sim => }/bfin/c_loopsetup_overlap.s | 0 .../{sim => }/bfin/c_loopsetup_preg_div2_lc0.s | 0 .../{sim => }/bfin/c_loopsetup_preg_div2_lc1.s | 0 .../{sim => }/bfin/c_loopsetup_preg_lc0.s | 0 .../{sim => }/bfin/c_loopsetup_preg_lc1.s | 0 .../{sim => }/bfin/c_loopsetup_preg_stld.s | 0 sim/testsuite/{sim => }/bfin/c_loopsetup_prelc.s | 0 .../{sim => }/bfin/c_loopsetup_topbotcntr.s | 0 sim/testsuite/{sim => }/bfin/c_mmr_interr_ctl.s | 0 sim/testsuite/{sim => }/bfin/c_mmr_loop.S | 0 .../{sim => }/bfin/c_mmr_loop_user_except.S | 0 .../{sim => }/bfin/c_mmr_ppop_illegal_adr.S | 0 .../{sim => }/bfin/c_mmr_ppopm_illegal_adr.S | 0 sim/testsuite/{sim => }/bfin/c_mmr_timer.S | 0 sim/testsuite/{sim => }/bfin/c_mode_supervisor.S | 0 sim/testsuite/{sim => }/bfin/c_mode_user.S | 0 .../{sim => }/bfin/c_mode_user_superivsor.S | 0 .../{sim => }/bfin/c_multi_issue_dsp_ld_ld.s | 0 .../{sim => }/bfin/c_multi_issue_dsp_ldst_1.s | 0 .../{sim => }/bfin/c_multi_issue_dsp_ldst_2.s | 0 .../{sim => }/bfin/c_progctrl_call_pcpr.s | 0 sim/testsuite/{sim => }/bfin/c_progctrl_call_pr.s | 0 .../{sim => }/bfin/c_progctrl_clisti_interr.S | 0 .../{sim => }/bfin/c_progctrl_csync_mmr.S | 0 .../{sim => }/bfin/c_progctrl_except_rtx.S | 0 sim/testsuite/{sim => }/bfin/c_progctrl_excpt.S | 0 .../{sim => }/bfin/c_progctrl_jump_pcpr.s | 0 sim/testsuite/{sim => }/bfin/c_progctrl_jump_pr.s | 0 sim/testsuite/{sim => }/bfin/c_progctrl_nop.s | 0 .../{sim => }/bfin/c_progctrl_raise_rt_i_n.S | 0 sim/testsuite/{sim => }/bfin/c_progctrl_rts.s | 0 sim/testsuite/{sim => }/bfin/c_ptr2op_pr_neg_pr.s | 0 sim/testsuite/{sim => }/bfin/c_ptr2op_pr_sft_2_1.s | 0 .../{sim => }/bfin/c_ptr2op_pr_shadd_1_2.s | 0 .../{sim => }/bfin/c_pushpopmultiple_dp.s | 0 .../{sim => }/bfin/c_pushpopmultiple_dp_pair.s | 0 .../{sim => }/bfin/c_pushpopmultiple_dreg.s | 0 .../{sim => }/bfin/c_pushpopmultiple_preg.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_acc_acc.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_dag_lz_dep.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_dr_acc_acc.s | 0 .../{sim => }/bfin/c_regmv_dr_dep_nostall.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_dr_dr.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_dr_imlb.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_dr_pr.s | 0 .../{sim => }/bfin/c_regmv_imlb_dep_nostall.s | 0 .../{sim => }/bfin/c_regmv_imlb_dep_stall.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_imlb_dr.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_imlb_imlb.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_imlb_pr.s | 0 .../{sim => }/bfin/c_regmv_pr_dep_nostall.s | 0 .../{sim => }/bfin/c_regmv_pr_dep_stall.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_pr_dr.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_pr_imlb.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_pr_pr.s | 0 sim/testsuite/{sim => }/bfin/c_seq_ac_raise_mv.S | 0 .../{sim => }/bfin/c_seq_ac_raise_mv_ppop.S | 0 .../{sim => }/bfin/c_seq_ac_regmv_pushpop.S | 0 .../{sim => }/bfin/c_seq_dec_raise_pushpop.S | 0 .../{sim => }/bfin/c_seq_ex1_brcc_mv_pop.S | 0 .../{sim => }/bfin/c_seq_ex1_call_mv_pop.S | 0 sim/testsuite/{sim => }/bfin/c_seq_ex1_j_mv_pop.S | 0 .../{sim => }/bfin/c_seq_ex1_raise_brcc_mv_pop.S | 0 .../{sim => }/bfin/c_seq_ex1_raise_call_mv_pop.S | 0 .../{sim => }/bfin/c_seq_ex1_raise_j_mv_pop.S | 0 .../{sim => }/bfin/c_seq_ex2_brcc_mp_mv_pop.S | 0 sim/testsuite/{sim => }/bfin/c_seq_ex2_mmr_mvpop.S | 0 .../{sim => }/bfin/c_seq_ex2_mmrj_mvpop.S | 0 .../{sim => }/bfin/c_seq_ex2_raise_mmr_mvpop.S | 0 .../{sim => }/bfin/c_seq_ex2_raise_mmrj_mvpop.S | 0 .../{sim => }/bfin/c_seq_ex3_ls_brcc_mvp.S | 0 .../{sim => }/bfin/c_seq_ex3_ls_mmr_mvp.S | 0 .../{sim => }/bfin/c_seq_ex3_ls_mmrj_mvp.S | 0 .../{sim => }/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S | 0 .../{sim => }/bfin/c_seq_wb_cs_lsmmrj_mvp.S | 0 .../{sim => }/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S | 0 .../{sim => }/bfin/c_seq_wb_rti_lsmmrj_mvp.S | 0 .../{sim => }/bfin/c_seq_wb_rtn_lsmmrj_mvp.S | 0 .../{sim => }/bfin/c_seq_wb_rtx_lsmmrj_mvp.S | 0 sim/testsuite/{sim => }/bfin/c_ujump.s | 0 sim/testsuite/{sim => }/bfin/cc-alu.S | 0 sim/testsuite/{sim => }/bfin/cc-astat-bits.s | 0 sim/testsuite/{sim => }/bfin/cc0.s | 0 sim/testsuite/{sim => }/bfin/cc1.s | 0 sim/testsuite/{sim => }/bfin/cc5.S | 0 sim/testsuite/{sim => }/bfin/cec-exact-exception.S | 0 sim/testsuite/{sim => }/bfin/cec-ifetch.S | 0 sim/testsuite/{sim => }/bfin/cec-multi-pending.S | 0 sim/testsuite/{sim => }/bfin/cec-no-snen-reti.S | 0 .../{sim => }/bfin/cec-non-operating-env.s | 0 sim/testsuite/{sim => }/bfin/cec-raise-reti.S | 0 sim/testsuite/{sim => }/bfin/cec-snen-reti.S | 0 sim/testsuite/{sim => }/bfin/cec-syscfg-ssstep.S | 0 sim/testsuite/{sim => }/bfin/cec-system-call.S | 0 sim/testsuite/{sim => }/bfin/cir.s | 0 sim/testsuite/{sim => }/bfin/cir1.s | 0 sim/testsuite/{sim => }/bfin/cli-sti.s | 0 sim/testsuite/{sim => }/bfin/cmpacc.s | 0 sim/testsuite/{sim => }/bfin/cmpdreg.S | 0 sim/testsuite/{sim => }/bfin/compare.s | 0 sim/testsuite/{sim => }/bfin/conv_enc_gen.s | 0 sim/testsuite/{sim => }/bfin/cycles.s | 0 sim/testsuite/{sim => }/bfin/d0.s | 0 sim/testsuite/{sim => }/bfin/d1.s | 0 sim/testsuite/{sim => }/bfin/d2.s | 0 .../{sim => }/bfin/dbg_brprd_ntkn_src_kill.S | 0 .../{sim => }/bfin/dbg_brtkn_nprd_src_kill.S | 0 sim/testsuite/{sim => }/bfin/dbg_jmp_src_kill.S | 0 sim/testsuite/{sim => }/bfin/dbg_tr_basic.S | 0 sim/testsuite/{sim => }/bfin/dbg_tr_simplejp.S | 0 sim/testsuite/{sim => }/bfin/dbg_tr_tbuf0.S | 0 sim/testsuite/{sim => }/bfin/dbg_tr_umode.S | 0 .../{sim => }/bfin/disalnexcpt_implicit.S | 0 sim/testsuite/{sim => }/bfin/div0.s | 0 sim/testsuite/{sim => }/bfin/divq.s | 0 sim/testsuite/{sim => }/bfin/dotproduct.s | 0 sim/testsuite/{sim => }/bfin/dotproduct2.s | 0 sim/testsuite/{sim => }/bfin/double_prec_mult.s | 0 sim/testsuite/{sim => }/bfin/dsp_a4.s | 0 sim/testsuite/{sim => }/bfin/dsp_a7.s | 0 sim/testsuite/{sim => }/bfin/dsp_a8.s | 0 sim/testsuite/{sim => }/bfin/dsp_d0.s | 0 sim/testsuite/{sim => }/bfin/dsp_d1.s | 0 sim/testsuite/{sim => }/bfin/dsp_neg.S | 0 sim/testsuite/{sim => }/bfin/dsp_s1.s | 0 sim/testsuite/{sim => }/bfin/e0.s | 0 sim/testsuite/{sim => }/bfin/edn_snafu.s | 0 sim/testsuite/{sim => }/bfin/eu_dsp32mac_s.s | 0 sim/testsuite/{sim => }/bfin/events.s | 0 sim/testsuite/{sim => }/bfin/f221.s | 0 sim/testsuite/{sim => }/bfin/fact.s | 0 sim/testsuite/{sim => }/bfin/fir.s | 0 sim/testsuite/{sim => }/bfin/fsm.s | 0 sim/testsuite/{sim => }/bfin/greg2.s | 0 sim/testsuite/{sim => }/bfin/hwloop-bits.S | 0 sim/testsuite/{sim => }/bfin/hwloop-branch-in.s | 0 sim/testsuite/{sim => }/bfin/hwloop-branch-out.s | 0 sim/testsuite/{sim => }/bfin/hwloop-lt-bits.s | 0 sim/testsuite/{sim => }/bfin/hwloop-nested.s | 0 sim/testsuite/{sim => }/bfin/i0.s | 0 sim/testsuite/{sim => }/bfin/iir.s | 0 sim/testsuite/{sim => }/bfin/issue103.s | 0 sim/testsuite/{sim => }/bfin/issue109.s | 0 sim/testsuite/{sim => }/bfin/issue112.s | 0 sim/testsuite/{sim => }/bfin/issue113.s | 0 sim/testsuite/{sim => }/bfin/issue117.s | 0 sim/testsuite/{sim => }/bfin/issue118.s | 0 sim/testsuite/{sim => }/bfin/issue119.s | 0 sim/testsuite/{sim => }/bfin/issue121.s | 0 sim/testsuite/{sim => }/bfin/issue123.s | 0 sim/testsuite/{sim => }/bfin/issue124.s | 0 sim/testsuite/{sim => }/bfin/issue125.s | 0 sim/testsuite/{sim => }/bfin/issue126.s | 0 sim/testsuite/{sim => }/bfin/issue127.s | 0 sim/testsuite/{sim => }/bfin/issue129.s | 0 sim/testsuite/{sim => }/bfin/issue139.S | 0 sim/testsuite/{sim => }/bfin/issue140.S | 0 sim/testsuite/{sim => }/bfin/issue142.s | 0 sim/testsuite/{sim => }/bfin/issue144.s | 0 sim/testsuite/{sim => }/bfin/issue146.S | 0 sim/testsuite/{sim => }/bfin/issue175.s | 0 sim/testsuite/{sim => }/bfin/issue205.s | 0 sim/testsuite/{sim => }/bfin/issue257.s | 0 sim/testsuite/{sim => }/bfin/issue272.S | 0 sim/testsuite/{sim => }/bfin/issue83.s | 0 sim/testsuite/{sim => }/bfin/issue89.s | 0 sim/testsuite/{sim => }/bfin/l0.s | 0 sim/testsuite/{sim => }/bfin/l0shift.s | 0 sim/testsuite/{sim => }/bfin/l2_loop.s | 0 sim/testsuite/{sim => }/bfin/link-2.s | 0 sim/testsuite/{sim => }/bfin/link.s | 0 sim/testsuite/{sim => }/bfin/lmu_cplb_multiple0.S | 0 sim/testsuite/{sim => }/bfin/lmu_cplb_multiple1.S | 0 sim/testsuite/{sim => }/bfin/lmu_excpt_align.S | 0 sim/testsuite/{sim => }/bfin/lmu_excpt_default.S | 0 sim/testsuite/{sim => }/bfin/lmu_excpt_illaddr.S | 0 sim/testsuite/{sim => }/bfin/lmu_excpt_prot0.S | 0 sim/testsuite/{sim => }/bfin/lmu_excpt_prot1.S | 0 sim/testsuite/{sim => }/bfin/load.s | 0 sim/testsuite/{sim => }/bfin/logic.s | 0 sim/testsuite/{sim => }/bfin/loop_snafu.s | 0 sim/testsuite/{sim => }/bfin/loop_strncpy.s | 0 sim/testsuite/{sim => }/bfin/lp0.s | 0 sim/testsuite/{sim => }/bfin/lp1.s | 0 sim/testsuite/{sim => }/bfin/lsetup.s | 0 sim/testsuite/{sim => }/bfin/m0boundary.s | 0 sim/testsuite/{sim => }/bfin/m1.S | 0 sim/testsuite/{sim => }/bfin/m10.s | 0 sim/testsuite/{sim => }/bfin/m11.s | 0 sim/testsuite/{sim => }/bfin/m12.s | 0 sim/testsuite/{sim => }/bfin/m13.s | 0 sim/testsuite/{sim => }/bfin/m14.s | 0 sim/testsuite/{sim => }/bfin/m15.s | 0 sim/testsuite/{sim => }/bfin/m16.s | 0 sim/testsuite/{sim => }/bfin/m17.s | 0 sim/testsuite/{sim => }/bfin/m2.s | 0 sim/testsuite/{sim => }/bfin/m3.s | 0 sim/testsuite/{sim => }/bfin/m4.s | 0 sim/testsuite/{sim => }/bfin/m5.s | 0 sim/testsuite/{sim => }/bfin/m6.s | 0 sim/testsuite/{sim => }/bfin/m7.s | 0 sim/testsuite/{sim => }/bfin/m8.s | 0 sim/testsuite/{sim => }/bfin/m9.s | 0 sim/testsuite/{sim => }/bfin/mac2halfreg.S | 0 sim/testsuite/{sim => }/bfin/math.s | 0 sim/testsuite/{sim => }/bfin/max_min_flags.s | 0 sim/testsuite/{sim => }/bfin/mc_s2.s | 0 .../{sim => }/bfin/mdma-32bit-1d-neg-count.c | 0 sim/testsuite/{sim => }/bfin/mdma-32bit-1d.c | 0 .../{sim => }/bfin/mdma-8bit-1d-neg-count.c | 0 sim/testsuite/{sim => }/bfin/mdma-8bit-1d.c | 0 sim/testsuite/{sim => }/bfin/mdma-skel.h | 0 sim/testsuite/{sim => }/bfin/mem3.s | 0 sim/testsuite/{sim => }/bfin/mmr-exception.s | 0 sim/testsuite/{sim => }/bfin/move.s | 0 sim/testsuite/{sim => }/bfin/msa_acp_5.10.S | 0 sim/testsuite/{sim => }/bfin/msa_acp_5.12_1.S | 0 sim/testsuite/{sim => }/bfin/msa_acp_5.12_2.S | 0 sim/testsuite/{sim => }/bfin/msa_acp_5_10.s | 0 sim/testsuite/{sim => }/bfin/mult.s | 0 sim/testsuite/{sim => }/bfin/neg-2.S | 0 sim/testsuite/{sim => }/bfin/neg-3.S | 0 sim/testsuite/{sim => }/bfin/neg.S | 0 sim/testsuite/{sim => }/bfin/nshift.s | 0 sim/testsuite/{sim => }/bfin/pr.s | 0 sim/testsuite/{sim => }/bfin/push-pop-multiple.s | 0 sim/testsuite/{sim => }/bfin/push-pop.s | 0 sim/testsuite/{sim => }/bfin/pushpopreg_1.s | 0 sim/testsuite/{sim => }/bfin/quadaddsub.s | 0 sim/testsuite/{sim => }/bfin/random_0001.s | 0 sim/testsuite/{sim => }/bfin/random_0002.S | 0 sim/testsuite/{sim => }/bfin/random_0003.S | 0 sim/testsuite/{sim => }/bfin/random_0004.S | 0 sim/testsuite/{sim => }/bfin/random_0005.S | 0 sim/testsuite/{sim => }/bfin/random_0006.S | 0 sim/testsuite/{sim => }/bfin/random_0007.S | 0 sim/testsuite/{sim => }/bfin/random_0008.S | 0 sim/testsuite/{sim => }/bfin/random_0009.S | 0 sim/testsuite/{sim => }/bfin/random_0010.S | 0 sim/testsuite/{sim => }/bfin/random_0011.S | 0 sim/testsuite/{sim => }/bfin/random_0012.S | 0 sim/testsuite/{sim => }/bfin/random_0013.S | 0 sim/testsuite/{sim => }/bfin/random_0014.S | 0 sim/testsuite/{sim => }/bfin/random_0015.S | 0 sim/testsuite/{sim => }/bfin/random_0016.S | 0 sim/testsuite/{sim => }/bfin/random_0017.S | 0 sim/testsuite/{sim => }/bfin/random_0018.S | 0 sim/testsuite/{sim => }/bfin/random_0019.S | 0 sim/testsuite/{sim => }/bfin/random_0020.S | 0 sim/testsuite/{sim => }/bfin/random_0021.S | 0 sim/testsuite/{sim => }/bfin/random_0022.S | 0 sim/testsuite/{sim => }/bfin/random_0023.S | 0 sim/testsuite/{sim => }/bfin/random_0024.S | 0 sim/testsuite/{sim => }/bfin/random_0025.S | 0 sim/testsuite/{sim => }/bfin/random_0026.S | 0 sim/testsuite/{sim => }/bfin/random_0027.S | 0 sim/testsuite/{sim => }/bfin/random_0028.S | 0 sim/testsuite/{sim => }/bfin/random_0029.S | 0 sim/testsuite/{sim => }/bfin/random_0030.S | 0 sim/testsuite/{sim => }/bfin/random_0031.S | 0 sim/testsuite/{sim => }/bfin/random_0032.S | 0 sim/testsuite/{sim => }/bfin/random_0033.S | 0 sim/testsuite/{sim => }/bfin/random_0034.S | 0 sim/testsuite/{sim => }/bfin/random_0035.S | 0 sim/testsuite/{sim => }/bfin/random_0036.S | 0 sim/testsuite/{sim => }/bfin/random_0037.S | 0 sim/testsuite/{sim => }/bfin/run-tests.sh | 0 sim/testsuite/{sim => }/bfin/s0.s | 0 sim/testsuite/{sim => }/bfin/s1.s | 0 sim/testsuite/{sim => }/bfin/s10.s | 0 sim/testsuite/{sim => }/bfin/s11.s | 0 sim/testsuite/{sim => }/bfin/s12.s | 0 sim/testsuite/{sim => }/bfin/s13.s | 0 sim/testsuite/{sim => }/bfin/s14.s | 0 sim/testsuite/{sim => }/bfin/s15.s | 0 sim/testsuite/{sim => }/bfin/s16.s | 0 sim/testsuite/{sim => }/bfin/s17.s | 0 sim/testsuite/{sim => }/bfin/s18.s | 0 sim/testsuite/{sim => }/bfin/s19.s | 0 sim/testsuite/{sim => }/bfin/s2.s | 0 sim/testsuite/{sim => }/bfin/s20.s | 0 sim/testsuite/bfin/s21.s | 297 + sim/testsuite/{sim => }/bfin/s3.s | 0 sim/testsuite/{sim => }/bfin/s30.s | 0 sim/testsuite/{sim => }/bfin/s4.s | 0 sim/testsuite/{sim => }/bfin/s5.s | 0 sim/testsuite/{sim => }/bfin/s6.s | 0 sim/testsuite/{sim => }/bfin/s7.s | 0 sim/testsuite/{sim => }/bfin/s8.s | 0 sim/testsuite/{sim => }/bfin/s9.s | 0 sim/testsuite/{sim => }/bfin/saatest.s | 0 sim/testsuite/{sim => }/bfin/se_all16bitopcodes.S | 0 sim/testsuite/{sim => }/bfin/se_all32bitopcodes.S | 0 .../{sim => }/bfin/se_all32bitopcodes.lds | 0 .../{sim => }/bfin/se_all64bitg0opcodes.S | 0 .../{sim => }/bfin/se_all64bitg1opcodes.S | 0 .../{sim => }/bfin/se_all64bitg2opcodes.S | 0 sim/testsuite/{sim => }/bfin/se_allopcodes.h | 0 sim/testsuite/{sim => }/bfin/se_brtarget_stall.S | 0 sim/testsuite/{sim => }/bfin/se_bug_ui.S | 0 sim/testsuite/{sim => }/bfin/se_bug_ui2.S | 0 sim/testsuite/{sim => }/bfin/se_bug_ui3.S | 0 sim/testsuite/{sim => }/bfin/se_cc2stat_haz.S | 0 sim/testsuite/{sim => }/bfin/se_cc_kill.S | 0 sim/testsuite/{sim => }/bfin/se_cof.S | 0 sim/testsuite/{sim => }/bfin/se_event_quad.S | 0 .../{sim => }/bfin/se_excpt_dagprotviol.S | 0 sim/testsuite/{sim => }/bfin/se_excpt_ifprotviol.S | 0 sim/testsuite/{sim => }/bfin/se_excpt_ssstep.S | 0 .../{sim => }/bfin/se_illegalcombination.S | 0 sim/testsuite/{sim => }/bfin/se_kill_wbbr.S | 0 sim/testsuite/{sim => }/bfin/se_kills2.S | 0 sim/testsuite/{sim => }/bfin/se_loop_disable.S | 0 sim/testsuite/{sim => }/bfin/se_loop_kill.S | 0 sim/testsuite/{sim => }/bfin/se_loop_kill_01.S | 0 sim/testsuite/{sim => }/bfin/se_loop_kill_dcr.S | 0 sim/testsuite/{sim => }/bfin/se_loop_kill_dcr_01.S | 0 sim/testsuite/{sim => }/bfin/se_loop_lr.S | 0 sim/testsuite/{sim => }/bfin/se_loop_mv2lb_stall.S | 0 sim/testsuite/{sim => }/bfin/se_loop_mv2lc.S | 0 sim/testsuite/{sim => }/bfin/se_loop_mv2lc_stall.S | 0 sim/testsuite/{sim => }/bfin/se_loop_mv2lt_stall.S | 0 sim/testsuite/{sim => }/bfin/se_loop_nest_ppm.S | 0 sim/testsuite/{sim => }/bfin/se_loop_nest_ppm_1.S | 0 sim/testsuite/{sim => }/bfin/se_loop_nest_ppm_2.S | 0 sim/testsuite/{sim => }/bfin/se_loop_ppm.S | 0 sim/testsuite/{sim => }/bfin/se_loop_ppm_1.S | 0 sim/testsuite/{sim => }/bfin/se_loop_ppm_int.S | 0 sim/testsuite/{sim => }/bfin/se_lsetup_kill.S | 0 sim/testsuite/{sim => }/bfin/se_misaligned_fetch.S | 0 sim/testsuite/{sim => }/bfin/se_more_ret_haz.S | 0 sim/testsuite/{sim => }/bfin/se_mv2lp.S | 0 sim/testsuite/{sim => }/bfin/se_oneins_zoff.S | 0 sim/testsuite/{sim => }/bfin/se_popkill.S | 0 sim/testsuite/{sim => }/bfin/se_regmv_usp_sysreg.S | 0 sim/testsuite/{sim => }/bfin/se_rets_hazard.s | 0 sim/testsuite/{sim => }/bfin/se_rts_rti.S | 0 .../{sim => }/bfin/se_ssstep_dagprotviol.S | 0 sim/testsuite/{sim => }/bfin/se_ssync.S | 0 sim/testsuite/{sim => }/bfin/se_stall_if2.S | 0 .../{sim => }/bfin/se_undefinedinstruction1.S | 0 .../{sim => }/bfin/se_undefinedinstruction2.S | 0 .../{sim => }/bfin/se_undefinedinstruction3.S | 0 .../{sim => }/bfin/se_undefinedinstruction4.S | 0 .../{sim => }/bfin/se_usermode_protviol.S | 0 sim/testsuite/{sim => }/bfin/seqstat.s | 0 sim/testsuite/{sim => }/bfin/sign.s | 0 sim/testsuite/{sim => }/bfin/simple0.s | 0 sim/testsuite/{sim => }/bfin/sri.s | 0 sim/testsuite/{sim => }/bfin/stk.s | 0 sim/testsuite/{sim => }/bfin/stk2.s | 0 sim/testsuite/{sim => }/bfin/stk3.s | 0 sim/testsuite/{sim => }/bfin/stk4.s | 0 sim/testsuite/{sim => }/bfin/stk5.s | 0 sim/testsuite/{sim => }/bfin/stk6.s | 0 sim/testsuite/{sim => }/bfin/syscfg.s | 0 sim/testsuite/{sim => }/bfin/tar10622.s | 0 sim/testsuite/{sim => }/bfin/test-dma.h | 0 sim/testsuite/{sim => }/bfin/test.h | 0 sim/testsuite/{sim => }/bfin/testset.s | 0 sim/testsuite/{sim => }/bfin/testset2.s | 0 sim/testsuite/{sim => }/bfin/testutils.inc | 0 sim/testsuite/{sim => }/bfin/unlink.S | 0 sim/testsuite/{sim => }/bfin/up0.s | 0 sim/testsuite/{sim => }/bfin/usp.S | 0 sim/testsuite/{sim => }/bfin/vec-abs-2.S | 0 sim/testsuite/{sim => }/bfin/vec-abs-3.S | 0 sim/testsuite/{sim => }/bfin/vec-abs.S | 0 sim/testsuite/{sim => }/bfin/vec-neg-2.S | 0 sim/testsuite/{sim => }/bfin/vec-neg-3.S | 0 sim/testsuite/{sim => }/bfin/vec-neg.S | 0 sim/testsuite/{sim => }/bfin/vecadd.s | 0 sim/testsuite/{sim => }/bfin/vit_max.s | 0 sim/testsuite/{sim => }/bfin/vit_max2.s | 0 sim/testsuite/{sim => }/bfin/viterbi2.s | 0 sim/testsuite/{sim => }/bfin/wtf.s | 0 sim/testsuite/{sim => }/bfin/x1.s | 0 sim/testsuite/{sim => }/bfin/zcall.s | 0 sim/testsuite/{sim => }/bfin/zeroflagrnd.s | 0 sim/testsuite/{sim => }/bpf/ChangeLog | 0 sim/testsuite/{sim => }/bpf/allinsn.exp | 0 sim/testsuite/{sim => }/bpf/alu.s | 0 sim/testsuite/{sim => }/bpf/alu32.s | 0 sim/testsuite/{sim => }/bpf/endbe.s | 0 sim/testsuite/{sim => }/bpf/endle.s | 0 sim/testsuite/{sim => }/bpf/jmp.s | 0 sim/testsuite/{sim => }/bpf/jmp32.s | 0 sim/testsuite/{sim => }/bpf/ldabs.s | 0 sim/testsuite/{sim => }/bpf/mem.s | 0 sim/testsuite/{sim => }/bpf/mov.s | 0 sim/testsuite/{sim => }/bpf/testutils.inc | 0 sim/testsuite/{sim => }/bpf/xadd.s | 0 sim/testsuite/common/alu-tst.c | 7 +- sim/testsuite/common/bits-gen.c | 25 +- sim/testsuite/common/bits-tst.c | 39 +- sim/testsuite/configure | 3267 ---- sim/testsuite/configure.ac | 32 - sim/testsuite/{sim => }/cr16/ChangeLog | 0 sim/testsuite/{sim => }/cr16/addb.cgs | 0 sim/testsuite/{sim => }/cr16/addd.cgs | 0 sim/testsuite/{sim => }/cr16/addi.cgs | 0 sim/testsuite/{sim => }/cr16/addw.cgs | 0 sim/testsuite/{sim => }/cr16/allinsn.exp | 0 sim/testsuite/{sim => }/cr16/andb.cgs | 0 sim/testsuite/{sim => }/cr16/andd.cgs | 0 sim/testsuite/{sim => }/cr16/andw.cgs | 0 sim/testsuite/{sim => }/cr16/ashub.cgs | 0 sim/testsuite/{sim => }/cr16/ashub_i.cgs | 0 sim/testsuite/{sim => }/cr16/ashud.cgs | 0 sim/testsuite/{sim => }/cr16/ashud_i.cgs | 0 sim/testsuite/{sim => }/cr16/ashuw.cgs | 0 sim/testsuite/{sim => }/cr16/ashuw_i.cgs | 0 sim/testsuite/{sim => }/cr16/bal1_24.cgs | 0 sim/testsuite/{sim => }/cr16/bal2_24.cgs | 0 sim/testsuite/{sim => }/cr16/bcc.cgs | 0 sim/testsuite/{sim => }/cr16/bcs.cgs | 0 sim/testsuite/{sim => }/cr16/beq.cgs | 0 sim/testsuite/{sim => }/cr16/beq0b.cgs | 0 sim/testsuite/{sim => }/cr16/beq0w.cgs | 0 sim/testsuite/{sim => }/cr16/bge.cgs | 0 sim/testsuite/{sim => }/cr16/bgt.cgs | 0 sim/testsuite/{sim => }/cr16/bhi.cgs | 0 sim/testsuite/{sim => }/cr16/bhs.cgs | 0 sim/testsuite/{sim => }/cr16/bht.cgs | 0 sim/testsuite/{sim => }/cr16/blo.cgs | 0 sim/testsuite/{sim => }/cr16/bls.cgs | 0 sim/testsuite/{sim => }/cr16/blt.cgs | 0 sim/testsuite/{sim => }/cr16/bne.cgs | 0 sim/testsuite/{sim => }/cr16/bne0b.cgs | 0 sim/testsuite/{sim => }/cr16/bne0w.cgs | 0 sim/testsuite/{sim => }/cr16/br.cgs | 0 sim/testsuite/{sim => }/cr16/cbitb.cgs | 0 sim/testsuite/{sim => }/cr16/cbitw.cgs | 0 sim/testsuite/{sim => }/cr16/cmpb.cgs | 0 sim/testsuite/{sim => }/cr16/cmpb_i.cgs | 0 sim/testsuite/{sim => }/cr16/cmpd.cgs | 0 sim/testsuite/{sim => }/cr16/cmpd_i.cgs | 0 sim/testsuite/{sim => }/cr16/cmpi.cgs | 0 sim/testsuite/{sim => }/cr16/cmpw.cgs | 0 sim/testsuite/{sim => }/cr16/cmpw_i.cgs | 0 sim/testsuite/{sim => }/cr16/excp.cgs | 0 sim/testsuite/{sim => }/cr16/hello.ms | 0 sim/testsuite/{sim => }/cr16/hw-trap.ms | 0 sim/testsuite/{sim => }/cr16/jal.cgs | 0 sim/testsuite/{sim => }/cr16/jcc.cgs | 0 sim/testsuite/{sim => }/cr16/jcs.cgs | 0 sim/testsuite/{sim => }/cr16/jeq.cgs | 0 sim/testsuite/{sim => }/cr16/jfc.cgs | 0 sim/testsuite/{sim => }/cr16/jfs.cgs | 0 sim/testsuite/{sim => }/cr16/jge.cgs | 0 sim/testsuite/{sim => }/cr16/jgt.cgs | 0 sim/testsuite/{sim => }/cr16/jhi.cgs | 0 sim/testsuite/{sim => }/cr16/jhs.cgs | 0 sim/testsuite/{sim => }/cr16/jlo.cgs | 0 sim/testsuite/{sim => }/cr16/jls.cgs | 0 sim/testsuite/{sim => }/cr16/jlt.cgs | 0 sim/testsuite/{sim => }/cr16/jne.cgs | 0 sim/testsuite/{sim => }/cr16/jump.cgs | 0 sim/testsuite/{sim => }/cr16/loadb.cgs | 0 sim/testsuite/{sim => }/cr16/loadd.cgs | 0 sim/testsuite/{sim => }/cr16/loadm.cgs | 0 sim/testsuite/{sim => }/cr16/loadmp.cgs | 0 sim/testsuite/{sim => }/cr16/loadw.cgs | 0 sim/testsuite/{sim => }/cr16/lpr-spr.cgs | 0 sim/testsuite/{sim => }/cr16/lprd-sprd.cgs | 0 sim/testsuite/{sim => }/cr16/lshb.cgs | 0 sim/testsuite/{sim => }/cr16/lshb_i.cgs | 0 sim/testsuite/{sim => }/cr16/lshd.cgs | 0 sim/testsuite/{sim => }/cr16/lshd_i.cgs | 0 sim/testsuite/{sim => }/cr16/lshw.cgs | 0 sim/testsuite/{sim => }/cr16/lshw_i.cgs | 0 sim/testsuite/{sim => }/cr16/macqw.cgs | 0 sim/testsuite/{sim => }/cr16/macsw.cgs | 0 sim/testsuite/{sim => }/cr16/macuw.cgs | 0 sim/testsuite/{sim => }/cr16/misc.exp | 0 sim/testsuite/{sim => }/cr16/movb.cgs | 0 sim/testsuite/{sim => }/cr16/movd.cgs | 0 sim/testsuite/{sim => }/cr16/movw.cgs | 0 sim/testsuite/{sim => }/cr16/movxb.cgs | 0 sim/testsuite/{sim => }/cr16/movxw.cgs | 0 sim/testsuite/{sim => }/cr16/movzb.cgs | 0 sim/testsuite/{sim => }/cr16/movzw.cgs | 0 sim/testsuite/{sim => }/cr16/mulb.cgs | 0 sim/testsuite/{sim => }/cr16/mulsb.cgs | 0 sim/testsuite/{sim => }/cr16/mulsw.cgs | 0 sim/testsuite/{sim => }/cr16/muluw.cgs | 0 sim/testsuite/{sim => }/cr16/mulw.cgs | 0 sim/testsuite/{sim => }/cr16/nop.cgs | 0 sim/testsuite/{sim => }/cr16/orb.cgs | 0 sim/testsuite/{sim => }/cr16/ord.cgs | 0 sim/testsuite/{sim => }/cr16/orw.cgs | 0 sim/testsuite/{sim => }/cr16/pop1.cgs | 0 sim/testsuite/{sim => }/cr16/pop2.cgs | 0 sim/testsuite/{sim => }/cr16/pop3.cgs | 0 sim/testsuite/{sim => }/cr16/popret1.cgs | 0 sim/testsuite/{sim => }/cr16/popret2.cgs | 0 sim/testsuite/{sim => }/cr16/popret3.cgs | 0 sim/testsuite/{sim => }/cr16/push1.cgs | 0 sim/testsuite/{sim => }/cr16/push2.cgs | 0 sim/testsuite/{sim => }/cr16/push3.cgs | 0 sim/testsuite/{sim => }/cr16/sbitb.cgs | 0 sim/testsuite/{sim => }/cr16/sbitw.cgs | 0 sim/testsuite/{sim => }/cr16/scc.cgs | 0 sim/testsuite/{sim => }/cr16/scs.cgs | 0 sim/testsuite/{sim => }/cr16/seq.cgs | 0 sim/testsuite/{sim => }/cr16/sfc.cgs | 0 sim/testsuite/{sim => }/cr16/sfs.cgs | 0 sim/testsuite/{sim => }/cr16/sge.cgs | 0 sim/testsuite/{sim => }/cr16/sgt.cgs | 0 sim/testsuite/{sim => }/cr16/shi.cgs | 0 sim/testsuite/{sim => }/cr16/shs.cgs | 0 sim/testsuite/{sim => }/cr16/slo.cgs | 0 sim/testsuite/{sim => }/cr16/sls.cgs | 0 sim/testsuite/{sim => }/cr16/slt.cgs | 0 sim/testsuite/{sim => }/cr16/sne.cgs | 0 sim/testsuite/{sim => }/cr16/storb.cgs | 0 sim/testsuite/{sim => }/cr16/stord.cgs | 0 sim/testsuite/{sim => }/cr16/storw.cgs | 0 sim/testsuite/{sim => }/cr16/subb.cgs | 0 sim/testsuite/{sim => }/cr16/subd.cgs | 0 sim/testsuite/{sim => }/cr16/subi.cgs | 0 sim/testsuite/{sim => }/cr16/subw.cgs | 0 sim/testsuite/{sim => }/cr16/tbit.cgs | 0 sim/testsuite/{sim => }/cr16/tbitb.cgs | 0 sim/testsuite/{sim => }/cr16/tbitw.cgs | 0 sim/testsuite/{sim => }/cr16/testutils.inc | 0 sim/testsuite/{sim => }/cr16/uread16.ms | 0 sim/testsuite/{sim => }/cr16/uread32.ms | 0 sim/testsuite/{sim => }/cr16/xorb.cgs | 0 sim/testsuite/{sim => }/cr16/xord.cgs | 0 sim/testsuite/{sim => }/cr16/xorw.cgs | 0 sim/testsuite/cris/ChangeLog | 204 + sim/testsuite/{sim => }/cris/asm/abs.ms | 0 sim/testsuite/{sim => }/cris/asm/addc.ms | 0 sim/testsuite/{sim => }/cris/asm/addcpc.ms | 0 sim/testsuite/{sim => }/cris/asm/addcv32c.ms | 0 sim/testsuite/{sim => }/cris/asm/addcv32m.ms | 0 sim/testsuite/{sim => }/cris/asm/addcv32r.ms | 0 sim/testsuite/{sim => }/cris/asm/addi.ms | 0 sim/testsuite/{sim => }/cris/asm/addiv32.ms | 0 sim/testsuite/{sim => }/cris/asm/addm.ms | 0 sim/testsuite/{sim => }/cris/asm/addoc.ms | 0 sim/testsuite/{sim => }/cris/asm/addom.ms | 0 sim/testsuite/{sim => }/cris/asm/addoq.ms | 0 sim/testsuite/{sim => }/cris/asm/addq.ms | 0 sim/testsuite/{sim => }/cris/asm/addqpc.ms | 0 sim/testsuite/{sim => }/cris/asm/addr.ms | 0 sim/testsuite/{sim => }/cris/asm/addswpc.ms | 0 sim/testsuite/{sim => }/cris/asm/addxc.ms | 0 sim/testsuite/{sim => }/cris/asm/addxm.ms | 0 sim/testsuite/{sim => }/cris/asm/addxr.ms | 0 sim/testsuite/{sim => }/cris/asm/andc.ms | 0 sim/testsuite/{sim => }/cris/asm/andm.ms | 0 sim/testsuite/{sim => }/cris/asm/andq.ms | 0 sim/testsuite/{sim => }/cris/asm/andr.ms | 0 sim/testsuite/{sim => }/cris/asm/asm.exp | 0 sim/testsuite/{sim => }/cris/asm/asr.ms | 0 sim/testsuite/{sim => }/cris/asm/ba.ms | 0 sim/testsuite/{sim => }/cris/asm/badarch1.ms | 0 sim/testsuite/{sim => }/cris/asm/bare1.ms | 0 sim/testsuite/{sim => }/cris/asm/bare2.ms | 0 sim/testsuite/{sim => }/cris/asm/bare3.ms | 0 sim/testsuite/{sim => }/cris/asm/bas.ms | 0 sim/testsuite/{sim => }/cris/asm/bccb.ms | 0 sim/testsuite/{sim => }/cris/asm/bdapc.ms | 0 sim/testsuite/{sim => }/cris/asm/bdapm.ms | 0 sim/testsuite/{sim => }/cris/asm/bdapq.ms | 0 sim/testsuite/{sim => }/cris/asm/bdapqpc.ms | 0 sim/testsuite/{sim => }/cris/asm/biap.ms | 0 sim/testsuite/{sim => }/cris/asm/boundc.ms | 0 sim/testsuite/{sim => }/cris/asm/boundm.ms | 0 sim/testsuite/{sim => }/cris/asm/boundmv32.ms | 0 sim/testsuite/{sim => }/cris/asm/boundr.ms | 0 sim/testsuite/{sim => }/cris/asm/break.ms | 0 sim/testsuite/{sim => }/cris/asm/btst.ms | 0 sim/testsuite/{sim => }/cris/asm/ccr-v10.ms | 0 sim/testsuite/{sim => }/cris/asm/ccs-v32.ms | 0 sim/testsuite/{sim => }/cris/asm/clearfv10.ms | 0 sim/testsuite/{sim => }/cris/asm/clearfv32.ms | 0 sim/testsuite/{sim => }/cris/asm/clrjmp1.ms | 0 sim/testsuite/{sim => }/cris/asm/cmpc.ms | 0 sim/testsuite/{sim => }/cris/asm/cmpm.ms | 0 sim/testsuite/{sim => }/cris/asm/cmpq.ms | 0 sim/testsuite/{sim => }/cris/asm/cmpr.ms | 0 sim/testsuite/{sim => }/cris/asm/cmpxc.ms | 0 sim/testsuite/{sim => }/cris/asm/cmpxm.ms | 0 sim/testsuite/{sim => }/cris/asm/dflags.ms | 0 sim/testsuite/{sim => }/cris/asm/dip.ms | 0 sim/testsuite/{sim => }/cris/asm/dstep.ms | 0 sim/testsuite/{sim => }/cris/asm/fidxd.ms | 0 sim/testsuite/{sim => }/cris/asm/fidxi.ms | 0 sim/testsuite/{sim => }/cris/asm/ftagd.ms | 0 sim/testsuite/{sim => }/cris/asm/ftagi.ms | 0 sim/testsuite/{sim => }/cris/asm/halt.ms | 0 sim/testsuite/{sim => }/cris/asm/io1.ms | 0 sim/testsuite/{sim => }/cris/asm/io2.ms | 0 sim/testsuite/{sim => }/cris/asm/io3.ms | 0 sim/testsuite/{sim => }/cris/asm/io4.ms | 0 sim/testsuite/{sim => }/cris/asm/io5.ms | 0 sim/testsuite/{sim => }/cris/asm/io6.ms | 0 sim/testsuite/{sim => }/cris/asm/io7.ms | 0 sim/testsuite/{sim => }/cris/asm/io8.ms | 0 sim/testsuite/{sim => }/cris/asm/io9.ms | 0 sim/testsuite/{sim => }/cris/asm/jsr.ms | 0 sim/testsuite/{sim => }/cris/asm/jsrmv10.ms | 0 sim/testsuite/{sim => }/cris/asm/jumpmp.ms | 0 sim/testsuite/{sim => }/cris/asm/jumppv32.ms | 0 sim/testsuite/{sim => }/cris/asm/lapc.ms | 0 sim/testsuite/{sim => }/cris/asm/lsl.ms | 0 sim/testsuite/{sim => }/cris/asm/lsr.ms | 0 sim/testsuite/{sim => }/cris/asm/lz.ms | 0 sim/testsuite/{sim => }/cris/asm/mcp.ms | 0 sim/testsuite/{sim => }/cris/asm/movdelsr1.ms | 0 sim/testsuite/{sim => }/cris/asm/movecpc.ms | 0 sim/testsuite/{sim => }/cris/asm/movecr.ms | 0 sim/testsuite/{sim => }/cris/asm/movecrt10.ms | 0 sim/testsuite/{sim => }/cris/asm/movecrt32.ms | 0 sim/testsuite/{sim => }/cris/asm/movect10.ms | 0 sim/testsuite/{sim => }/cris/asm/movei.ms | 0 sim/testsuite/{sim => }/cris/asm/movempc.ms | 0 sim/testsuite/{sim => }/cris/asm/movemr.ms | 0 sim/testsuite/{sim => }/cris/asm/movemrv10.ms | 0 sim/testsuite/{sim => }/cris/asm/movemrv32.ms | 0 sim/testsuite/{sim => }/cris/asm/movepcb.ms | 0 sim/testsuite/{sim => }/cris/asm/movepcd.ms | 0 sim/testsuite/{sim => }/cris/asm/movepcw.ms | 0 sim/testsuite/{sim => }/cris/asm/moveq.ms | 0 sim/testsuite/{sim => }/cris/asm/moveqpc.ms | 0 sim/testsuite/{sim => }/cris/asm/mover.ms | 0 sim/testsuite/{sim => }/cris/asm/moverbpc.ms | 0 sim/testsuite/{sim => }/cris/asm/moverdpc.ms | 0 sim/testsuite/{sim => }/cris/asm/moverm.ms | 0 sim/testsuite/{sim => }/cris/asm/moverpcb.ms | 0 sim/testsuite/{sim => }/cris/asm/moverpcd.ms | 0 sim/testsuite/{sim => }/cris/asm/moverpcw.ms | 0 sim/testsuite/{sim => }/cris/asm/moverwpc.ms | 0 sim/testsuite/{sim => }/cris/asm/movesmp.ms | 0 sim/testsuite/{sim => }/cris/asm/movmp.ms | 0 sim/testsuite/{sim => }/cris/asm/movmp8.ms | 0 sim/testsuite/{sim => }/cris/asm/movpmv10.ms | 0 sim/testsuite/{sim => }/cris/asm/movpmv32.ms | 0 sim/testsuite/{sim => }/cris/asm/movppc.ms | 0 sim/testsuite/{sim => }/cris/asm/movpr.ms | 0 sim/testsuite/{sim => }/cris/asm/movprv10.ms | 0 sim/testsuite/{sim => }/cris/asm/movprv32.ms | 0 sim/testsuite/{sim => }/cris/asm/movrss.ms | 0 sim/testsuite/{sim => }/cris/asm/movscpc.ms | 0 sim/testsuite/{sim => }/cris/asm/movscr.ms | 0 sim/testsuite/{sim => }/cris/asm/movsm.ms | 0 sim/testsuite/{sim => }/cris/asm/movsmpc.ms | 0 sim/testsuite/{sim => }/cris/asm/movsr.ms | 0 sim/testsuite/{sim => }/cris/asm/movsrpc.ms | 0 sim/testsuite/{sim => }/cris/asm/movssr.ms | 0 sim/testsuite/{sim => }/cris/asm/movucpc.ms | 0 sim/testsuite/{sim => }/cris/asm/movucr.ms | 0 sim/testsuite/{sim => }/cris/asm/movum.ms | 0 sim/testsuite/{sim => }/cris/asm/movumpc.ms | 0 sim/testsuite/{sim => }/cris/asm/movur.ms | 0 sim/testsuite/{sim => }/cris/asm/movurpc.ms | 0 sim/testsuite/{sim => }/cris/asm/mstep.ms | 0 sim/testsuite/{sim => }/cris/asm/msteppc1.ms | 0 sim/testsuite/{sim => }/cris/asm/msteppc2.ms | 0 sim/testsuite/{sim => }/cris/asm/msteppc3.ms | 0 sim/testsuite/{sim => }/cris/asm/mulv10.ms | 0 sim/testsuite/{sim => }/cris/asm/mulv32.ms | 0 sim/testsuite/{sim => }/cris/asm/mulx.ms | 0 sim/testsuite/{sim => }/cris/asm/neg.ms | 0 sim/testsuite/{sim => }/cris/asm/nonvcv32.ms | 0 sim/testsuite/{sim => }/cris/asm/nopv10t.ms | 0 sim/testsuite/{sim => }/cris/asm/nopv32t.ms | 0 sim/testsuite/{sim => }/cris/asm/nopv32t2.ms | 0 sim/testsuite/{sim => }/cris/asm/nopv32t3.ms | 0 sim/testsuite/{sim => }/cris/asm/nopv32t4.ms | 0 sim/testsuite/{sim => }/cris/asm/not.ms | 0 sim/testsuite/{sim => }/cris/asm/op3.ms | 0 sim/testsuite/{sim => }/cris/asm/opterr1.ms | 0 sim/testsuite/{sim => }/cris/asm/opterr2.ms | 0 sim/testsuite/{sim => }/cris/asm/opterr3.ms | 0 sim/testsuite/{sim => }/cris/asm/opterr4.ms | 0 sim/testsuite/{sim => }/cris/asm/opterr5.ms | 0 sim/testsuite/{sim => }/cris/asm/option1.ms | 0 sim/testsuite/{sim => }/cris/asm/option2.ms | 0 sim/testsuite/{sim => }/cris/asm/option3.ms | 0 sim/testsuite/{sim => }/cris/asm/option4.ms | 0 sim/testsuite/{sim => }/cris/asm/orc.ms | 0 sim/testsuite/{sim => }/cris/asm/orm.ms | 0 sim/testsuite/{sim => }/cris/asm/orq.ms | 0 sim/testsuite/{sim => }/cris/asm/orr.ms | 0 sim/testsuite/{sim => }/cris/asm/pcplus.ms | 0 sim/testsuite/{sim => }/cris/asm/pid1.ms | 0 sim/testsuite/{sim => }/cris/asm/raw1.ms | 0 sim/testsuite/{sim => }/cris/asm/raw10.ms | 0 sim/testsuite/{sim => }/cris/asm/raw11.ms | 0 sim/testsuite/{sim => }/cris/asm/raw12.ms | 0 sim/testsuite/{sim => }/cris/asm/raw13.ms | 0 sim/testsuite/{sim => }/cris/asm/raw14.ms | 0 sim/testsuite/{sim => }/cris/asm/raw15.ms | 0 sim/testsuite/{sim => }/cris/asm/raw16.ms | 0 sim/testsuite/{sim => }/cris/asm/raw17.ms | 0 sim/testsuite/{sim => }/cris/asm/raw2.ms | 0 sim/testsuite/{sim => }/cris/asm/raw3.ms | 0 sim/testsuite/{sim => }/cris/asm/raw4.ms | 0 sim/testsuite/{sim => }/cris/asm/raw5.ms | 0 sim/testsuite/{sim => }/cris/asm/raw6.ms | 0 sim/testsuite/{sim => }/cris/asm/raw7.ms | 0 sim/testsuite/{sim => }/cris/asm/raw8.ms | 0 sim/testsuite/{sim => }/cris/asm/raw9.ms | 0 sim/testsuite/{sim => }/cris/asm/ret.ms | 0 sim/testsuite/{sim => }/cris/asm/rfe.ms | 0 sim/testsuite/{sim => }/cris/asm/rfg.ms | 0 sim/testsuite/{sim => }/cris/asm/rfn.ms | 0 sim/testsuite/{sim => }/cris/asm/sbfs.ms | 0 sim/testsuite/{sim => }/cris/asm/scc.ms | 0 sim/testsuite/{sim => }/cris/asm/sfe.ms | 0 sim/testsuite/{sim => }/cris/asm/subc.ms | 0 sim/testsuite/{sim => }/cris/asm/subm.ms | 0 sim/testsuite/{sim => }/cris/asm/subq.ms | 0 sim/testsuite/{sim => }/cris/asm/subqpc.ms | 0 sim/testsuite/{sim => }/cris/asm/subr.ms | 0 sim/testsuite/{sim => }/cris/asm/subxc.ms | 0 sim/testsuite/{sim => }/cris/asm/subxm.ms | 0 sim/testsuite/{sim => }/cris/asm/subxr.ms | 0 sim/testsuite/{sim => }/cris/asm/swap.ms | 0 sim/testsuite/{sim => }/cris/asm/tb.ms | 0 sim/testsuite/{sim => }/cris/asm/test.ms | 0 sim/testsuite/{sim => }/cris/asm/testutils.inc | 0 sim/testsuite/{sim => }/cris/asm/tjmpsrv32-2.ms | 0 sim/testsuite/{sim => }/cris/asm/tjmpsrv32.ms | 0 sim/testsuite/{sim => }/cris/asm/tjsrcv10.ms | 0 sim/testsuite/{sim => }/cris/asm/tjsrcv32.ms | 0 sim/testsuite/{sim => }/cris/asm/tmemv10.ms | 0 sim/testsuite/{sim => }/cris/asm/tmemv32.ms | 0 sim/testsuite/{sim => }/cris/asm/tmulv10.ms | 0 sim/testsuite/{sim => }/cris/asm/tmulv32.ms | 0 sim/testsuite/{sim => }/cris/asm/tmvm1.ms | 0 sim/testsuite/{sim => }/cris/asm/tmvm2.ms | 0 sim/testsuite/{sim => }/cris/asm/tmvmrv10.ms | 0 sim/testsuite/{sim => }/cris/asm/tmvmrv32.ms | 0 sim/testsuite/{sim => }/cris/asm/tmvrmv10.ms | 0 sim/testsuite/{sim => }/cris/asm/tmvrmv32.ms | 0 sim/testsuite/{sim => }/cris/asm/user.ms | 0 sim/testsuite/{sim => }/cris/asm/x0-v10.ms | 0 sim/testsuite/{sim => }/cris/asm/x0-v32.ms | 0 sim/testsuite/{sim => }/cris/asm/x1-v10.ms | 0 sim/testsuite/{sim => }/cris/asm/x1-v32.ms | 0 sim/testsuite/{sim => }/cris/asm/x10-v10.ms | 0 sim/testsuite/{sim => }/cris/asm/x2-v10.ms | 0 sim/testsuite/{sim => }/cris/asm/x2-v32.ms | 0 sim/testsuite/{sim => }/cris/asm/x3-v10.ms | 0 sim/testsuite/{sim => }/cris/asm/x3-v32.ms | 0 sim/testsuite/{sim => }/cris/asm/x4-v32.ms | 0 sim/testsuite/{sim => }/cris/asm/x5-v10.ms | 0 sim/testsuite/{sim => }/cris/asm/x5-v32.ms | 0 sim/testsuite/{sim => }/cris/asm/x6-v10.ms | 0 sim/testsuite/{sim => }/cris/asm/x6-v32.ms | 0 sim/testsuite/{sim => }/cris/asm/x7-v10.ms | 0 sim/testsuite/{sim => }/cris/asm/x7-v32.ms | 0 sim/testsuite/{sim => }/cris/asm/x8-v10.ms | 0 sim/testsuite/{sim => }/cris/asm/x9-v10.ms | 0 sim/testsuite/{sim => }/cris/asm/xor.ms | 0 sim/testsuite/{sim => }/cris/c/access1.c | 0 sim/testsuite/{sim => }/cris/c/append1.c | 0 sim/testsuite/{sim => }/cris/c/badldso1.c | 0 sim/testsuite/{sim => }/cris/c/badldso2.c | 0 sim/testsuite/{sim => }/cris/c/badldso3.c | 0 sim/testsuite/cris/c/c.exp | 253 + sim/testsuite/{sim => }/cris/c/clone1.c | 0 sim/testsuite/{sim => }/cris/c/clone2.c | 0 sim/testsuite/{sim => }/cris/c/clone3.c | 0 sim/testsuite/{sim => }/cris/c/clone4.c | 0 sim/testsuite/{sim => }/cris/c/clone5.c | 0 sim/testsuite/{sim => }/cris/c/clone6.c | 0 sim/testsuite/{sim => }/cris/c/ex1.c | 0 sim/testsuite/{sim => }/cris/c/exitg1.c | 0 sim/testsuite/{sim => }/cris/c/exitg2.c | 0 sim/testsuite/{sim => }/cris/c/fcntl1.c | 0 sim/testsuite/{sim => }/cris/c/fcntl2.c | 0 sim/testsuite/{sim => }/cris/c/fdopen1.c | 0 sim/testsuite/{sim => }/cris/c/fdopen2.c | 0 sim/testsuite/{sim => }/cris/c/freopen1.c | 0 sim/testsuite/{sim => }/cris/c/freopen2.c | 0 sim/testsuite/{sim => }/cris/c/ftruncate1.c | 0 sim/testsuite/{sim => }/cris/c/ftruncate2.c | 0 sim/testsuite/{sim => }/cris/c/getcwd1.c | 0 sim/testsuite/{sim => }/cris/c/gettod.c | 0 sim/testsuite/{sim => }/cris/c/hello.c | 0 sim/testsuite/{sim => }/cris/c/helloaout.c | 0 sim/testsuite/{sim => }/cris/c/hellodyn.c | 0 sim/testsuite/{sim => }/cris/c/hellodyn2.c | 0 sim/testsuite/{sim => }/cris/c/hellodyn3.c | 0 sim/testsuite/{sim => }/cris/c/kill1.c | 0 sim/testsuite/{sim => }/cris/c/kill2.c | 0 sim/testsuite/{sim => }/cris/c/kill3.c | 0 sim/testsuite/{sim => }/cris/c/mapbrk.c | 0 sim/testsuite/{sim => }/cris/c/mmap1.c | 0 sim/testsuite/{sim => }/cris/c/mmap2.c | 0 sim/testsuite/{sim => }/cris/c/mmap3.c | 0 sim/testsuite/{sim => }/cris/c/mmap4.c | 0 sim/testsuite/{sim => }/cris/c/mmap5.c | 0 sim/testsuite/{sim => }/cris/c/mmap6.c | 0 sim/testsuite/{sim => }/cris/c/mmap7.c | 0 sim/testsuite/{sim => }/cris/c/mmap8.c | 0 sim/testsuite/{sim => }/cris/c/mprotect1.c | 0 sim/testsuite/{sim => }/cris/c/mprotect2.c | 0 sim/testsuite/{sim => }/cris/c/mremap.c | 0 sim/testsuite/{sim => }/cris/c/openpf1.c | 0 sim/testsuite/{sim => }/cris/c/openpf2.c | 0 sim/testsuite/{sim => }/cris/c/openpf3.c | 0 sim/testsuite/{sim => }/cris/c/openpf4.c | 0 sim/testsuite/{sim => }/cris/c/openpf5.c | 0 sim/testsuite/{sim => }/cris/c/pipe1.c | 0 sim/testsuite/{sim => }/cris/c/pipe2.c | 0 sim/testsuite/{sim => }/cris/c/pipe3.c | 0 sim/testsuite/{sim => }/cris/c/pipe4.c | 0 sim/testsuite/{sim => }/cris/c/pipe5.c | 0 sim/testsuite/{sim => }/cris/c/pipe6.c | 0 sim/testsuite/{sim => }/cris/c/pipe7.c | 0 sim/testsuite/{sim => }/cris/c/readlink1.c | 0 sim/testsuite/{sim => }/cris/c/readlink10.c | 0 sim/testsuite/{sim => }/cris/c/readlink11.c | 0 sim/testsuite/{sim => }/cris/c/readlink2.c | 0 sim/testsuite/{sim => }/cris/c/readlink3.c | 0 sim/testsuite/cris/c/readlink4.c | 62 + sim/testsuite/{sim => }/cris/c/readlink5.c | 0 sim/testsuite/{sim => }/cris/c/readlink6.c | 0 sim/testsuite/{sim => }/cris/c/readlink7.c | 0 sim/testsuite/{sim => }/cris/c/readlink8.c | 0 sim/testsuite/{sim => }/cris/c/readlink9.c | 0 sim/testsuite/{sim => }/cris/c/rename2.c | 0 sim/testsuite/{sim => }/cris/c/rtsigprocmask1.c | 0 sim/testsuite/{sim => }/cris/c/rtsigprocmask2.c | 0 sim/testsuite/{sim => }/cris/c/rtsigsuspend1.c | 0 sim/testsuite/{sim => }/cris/c/rtsigsuspend2.c | 0 sim/testsuite/{sim => }/cris/c/sched1.c | 0 sim/testsuite/{sim => }/cris/c/sched2.c | 0 sim/testsuite/{sim => }/cris/c/sched3.c | 0 sim/testsuite/{sim => }/cris/c/sched4.c | 0 sim/testsuite/{sim => }/cris/c/sched5.c | 0 sim/testsuite/{sim => }/cris/c/sched6.c | 0 sim/testsuite/{sim => }/cris/c/sched7.c | 0 sim/testsuite/{sim => }/cris/c/sched8.c | 0 sim/testsuite/{sim => }/cris/c/sched9.c | 0 sim/testsuite/{sim => }/cris/c/seek1.c | 0 sim/testsuite/{sim => }/cris/c/seek2.c | 0 sim/testsuite/{sim => }/cris/c/seek3.c | 0 sim/testsuite/{sim => }/cris/c/seek4.c | 0 sim/testsuite/{sim => }/cris/c/setrlimit1.c | 0 sim/testsuite/{sim => }/cris/c/settls1.c | 0 sim/testsuite/{sim => }/cris/c/sig1.c | 0 sim/testsuite/{sim => }/cris/c/sig10.c | 0 sim/testsuite/{sim => }/cris/c/sig11.c | 0 sim/testsuite/{sim => }/cris/c/sig12.c | 0 sim/testsuite/{sim => }/cris/c/sig13.c | 0 sim/testsuite/{sim => }/cris/c/sig2.c | 0 sim/testsuite/{sim => }/cris/c/sig3.c | 0 sim/testsuite/{sim => }/cris/c/sig4.c | 0 sim/testsuite/{sim => }/cris/c/sig5.c | 0 sim/testsuite/{sim => }/cris/c/sig6.c | 0 sim/testsuite/{sim => }/cris/c/sig7.c | 0 sim/testsuite/{sim => }/cris/c/sig8.c | 0 sim/testsuite/{sim => }/cris/c/sig9.c | 0 sim/testsuite/{sim => }/cris/c/sigreturn1.c | 0 sim/testsuite/{sim => }/cris/c/sigreturn2.c | 0 sim/testsuite/{sim => }/cris/c/sigreturn3.c | 0 sim/testsuite/{sim => }/cris/c/sigreturn4.c | 0 sim/testsuite/{sim => }/cris/c/sjlj.c | 0 sim/testsuite/{sim => }/cris/c/sock1.c | 0 sim/testsuite/{sim => }/cris/c/stat1.c | 0 sim/testsuite/{sim => }/cris/c/stat2.c | 0 sim/testsuite/{sim => }/cris/c/stat3.c | 0 sim/testsuite/{sim => }/cris/c/stat4.c | 0 sim/testsuite/{sim => }/cris/c/stat5.c | 0 sim/testsuite/{sim => }/cris/c/stat7.c | 0 sim/testsuite/{sim => }/cris/c/stat8.c | 0 sim/testsuite/{sim => }/cris/c/syscall1.c | 0 sim/testsuite/{sim => }/cris/c/syscall2.c | 0 sim/testsuite/{sim => }/cris/c/syscall3.c | 0 sim/testsuite/{sim => }/cris/c/syscall4.c | 0 sim/testsuite/{sim => }/cris/c/syscall5.c | 0 sim/testsuite/{sim => }/cris/c/syscall6.c | 0 sim/testsuite/{sim => }/cris/c/syscall7.c | 0 sim/testsuite/{sim => }/cris/c/syscall8.c | 0 sim/testsuite/{sim => }/cris/c/sysctl1.c | 0 sim/testsuite/{sim => }/cris/c/sysctl2.c | 0 sim/testsuite/{sim => }/cris/c/sysctl3.c | 0 sim/testsuite/{sim => }/cris/c/thread2.c | 0 sim/testsuite/{sim => }/cris/c/thread3.c | 0 sim/testsuite/{sim => }/cris/c/thread4.c | 0 sim/testsuite/{sim => }/cris/c/thread5.c | 0 sim/testsuite/{sim => }/cris/c/time1.c | 0 sim/testsuite/{sim => }/cris/c/time2.c | 0 sim/testsuite/{sim => }/cris/c/truncate1.c | 0 sim/testsuite/{sim => }/cris/c/truncate2.c | 0 sim/testsuite/{sim => }/cris/c/ugetrlimit1.c | 0 sim/testsuite/{sim => }/cris/c/uname1.c | 0 sim/testsuite/{sim => }/cris/c/writev1.c | 0 sim/testsuite/{sim => }/cris/c/writev2.c | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/host1.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq1.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq2.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq3.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq4.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq5.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq6.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/mbox1.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/mem1.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/mem2.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/poll1.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/quit.s | 0 sim/testsuite/cris/hw/rv-n-cris/rvc.exp | 249 + sim/testsuite/{sim => }/cris/hw/rv-n-cris/std.dev | 0 .../{sim => }/cris/hw/rv-n-cris/testutils.inc | 0 .../{sim => }/cris/hw/rv-n-cris/trivial1.ms | 0 .../{sim => }/cris/hw/rv-n-cris/trivial2.ms | 0 .../{sim => }/cris/hw/rv-n-cris/trivial3.ms | 0 .../{sim => }/cris/hw/rv-n-cris/trivial4.ms | 0 .../{sim => }/cris/hw/rv-n-cris/trivial4.r | 0 .../{sim => }/cris/hw/rv-n-cris/trivial5.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/wd1.ms | 0 sim/testsuite/d10v-elf/ChangeLog | 139 - sim/testsuite/d10v-elf/Makefile.in | 180 - sim/testsuite/d10v-elf/configure | 2984 ---- sim/testsuite/d10v-elf/configure.ac | 18 - sim/testsuite/d10v-elf/exit47.s | 4 - sim/testsuite/d10v-elf/hello.s | 5 - sim/testsuite/d10v-elf/loop.s | 6 - sim/testsuite/d10v-elf/t-ae-ld-d.s | 13 - sim/testsuite/d10v-elf/t-ae-ld-i.s | 16 - sim/testsuite/d10v-elf/t-ae-ld-id.s | 15 - sim/testsuite/d10v-elf/t-ae-ld-im.s | 16 - sim/testsuite/d10v-elf/t-ae-ld-ip.s | 16 - sim/testsuite/d10v-elf/t-ae-ld2w-d.s | 13 - sim/testsuite/d10v-elf/t-ae-ld2w-i.s | 16 - sim/testsuite/d10v-elf/t-ae-ld2w-id.s | 14 - sim/testsuite/d10v-elf/t-ae-ld2w-im.s | 16 - sim/testsuite/d10v-elf/t-ae-ld2w-ip.s | 16 - sim/testsuite/d10v-elf/t-ae-st-d.s | 13 - sim/testsuite/d10v-elf/t-ae-st-i.s | 16 - sim/testsuite/d10v-elf/t-ae-st-id.s | 14 - sim/testsuite/d10v-elf/t-ae-st-im.s | 16 - sim/testsuite/d10v-elf/t-ae-st-ip.s | 16 - sim/testsuite/d10v-elf/t-ae-st-is.s | 16 - sim/testsuite/d10v-elf/t-ae-st2w-d.s | 13 - sim/testsuite/d10v-elf/t-ae-st2w-i.s | 16 - sim/testsuite/d10v-elf/t-ae-st2w-id.s | 14 - sim/testsuite/d10v-elf/t-ae-st2w-im.s | 16 - sim/testsuite/d10v-elf/t-ae-st2w-ip.s | 16 - sim/testsuite/d10v-elf/t-ae-st2w-is.s | 16 - sim/testsuite/d10v-elf/t-dbt.s | 33 - sim/testsuite/d10v-elf/t-ld-st.s | 32 - sim/testsuite/d10v-elf/t-mac.s | 71 - sim/testsuite/d10v-elf/t-macros.i | 233 - sim/testsuite/d10v-elf/t-mod-ld-pre.s | 126 - sim/testsuite/d10v-elf/t-msbu.s | 28 - sim/testsuite/d10v-elf/t-mulxu.s | 28 - sim/testsuite/d10v-elf/t-mvtac.s | 19 - sim/testsuite/d10v-elf/t-mvtc.s | 129 - sim/testsuite/d10v-elf/t-rac.s | 16 - sim/testsuite/d10v-elf/t-rachi.s | 28 - sim/testsuite/d10v-elf/t-rdt.s | 18 - sim/testsuite/d10v-elf/t-rep.s | 45 - sim/testsuite/d10v-elf/t-rie-xx.s | 12 - sim/testsuite/d10v-elf/t-rte.s | 18 - sim/testsuite/d10v-elf/t-sac.s | 23 - sim/testsuite/d10v-elf/t-sachi.s | 22 - sim/testsuite/d10v-elf/t-sadd.s | 38 - sim/testsuite/d10v-elf/t-slae.s | 39 - sim/testsuite/d10v-elf/t-sp.s | 17 - sim/testsuite/d10v-elf/t-sub.s | 42 - sim/testsuite/d10v-elf/t-sub2w.s | 57 - sim/testsuite/d10v-elf/t-subi.s | 39 - sim/testsuite/d10v-elf/t-trap.s | 5 - sim/testsuite/d10v/ChangeLog | 144 + sim/testsuite/d10v/allinsn.exp | 17 + sim/testsuite/d10v/exit47.s | 8 + sim/testsuite/d10v/hello.s | 8 + sim/testsuite/d10v/t-ae-ld-d.s | 17 + sim/testsuite/d10v/t-ae-ld-i.s | 20 + sim/testsuite/d10v/t-ae-ld-id.s | 19 + sim/testsuite/d10v/t-ae-ld-im.s | 20 + sim/testsuite/d10v/t-ae-ld-ip.s | 20 + sim/testsuite/d10v/t-ae-ld2w-d.s | 17 + sim/testsuite/d10v/t-ae-ld2w-i.s | 20 + sim/testsuite/d10v/t-ae-ld2w-id.s | 18 + sim/testsuite/d10v/t-ae-ld2w-im.s | 20 + sim/testsuite/d10v/t-ae-ld2w-ip.s | 20 + sim/testsuite/d10v/t-ae-st-d.s | 17 + sim/testsuite/d10v/t-ae-st-i.s | 20 + sim/testsuite/d10v/t-ae-st-id.s | 18 + sim/testsuite/d10v/t-ae-st-im.s | 20 + sim/testsuite/d10v/t-ae-st-ip.s | 20 + sim/testsuite/d10v/t-ae-st-is.s | 20 + sim/testsuite/d10v/t-ae-st2w-d.s | 17 + sim/testsuite/d10v/t-ae-st2w-i.s | 20 + sim/testsuite/d10v/t-ae-st2w-id.s | 18 + sim/testsuite/d10v/t-ae-st2w-im.s | 20 + sim/testsuite/d10v/t-ae-st2w-ip.s | 20 + sim/testsuite/d10v/t-ae-st2w-is.s | 20 + sim/testsuite/d10v/t-dbt.s | 38 + sim/testsuite/d10v/t-ld-st.s | 36 + sim/testsuite/d10v/t-mac.s | 75 + sim/testsuite/d10v/t-macros.i | 235 + sim/testsuite/d10v/t-mod-ld-pre.s | 126 + sim/testsuite/d10v/t-msbu.s | 32 + sim/testsuite/d10v/t-mulxu.s | 32 + sim/testsuite/d10v/t-mvtac.s | 23 + sim/testsuite/d10v/t-mvtc.s | 134 + sim/testsuite/d10v/t-rac.s | 20 + sim/testsuite/d10v/t-rachi.s | 32 + sim/testsuite/d10v/t-rdt.s | 23 + sim/testsuite/d10v/t-rep.s | 49 + sim/testsuite/d10v/t-rie-xx.s | 16 + sim/testsuite/d10v/t-rte.s | 22 + sim/testsuite/d10v/t-sac.s | 27 + sim/testsuite/d10v/t-sachi.s | 26 + sim/testsuite/d10v/t-sadd.s | 42 + sim/testsuite/d10v/t-slae.s | 43 + sim/testsuite/d10v/t-sp.s | 21 + sim/testsuite/d10v/t-sub.s | 46 + sim/testsuite/d10v/t-sub2w.s | 61 + sim/testsuite/d10v/t-subi.s | 43 + sim/testsuite/d10v/t-trap.s | 10 + sim/testsuite/frv-elf/ChangeLog | 48 - sim/testsuite/frv-elf/Makefile.in | 158 - sim/testsuite/frv-elf/cache.s | 164 - sim/testsuite/frv-elf/configure | 2984 ---- sim/testsuite/frv-elf/configure.ac | 18 - sim/testsuite/frv-elf/exit47.s | 5 - sim/testsuite/frv-elf/grloop.s | 10 - sim/testsuite/frv-elf/hello.s | 16 - sim/testsuite/frv-elf/loop.s | 2 - sim/testsuite/frv/ChangeLog | 82 + sim/testsuite/{sim => }/frv/add.cgs | 0 sim/testsuite/{sim => }/frv/add.pcgs | 0 sim/testsuite/{sim => }/frv/addcc.cgs | 0 sim/testsuite/{sim => }/frv/addi.cgs | 0 sim/testsuite/{sim => }/frv/addicc.cgs | 0 sim/testsuite/{sim => }/frv/addx.cgs | 0 sim/testsuite/{sim => }/frv/addxcc.cgs | 0 sim/testsuite/{sim => }/frv/addxi.cgs | 0 sim/testsuite/{sim => }/frv/addxicc.cgs | 0 sim/testsuite/{sim => }/frv/allinsn.exp | 0 sim/testsuite/{sim => }/frv/and.cgs | 0 sim/testsuite/{sim => }/frv/andcc.cgs | 0 sim/testsuite/{sim => }/frv/andcr.cgs | 0 sim/testsuite/{sim => }/frv/andi.cgs | 0 sim/testsuite/{sim => }/frv/andicc.cgs | 0 sim/testsuite/{sim => }/frv/andncr.cgs | 0 sim/testsuite/{sim => }/frv/bar.cgs | 0 sim/testsuite/{sim => }/frv/bc.cgs | 0 sim/testsuite/{sim => }/frv/bcclr.cgs | 0 sim/testsuite/{sim => }/frv/bceqlr.cgs | 0 sim/testsuite/{sim => }/frv/bcgelr.cgs | 0 sim/testsuite/{sim => }/frv/bcgtlr.cgs | 0 sim/testsuite/{sim => }/frv/bchilr.cgs | 0 sim/testsuite/{sim => }/frv/bclelr.cgs | 0 sim/testsuite/{sim => }/frv/bclr.cgs | 0 sim/testsuite/{sim => }/frv/bclslr.cgs | 0 sim/testsuite/{sim => }/frv/bcltlr.cgs | 0 sim/testsuite/{sim => }/frv/bcnclr.cgs | 0 sim/testsuite/{sim => }/frv/bcnelr.cgs | 0 sim/testsuite/{sim => }/frv/bcnlr.cgs | 0 sim/testsuite/{sim => }/frv/bcnolr.cgs | 0 sim/testsuite/{sim => }/frv/bcnvlr.cgs | 0 sim/testsuite/{sim => }/frv/bcplr.cgs | 0 sim/testsuite/{sim => }/frv/bcralr.cgs | 0 sim/testsuite/{sim => }/frv/bctrlr.cgs | 0 sim/testsuite/{sim => }/frv/bcvlr.cgs | 0 sim/testsuite/{sim => }/frv/beq.cgs | 0 sim/testsuite/{sim => }/frv/beqlr.cgs | 0 sim/testsuite/{sim => }/frv/bge.cgs | 0 sim/testsuite/{sim => }/frv/bgelr.cgs | 0 sim/testsuite/{sim => }/frv/bgt.cgs | 0 sim/testsuite/{sim => }/frv/bgtlr.cgs | 0 sim/testsuite/{sim => }/frv/bhi.cgs | 0 sim/testsuite/{sim => }/frv/bhilr.cgs | 0 sim/testsuite/{sim => }/frv/ble.cgs | 0 sim/testsuite/{sim => }/frv/blelr.cgs | 0 sim/testsuite/{sim => }/frv/bls.cgs | 0 sim/testsuite/{sim => }/frv/blslr.cgs | 0 sim/testsuite/{sim => }/frv/blt.cgs | 0 sim/testsuite/{sim => }/frv/bltlr.cgs | 0 sim/testsuite/{sim => }/frv/bn.cgs | 0 sim/testsuite/{sim => }/frv/bnc.cgs | 0 sim/testsuite/{sim => }/frv/bnclr.cgs | 0 sim/testsuite/{sim => }/frv/bne.cgs | 0 sim/testsuite/{sim => }/frv/bnelr.cgs | 0 sim/testsuite/{sim => }/frv/bnlr.cgs | 0 sim/testsuite/{sim => }/frv/bno.cgs | 0 sim/testsuite/{sim => }/frv/bnolr.cgs | 0 sim/testsuite/{sim => }/frv/bnv.cgs | 0 sim/testsuite/{sim => }/frv/bnvlr.cgs | 0 sim/testsuite/{sim => }/frv/bp.cgs | 0 sim/testsuite/{sim => }/frv/bplr.cgs | 0 sim/testsuite/{sim => }/frv/bra.cgs | 0 sim/testsuite/{sim => }/frv/bralr.cgs | 0 sim/testsuite/{sim => }/frv/branch.pcgs | 0 sim/testsuite/{sim => }/frv/break.cgs | 0 sim/testsuite/{sim => }/frv/bv.cgs | 0 sim/testsuite/{sim => }/frv/bvlr.cgs | 0 sim/testsuite/frv/cache.ms | 168 + sim/testsuite/{sim => }/frv/cadd.cgs | 0 sim/testsuite/{sim => }/frv/caddcc.cgs | 0 sim/testsuite/{sim => }/frv/call.cgs | 0 sim/testsuite/{sim => }/frv/call.pcgs | 0 sim/testsuite/{sim => }/frv/callil.cgs | 0 sim/testsuite/{sim => }/frv/calll.cgs | 0 sim/testsuite/{sim => }/frv/cand.cgs | 0 sim/testsuite/{sim => }/frv/candcc.cgs | 0 sim/testsuite/{sim => }/frv/ccalll.cgs | 0 sim/testsuite/{sim => }/frv/cckc.cgs | 0 sim/testsuite/{sim => }/frv/cckeq.cgs | 0 sim/testsuite/{sim => }/frv/cckge.cgs | 0 sim/testsuite/{sim => }/frv/cckgt.cgs | 0 sim/testsuite/{sim => }/frv/cckhi.cgs | 0 sim/testsuite/{sim => }/frv/cckle.cgs | 0 sim/testsuite/{sim => }/frv/cckls.cgs | 0 sim/testsuite/{sim => }/frv/ccklt.cgs | 0 sim/testsuite/{sim => }/frv/cckn.cgs | 0 sim/testsuite/{sim => }/frv/ccknc.cgs | 0 sim/testsuite/{sim => }/frv/cckne.cgs | 0 sim/testsuite/{sim => }/frv/cckno.cgs | 0 sim/testsuite/{sim => }/frv/ccknv.cgs | 0 sim/testsuite/{sim => }/frv/cckp.cgs | 0 sim/testsuite/{sim => }/frv/cckra.cgs | 0 sim/testsuite/{sim => }/frv/cckv.cgs | 0 sim/testsuite/{sim => }/frv/ccmp.cgs | 0 sim/testsuite/{sim => }/frv/cfabss.cgs | 0 sim/testsuite/{sim => }/frv/cfadds.cgs | 0 sim/testsuite/{sim => }/frv/cfckeq.cgs | 0 sim/testsuite/{sim => }/frv/cfckge.cgs | 0 sim/testsuite/{sim => }/frv/cfckgt.cgs | 0 sim/testsuite/{sim => }/frv/cfckle.cgs | 0 sim/testsuite/{sim => }/frv/cfcklg.cgs | 0 sim/testsuite/{sim => }/frv/cfcklt.cgs | 0 sim/testsuite/{sim => }/frv/cfckne.cgs | 0 sim/testsuite/{sim => }/frv/cfckno.cgs | 0 sim/testsuite/{sim => }/frv/cfcko.cgs | 0 sim/testsuite/{sim => }/frv/cfckra.cgs | 0 sim/testsuite/{sim => }/frv/cfcku.cgs | 0 sim/testsuite/{sim => }/frv/cfckue.cgs | 0 sim/testsuite/{sim => }/frv/cfckug.cgs | 0 sim/testsuite/{sim => }/frv/cfckuge.cgs | 0 sim/testsuite/{sim => }/frv/cfckul.cgs | 0 sim/testsuite/{sim => }/frv/cfckule.cgs | 0 sim/testsuite/{sim => }/frv/cfcmps.cgs | 0 sim/testsuite/{sim => }/frv/cfdivs.cgs | 0 sim/testsuite/{sim => }/frv/cfitos.cgs | 0 sim/testsuite/{sim => }/frv/cfmadds.cgs | 0 sim/testsuite/{sim => }/frv/cfmas.cgs | 0 sim/testsuite/{sim => }/frv/cfmovs.cgs | 0 sim/testsuite/{sim => }/frv/cfmss.cgs | 0 sim/testsuite/{sim => }/frv/cfmsubs.cgs | 0 sim/testsuite/{sim => }/frv/cfmuls.cgs | 0 sim/testsuite/{sim => }/frv/cfnegs.cgs | 0 sim/testsuite/{sim => }/frv/cfsqrts.cgs | 0 sim/testsuite/{sim => }/frv/cfstoi.cgs | 0 sim/testsuite/{sim => }/frv/cfsubs.cgs | 0 sim/testsuite/{sim => }/frv/cjmpl.cgs | 0 sim/testsuite/{sim => }/frv/ckc.cgs | 0 sim/testsuite/{sim => }/frv/ckeq.cgs | 0 sim/testsuite/{sim => }/frv/ckge.cgs | 0 sim/testsuite/{sim => }/frv/ckgt.cgs | 0 sim/testsuite/{sim => }/frv/ckhi.cgs | 0 sim/testsuite/{sim => }/frv/ckle.cgs | 0 sim/testsuite/{sim => }/frv/ckls.cgs | 0 sim/testsuite/{sim => }/frv/cklt.cgs | 0 sim/testsuite/{sim => }/frv/ckn.cgs | 0 sim/testsuite/{sim => }/frv/cknc.cgs | 0 sim/testsuite/{sim => }/frv/ckne.cgs | 0 sim/testsuite/{sim => }/frv/ckno.cgs | 0 sim/testsuite/{sim => }/frv/cknv.cgs | 0 sim/testsuite/{sim => }/frv/ckp.cgs | 0 sim/testsuite/{sim => }/frv/ckra.cgs | 0 sim/testsuite/{sim => }/frv/ckv.cgs | 0 sim/testsuite/{sim => }/frv/cld.cgs | 0 sim/testsuite/{sim => }/frv/cldbf.cgs | 0 sim/testsuite/{sim => }/frv/cldbfu.cgs | 0 sim/testsuite/{sim => }/frv/cldd.cgs | 0 sim/testsuite/{sim => }/frv/clddf.cgs | 0 sim/testsuite/{sim => }/frv/clddfu.cgs | 0 sim/testsuite/{sim => }/frv/clddu.cgs | 0 sim/testsuite/{sim => }/frv/cldf.cgs | 0 sim/testsuite/{sim => }/frv/cldfu.cgs | 0 sim/testsuite/{sim => }/frv/cldhf.cgs | 0 sim/testsuite/{sim => }/frv/cldhfu.cgs | 0 sim/testsuite/{sim => }/frv/cldq.cgs | 0 sim/testsuite/{sim => }/frv/cldqu.cgs | 0 sim/testsuite/{sim => }/frv/cldsb.cgs | 0 sim/testsuite/{sim => }/frv/cldsbu.cgs | 0 sim/testsuite/{sim => }/frv/cldsh.cgs | 0 sim/testsuite/{sim => }/frv/cldshu.cgs | 0 sim/testsuite/{sim => }/frv/cldu.cgs | 0 sim/testsuite/{sim => }/frv/cldub.cgs | 0 sim/testsuite/{sim => }/frv/cldubu.cgs | 0 sim/testsuite/{sim => }/frv/clduh.cgs | 0 sim/testsuite/{sim => }/frv/clduhu.cgs | 0 sim/testsuite/{sim => }/frv/clrfa.cgs | 0 sim/testsuite/{sim => }/frv/clrfr.cgs | 0 sim/testsuite/{sim => }/frv/clrga.cgs | 0 sim/testsuite/{sim => }/frv/clrgr.cgs | 0 sim/testsuite/{sim => }/frv/cmaddhss.cgs | 0 sim/testsuite/{sim => }/frv/cmaddhus.cgs | 0 sim/testsuite/{sim => }/frv/cmand.cgs | 0 sim/testsuite/{sim => }/frv/cmbtoh.cgs | 0 sim/testsuite/{sim => }/frv/cmbtohe.cgs | 0 sim/testsuite/{sim => }/frv/cmcpxis.cgs | 0 sim/testsuite/{sim => }/frv/cmcpxiu.cgs | 0 sim/testsuite/{sim => }/frv/cmcpxrs.cgs | 0 sim/testsuite/{sim => }/frv/cmcpxru.cgs | 0 sim/testsuite/{sim => }/frv/cmexpdhd.cgs | 0 sim/testsuite/{sim => }/frv/cmexpdhw.cgs | 0 sim/testsuite/{sim => }/frv/cmhtob.cgs | 0 sim/testsuite/{sim => }/frv/cmmachs.cgs | 0 sim/testsuite/{sim => }/frv/cmmachu.cgs | 0 sim/testsuite/{sim => }/frv/cmmulhs.cgs | 0 sim/testsuite/{sim => }/frv/cmmulhu.cgs | 0 sim/testsuite/{sim => }/frv/cmnot.cgs | 0 sim/testsuite/{sim => }/frv/cmor.cgs | 0 sim/testsuite/{sim => }/frv/cmov.cgs | 0 sim/testsuite/{sim => }/frv/cmovfg.cgs | 0 sim/testsuite/{sim => }/frv/cmovfgd.cgs | 0 sim/testsuite/{sim => }/frv/cmovgf.cgs | 0 sim/testsuite/{sim => }/frv/cmovgfd.cgs | 0 sim/testsuite/{sim => }/frv/cmp.cgs | 0 sim/testsuite/{sim => }/frv/cmpb.cgs | 0 sim/testsuite/{sim => }/frv/cmpba.cgs | 0 sim/testsuite/{sim => }/frv/cmpi.cgs | 0 sim/testsuite/{sim => }/frv/cmqmachs.cgs | 0 sim/testsuite/{sim => }/frv/cmqmachu.cgs | 0 sim/testsuite/{sim => }/frv/cmqmulhs.cgs | 0 sim/testsuite/{sim => }/frv/cmqmulhu.cgs | 0 sim/testsuite/{sim => }/frv/cmsubhss.cgs | 0 sim/testsuite/{sim => }/frv/cmsubhus.cgs | 0 sim/testsuite/{sim => }/frv/cmxor.cgs | 0 sim/testsuite/{sim => }/frv/cnot.cgs | 0 sim/testsuite/{sim => }/frv/commitfa.cgs | 0 sim/testsuite/{sim => }/frv/commitfr.cgs | 0 sim/testsuite/{sim => }/frv/commitga.cgs | 0 sim/testsuite/{sim => }/frv/commitgr.cgs | 0 sim/testsuite/{sim => }/frv/cop1.cgs | 0 sim/testsuite/{sim => }/frv/cop2.cgs | 0 sim/testsuite/{sim => }/frv/cor.cgs | 0 sim/testsuite/{sim => }/frv/corcc.cgs | 0 sim/testsuite/{sim => }/frv/cscan.cgs | 0 sim/testsuite/{sim => }/frv/csdiv.cgs | 0 sim/testsuite/{sim => }/frv/csll.cgs | 0 sim/testsuite/{sim => }/frv/csllcc.cgs | 0 sim/testsuite/{sim => }/frv/csmul.cgs | 0 sim/testsuite/{sim => }/frv/csmulcc.cgs | 0 sim/testsuite/{sim => }/frv/csra.cgs | 0 sim/testsuite/{sim => }/frv/csracc.cgs | 0 sim/testsuite/{sim => }/frv/csrl.cgs | 0 sim/testsuite/{sim => }/frv/csrlcc.cgs | 0 sim/testsuite/{sim => }/frv/cst.cgs | 0 sim/testsuite/{sim => }/frv/cstb.cgs | 0 sim/testsuite/{sim => }/frv/cstbf.cgs | 0 sim/testsuite/{sim => }/frv/cstbfu.cgs | 0 sim/testsuite/{sim => }/frv/cstbu.cgs | 0 sim/testsuite/{sim => }/frv/cstd.cgs | 0 sim/testsuite/{sim => }/frv/cstdf.cgs | 0 sim/testsuite/{sim => }/frv/cstdfu.cgs | 0 sim/testsuite/{sim => }/frv/cstdu.cgs | 0 sim/testsuite/{sim => }/frv/cstf.cgs | 0 sim/testsuite/{sim => }/frv/cstfu.cgs | 0 sim/testsuite/{sim => }/frv/csth.cgs | 0 sim/testsuite/{sim => }/frv/csthf.cgs | 0 sim/testsuite/{sim => }/frv/csthfu.cgs | 0 sim/testsuite/{sim => }/frv/csthu.cgs | 0 sim/testsuite/{sim => }/frv/cstq.cgs | 0 sim/testsuite/{sim => }/frv/cstu.cgs | 0 sim/testsuite/{sim => }/frv/csub.cgs | 0 sim/testsuite/{sim => }/frv/csubcc.cgs | 0 sim/testsuite/{sim => }/frv/cswap.cgs | 0 sim/testsuite/{sim => }/frv/cudiv.cgs | 0 sim/testsuite/{sim => }/frv/cxor.cgs | 0 sim/testsuite/{sim => }/frv/cxorcc.cgs | 0 sim/testsuite/{sim => }/frv/dcef.cgs | 0 sim/testsuite/{sim => }/frv/dcei.cgs | 0 sim/testsuite/{sim => }/frv/dcf.cgs | 0 sim/testsuite/{sim => }/frv/dci.cgs | 0 sim/testsuite/frv/exit47.ms | 11 + sim/testsuite/{sim => }/frv/fabsd.cgs | 0 sim/testsuite/{sim => }/frv/fabss.cgs | 0 sim/testsuite/{sim => }/frv/faddd.cgs | 0 sim/testsuite/{sim => }/frv/fadds.cgs | 0 sim/testsuite/{sim => }/frv/fbeq.cgs | 0 sim/testsuite/{sim => }/frv/fbeqlr.cgs | 0 sim/testsuite/{sim => }/frv/fbge.cgs | 0 sim/testsuite/{sim => }/frv/fbgelr.cgs | 0 sim/testsuite/{sim => }/frv/fbgt.cgs | 0 sim/testsuite/{sim => }/frv/fbgtlr.cgs | 0 sim/testsuite/{sim => }/frv/fble.cgs | 0 sim/testsuite/{sim => }/frv/fblelr.cgs | 0 sim/testsuite/{sim => }/frv/fblg.cgs | 0 sim/testsuite/{sim => }/frv/fblglr.cgs | 0 sim/testsuite/{sim => }/frv/fblt.cgs | 0 sim/testsuite/{sim => }/frv/fbltlr.cgs | 0 sim/testsuite/{sim => }/frv/fbne.cgs | 0 sim/testsuite/{sim => }/frv/fbnelr.cgs | 0 sim/testsuite/{sim => }/frv/fbno.cgs | 0 sim/testsuite/{sim => }/frv/fbnolr.cgs | 0 sim/testsuite/{sim => }/frv/fbo.cgs | 0 sim/testsuite/{sim => }/frv/fbolr.cgs | 0 sim/testsuite/{sim => }/frv/fbra.cgs | 0 sim/testsuite/{sim => }/frv/fbralr.cgs | 0 sim/testsuite/{sim => }/frv/fbu.cgs | 0 sim/testsuite/{sim => }/frv/fbue.cgs | 0 sim/testsuite/{sim => }/frv/fbuelr.cgs | 0 sim/testsuite/{sim => }/frv/fbug.cgs | 0 sim/testsuite/{sim => }/frv/fbuge.cgs | 0 sim/testsuite/{sim => }/frv/fbugelr.cgs | 0 sim/testsuite/{sim => }/frv/fbuglr.cgs | 0 sim/testsuite/{sim => }/frv/fbul.cgs | 0 sim/testsuite/{sim => }/frv/fbule.cgs | 0 sim/testsuite/{sim => }/frv/fbulelr.cgs | 0 sim/testsuite/{sim => }/frv/fbullr.cgs | 0 sim/testsuite/{sim => }/frv/fbulr.cgs | 0 sim/testsuite/{sim => }/frv/fcbeqlr.cgs | 0 sim/testsuite/{sim => }/frv/fcbgelr.cgs | 0 sim/testsuite/{sim => }/frv/fcbgtlr.cgs | 0 sim/testsuite/{sim => }/frv/fcblelr.cgs | 0 sim/testsuite/{sim => }/frv/fcblglr.cgs | 0 sim/testsuite/{sim => }/frv/fcbltlr.cgs | 0 sim/testsuite/{sim => }/frv/fcbnelr.cgs | 0 sim/testsuite/{sim => }/frv/fcbnolr.cgs | 0 sim/testsuite/{sim => }/frv/fcbolr.cgs | 0 sim/testsuite/{sim => }/frv/fcbralr.cgs | 0 sim/testsuite/{sim => }/frv/fcbuelr.cgs | 0 sim/testsuite/{sim => }/frv/fcbugelr.cgs | 0 sim/testsuite/{sim => }/frv/fcbuglr.cgs | 0 sim/testsuite/{sim => }/frv/fcbulelr.cgs | 0 sim/testsuite/{sim => }/frv/fcbullr.cgs | 0 sim/testsuite/{sim => }/frv/fcbulr.cgs | 0 sim/testsuite/{sim => }/frv/fckeq.cgs | 0 sim/testsuite/{sim => }/frv/fckge.cgs | 0 sim/testsuite/{sim => }/frv/fckgt.cgs | 0 sim/testsuite/{sim => }/frv/fckle.cgs | 0 sim/testsuite/{sim => }/frv/fcklg.cgs | 0 sim/testsuite/{sim => }/frv/fcklt.cgs | 0 sim/testsuite/{sim => }/frv/fckne.cgs | 0 sim/testsuite/{sim => }/frv/fckno.cgs | 0 sim/testsuite/{sim => }/frv/fcko.cgs | 0 sim/testsuite/{sim => }/frv/fckra.cgs | 0 sim/testsuite/{sim => }/frv/fcku.cgs | 0 sim/testsuite/{sim => }/frv/fckue.cgs | 0 sim/testsuite/{sim => }/frv/fckug.cgs | 0 sim/testsuite/{sim => }/frv/fckuge.cgs | 0 sim/testsuite/{sim => }/frv/fckul.cgs | 0 sim/testsuite/{sim => }/frv/fckule.cgs | 0 sim/testsuite/{sim => }/frv/fcmpd.cgs | 0 sim/testsuite/{sim => }/frv/fcmps.cgs | 0 sim/testsuite/{sim => }/frv/fdabss.cgs | 0 sim/testsuite/{sim => }/frv/fdadds.cgs | 0 sim/testsuite/{sim => }/frv/fdcmps.cgs | 0 sim/testsuite/{sim => }/frv/fddivs.cgs | 0 sim/testsuite/{sim => }/frv/fditos.cgs | 0 sim/testsuite/{sim => }/frv/fdivd.cgs | 0 sim/testsuite/{sim => }/frv/fdivs.cgs | 0 sim/testsuite/{sim => }/frv/fdmadds.cgs | 0 sim/testsuite/{sim => }/frv/fdmas.cgs | 0 sim/testsuite/{sim => }/frv/fdmovs.cgs | 0 sim/testsuite/{sim => }/frv/fdmss.cgs | 0 sim/testsuite/{sim => }/frv/fdmulcs.cgs | 0 sim/testsuite/{sim => }/frv/fdmuls.cgs | 0 sim/testsuite/{sim => }/frv/fdnegs.cgs | 0 sim/testsuite/{sim => }/frv/fdsads.cgs | 0 sim/testsuite/{sim => }/frv/fdsqrts.cgs | 0 sim/testsuite/{sim => }/frv/fdstoi.cgs | 0 sim/testsuite/{sim => }/frv/fdsubs.cgs | 0 sim/testsuite/{sim => }/frv/fdtoi.cgs | 0 sim/testsuite/{sim => }/frv/fitod.cgs | 0 sim/testsuite/{sim => }/frv/fitos.cgs | 0 sim/testsuite/{sim => }/frv/fmad.cgs | 0 sim/testsuite/{sim => }/frv/fmaddd.cgs | 0 sim/testsuite/{sim => }/frv/fmadds.cgs | 0 sim/testsuite/{sim => }/frv/fmas.cgs | 0 sim/testsuite/{sim => }/frv/fmovd.cgs | 0 sim/testsuite/{sim => }/frv/fmovs.cgs | 0 sim/testsuite/{sim => }/frv/fmsd.cgs | 0 sim/testsuite/{sim => }/frv/fmss.cgs | 0 sim/testsuite/{sim => }/frv/fmsubd.cgs | 0 sim/testsuite/{sim => }/frv/fmsubs.cgs | 0 sim/testsuite/{sim => }/frv/fmuld.cgs | 0 sim/testsuite/{sim => }/frv/fmuls.cgs | 0 sim/testsuite/{sim => }/frv/fnegd.cgs | 0 sim/testsuite/{sim => }/frv/fnegs.cgs | 0 sim/testsuite/{sim => }/frv/fnop.cgs | 0 sim/testsuite/{sim => }/frv/fr400/addss.cgs | 0 sim/testsuite/{sim => }/frv/fr400/allinsn.exp | 0 sim/testsuite/{sim => }/frv/fr400/csdiv.cgs | 0 sim/testsuite/{sim => }/frv/fr400/maddaccs.cgs | 0 sim/testsuite/{sim => }/frv/fr400/masaccs.cgs | 0 sim/testsuite/{sim => }/frv/fr400/maveh.cgs | 0 sim/testsuite/{sim => }/frv/fr400/mclracc.cgs | 0 sim/testsuite/{sim => }/frv/fr400/mhdseth.cgs | 0 sim/testsuite/{sim => }/frv/fr400/mhdsets.cgs | 0 sim/testsuite/{sim => }/frv/fr400/mhsethih.cgs | 0 sim/testsuite/{sim => }/frv/fr400/mhsethis.cgs | 0 sim/testsuite/{sim => }/frv/fr400/mhsetloh.cgs | 0 sim/testsuite/{sim => }/frv/fr400/mhsetlos.cgs | 0 sim/testsuite/{sim => }/frv/fr400/movgs.cgs | 0 sim/testsuite/{sim => }/frv/fr400/movsg.cgs | 0 sim/testsuite/{sim => }/frv/fr400/msubaccs.cgs | 0 sim/testsuite/{sim => }/frv/fr400/scutss.cgs | 0 sim/testsuite/{sim => }/frv/fr400/sdiv.cgs | 0 sim/testsuite/{sim => }/frv/fr400/sdivi.cgs | 0 sim/testsuite/{sim => }/frv/fr400/slass.cgs | 0 sim/testsuite/{sim => }/frv/fr400/smass.cgs | 0 sim/testsuite/{sim => }/frv/fr400/smsss.cgs | 0 sim/testsuite/{sim => }/frv/fr400/smu.cgs | 0 sim/testsuite/{sim => }/frv/fr400/subss.cgs | 0 sim/testsuite/{sim => }/frv/fr400/udiv.cgs | 0 sim/testsuite/{sim => }/frv/fr400/udivi.cgs | 0 sim/testsuite/{sim => }/frv/fr500/allinsn.exp | 0 sim/testsuite/{sim => }/frv/fr500/cmqaddhss.cgs | 0 sim/testsuite/{sim => }/frv/fr500/cmqaddhus.cgs | 0 sim/testsuite/{sim => }/frv/fr500/cmqsubhss.cgs | 0 sim/testsuite/{sim => }/frv/fr500/cmqsubhus.cgs | 0 sim/testsuite/{sim => }/frv/fr500/dcpl.cgs | 0 sim/testsuite/{sim => }/frv/fr500/dcul.cgs | 0 sim/testsuite/{sim => }/frv/fr500/mclracc.cgs | 0 sim/testsuite/{sim => }/frv/fr500/mqaddhss.cgs | 0 sim/testsuite/{sim => }/frv/fr500/mqaddhus.cgs | 0 sim/testsuite/{sim => }/frv/fr500/mqsubhss.cgs | 0 sim/testsuite/{sim => }/frv/fr500/mqsubhus.cgs | 0 sim/testsuite/{sim => }/frv/fr550/allinsn.exp | 0 sim/testsuite/{sim => }/frv/fr550/cmaddhss.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmaddhus.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmcpxiu.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmcpxru.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmmachs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmmachu.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmqaddhss.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmqaddhus.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmqmachs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmqmachu.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmqsubhss.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmqsubhus.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmsubhss.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmsubhus.cgs | 0 sim/testsuite/{sim => }/frv/fr550/dcpl.cgs | 0 sim/testsuite/{sim => }/frv/fr550/dcul.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mabshs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/maddaccs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/maddhss.cgs | 0 sim/testsuite/{sim => }/frv/fr550/maddhus.cgs | 0 sim/testsuite/{sim => }/frv/fr550/masaccs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mdaddaccs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mdasaccs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mdsubaccs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mmachs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mmachu.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mmrdhs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mmrdhu.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mqaddhss.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mqaddhus.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mqmachs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mqmachu.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mqmacxhs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mqsubhss.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mqsubhus.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mqxmachs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mqxmacxhs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/msubaccs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/msubhss.cgs | 0 sim/testsuite/{sim => }/frv/fr550/msubhus.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mtrap.cgs | 0 sim/testsuite/{sim => }/frv/fr550/udiv.cgs | 0 sim/testsuite/{sim => }/frv/fr550/udivi.cgs | 0 sim/testsuite/{sim => }/frv/fsqrtd.cgs | 0 sim/testsuite/{sim => }/frv/fsqrts.cgs | 0 sim/testsuite/{sim => }/frv/fstoi.cgs | 0 sim/testsuite/{sim => }/frv/fsubd.cgs | 0 sim/testsuite/{sim => }/frv/fsubs.cgs | 0 sim/testsuite/{sim => }/frv/fteq.cgs | 0 sim/testsuite/{sim => }/frv/ftge.cgs | 0 sim/testsuite/{sim => }/frv/ftgt.cgs | 0 sim/testsuite/{sim => }/frv/ftieq.cgs | 0 sim/testsuite/{sim => }/frv/ftige.cgs | 0 sim/testsuite/{sim => }/frv/ftigt.cgs | 0 sim/testsuite/{sim => }/frv/ftile.cgs | 0 sim/testsuite/{sim => }/frv/ftilg.cgs | 0 sim/testsuite/{sim => }/frv/ftilt.cgs | 0 sim/testsuite/{sim => }/frv/ftine.cgs | 0 sim/testsuite/{sim => }/frv/ftino.cgs | 0 sim/testsuite/{sim => }/frv/ftio.cgs | 0 sim/testsuite/{sim => }/frv/ftira.cgs | 0 sim/testsuite/{sim => }/frv/ftiu.cgs | 0 sim/testsuite/{sim => }/frv/ftiue.cgs | 0 sim/testsuite/{sim => }/frv/ftiug.cgs | 0 sim/testsuite/{sim => }/frv/ftiuge.cgs | 0 sim/testsuite/{sim => }/frv/ftiul.cgs | 0 sim/testsuite/{sim => }/frv/ftle.cgs | 0 sim/testsuite/{sim => }/frv/ftlg.cgs | 0 sim/testsuite/{sim => }/frv/ftlt.cgs | 0 sim/testsuite/{sim => }/frv/ftne.cgs | 0 sim/testsuite/{sim => }/frv/ftno.cgs | 0 sim/testsuite/{sim => }/frv/fto.cgs | 0 sim/testsuite/{sim => }/frv/ftra.cgs | 0 sim/testsuite/{sim => }/frv/ftu.cgs | 0 sim/testsuite/{sim => }/frv/ftue.cgs | 0 sim/testsuite/{sim => }/frv/ftug.cgs | 0 sim/testsuite/{sim => }/frv/ftuge.cgs | 0 sim/testsuite/{sim => }/frv/ftul.cgs | 0 sim/testsuite/{sim => }/frv/ftule.cgs | 0 sim/testsuite/frv/grloop.ms | 13 + sim/testsuite/frv/hello.ms | 19 + sim/testsuite/{sim => }/frv/icei.cgs | 0 sim/testsuite/{sim => }/frv/ici.cgs | 0 sim/testsuite/{sim => }/frv/icpl.cgs | 0 sim/testsuite/{sim => }/frv/icul.cgs | 0 sim/testsuite/{sim => }/frv/interrupts.exp | 0 .../{sim => }/frv/interrupts/Ipipe-fr400.cgs | 0 .../{sim => }/frv/interrupts/Ipipe-fr500.cgs | 0 .../{sim => }/frv/interrupts/badalign-fr550.cgs | 0 .../{sim => }/frv/interrupts/badalign.cgs | 0 .../{sim => }/frv/interrupts/compound-fr550.cgs | 0 .../{sim => }/frv/interrupts/compound.cgs | 0 .../frv/interrupts/data_store_error-fr550.cgs | 0 .../{sim => }/frv/interrupts/data_store_error.cgs | 0 .../frv/interrupts/fp_exception-fr550.cgs | 0 .../{sim => }/frv/interrupts/fp_exception.cgs | 0 sim/testsuite/{sim => }/frv/interrupts/illinsn.cgs | 0 .../frv/interrupts/insn_access_error-fr550.cgs | 0 .../{sim => }/frv/interrupts/insn_access_error.cgs | 0 .../{sim => }/frv/interrupts/mp_exception.cgs | 0 .../frv/interrupts/privileged_instruction.cgs | 0 .../{sim => }/frv/interrupts/regalign.cgs | 0 sim/testsuite/{sim => }/frv/interrupts/reset.cgs | 0 .../{sim => }/frv/interrupts/shadow_regs.cgs | 0 sim/testsuite/{sim => }/frv/interrupts/timer.cgs | 0 sim/testsuite/{sim => }/frv/jmpil.cgs | 0 sim/testsuite/{sim => }/frv/jmpl.cgs | 0 sim/testsuite/{sim => }/frv/jmpl.pcgs | 0 sim/testsuite/{sim => }/frv/ld.cgs | 0 sim/testsuite/{sim => }/frv/ldbf.cgs | 0 sim/testsuite/{sim => }/frv/ldbfi.cgs | 0 sim/testsuite/{sim => }/frv/ldbfu.cgs | 0 sim/testsuite/{sim => }/frv/ldc.cgs | 0 sim/testsuite/{sim => }/frv/ldcu.cgs | 0 sim/testsuite/{sim => }/frv/ldd.cgs | 0 sim/testsuite/{sim => }/frv/lddc.cgs | 0 sim/testsuite/{sim => }/frv/lddcu.cgs | 0 sim/testsuite/{sim => }/frv/lddf.cgs | 0 sim/testsuite/{sim => }/frv/lddfi.cgs | 0 sim/testsuite/{sim => }/frv/lddfu.cgs | 0 sim/testsuite/{sim => }/frv/lddi.cgs | 0 sim/testsuite/{sim => }/frv/lddu.cgs | 0 sim/testsuite/{sim => }/frv/ldf.cgs | 0 sim/testsuite/{sim => }/frv/ldfi.cgs | 0 sim/testsuite/{sim => }/frv/ldfu.cgs | 0 sim/testsuite/{sim => }/frv/ldhf.cgs | 0 sim/testsuite/{sim => }/frv/ldhfi.cgs | 0 sim/testsuite/{sim => }/frv/ldhfu.cgs | 0 sim/testsuite/{sim => }/frv/ldi.cgs | 0 sim/testsuite/{sim => }/frv/ldq.cgs | 0 sim/testsuite/{sim => }/frv/ldqc.cgs | 0 sim/testsuite/{sim => }/frv/ldqcu.cgs | 0 sim/testsuite/{sim => }/frv/ldqf.cgs | 0 sim/testsuite/{sim => }/frv/ldqfi.cgs | 0 sim/testsuite/{sim => }/frv/ldqfu.cgs | 0 sim/testsuite/{sim => }/frv/ldqi.cgs | 0 sim/testsuite/{sim => }/frv/ldqu.cgs | 0 sim/testsuite/{sim => }/frv/ldsb.cgs | 0 sim/testsuite/{sim => }/frv/ldsbi.cgs | 0 sim/testsuite/{sim => }/frv/ldsbu.cgs | 0 sim/testsuite/{sim => }/frv/ldsh.cgs | 0 sim/testsuite/{sim => }/frv/ldshi.cgs | 0 sim/testsuite/{sim => }/frv/ldshu.cgs | 0 sim/testsuite/{sim => }/frv/ldu.cgs | 0 sim/testsuite/{sim => }/frv/ldub.cgs | 0 sim/testsuite/{sim => }/frv/ldubi.cgs | 0 sim/testsuite/{sim => }/frv/ldubu.cgs | 0 sim/testsuite/{sim => }/frv/lduh.cgs | 0 sim/testsuite/{sim => }/frv/lduhi.cgs | 0 sim/testsuite/{sim => }/frv/lduhu.cgs | 0 sim/testsuite/{sim => }/frv/lrbranch.pcgs | 0 sim/testsuite/{sim => }/frv/mabshs.cgs | 0 sim/testsuite/{sim => }/frv/maddhss.cgs | 0 sim/testsuite/{sim => }/frv/maddhus.cgs | 0 sim/testsuite/{sim => }/frv/mand.cgs | 0 sim/testsuite/{sim => }/frv/maveh.cgs | 0 sim/testsuite/{sim => }/frv/mbtoh.cgs | 0 sim/testsuite/{sim => }/frv/mbtohe.cgs | 0 sim/testsuite/{sim => }/frv/mclracc.cgs | 0 sim/testsuite/{sim => }/frv/mcmpsh.cgs | 0 sim/testsuite/{sim => }/frv/mcmpuh.cgs | 0 sim/testsuite/{sim => }/frv/mcop1.cgs | 0 sim/testsuite/{sim => }/frv/mcop2.cgs | 0 sim/testsuite/{sim => }/frv/mcplhi.cgs | 0 sim/testsuite/{sim => }/frv/mcpli.cgs | 0 sim/testsuite/{sim => }/frv/mcpxis.cgs | 0 sim/testsuite/{sim => }/frv/mcpxiu.cgs | 0 sim/testsuite/{sim => }/frv/mcpxrs.cgs | 0 sim/testsuite/{sim => }/frv/mcpxru.cgs | 0 sim/testsuite/{sim => }/frv/mcut.cgs | 0 sim/testsuite/{sim => }/frv/mcuti.cgs | 0 sim/testsuite/{sim => }/frv/mcutss.cgs | 0 sim/testsuite/{sim => }/frv/mcutssi.cgs | 0 sim/testsuite/{sim => }/frv/mdaddaccs.cgs | 0 sim/testsuite/{sim => }/frv/mdasaccs.cgs | 0 sim/testsuite/{sim => }/frv/mdcutssi.cgs | 0 sim/testsuite/{sim => }/frv/mdpackh.cgs | 0 sim/testsuite/{sim => }/frv/mdrotli.cgs | 0 sim/testsuite/{sim => }/frv/mdsubaccs.cgs | 0 sim/testsuite/{sim => }/frv/mdunpackh.cgs | 0 sim/testsuite/{sim => }/frv/membar.cgs | 0 sim/testsuite/{sim => }/frv/mexpdhd.cgs | 0 sim/testsuite/{sim => }/frv/mexpdhw.cgs | 0 sim/testsuite/{sim => }/frv/mhdseth.cgs | 0 sim/testsuite/{sim => }/frv/mhdsets.cgs | 0 sim/testsuite/{sim => }/frv/mhsethih.cgs | 0 sim/testsuite/{sim => }/frv/mhsethis.cgs | 0 sim/testsuite/{sim => }/frv/mhsetloh.cgs | 0 sim/testsuite/{sim => }/frv/mhsetlos.cgs | 0 sim/testsuite/{sim => }/frv/mhtob.cgs | 0 sim/testsuite/frv/misc.exp | 19 + sim/testsuite/{sim => }/frv/mmachs.cgs | 0 sim/testsuite/{sim => }/frv/mmachu.cgs | 0 sim/testsuite/{sim => }/frv/mmrdhs.cgs | 0 sim/testsuite/{sim => }/frv/mmrdhu.cgs | 0 sim/testsuite/{sim => }/frv/mmulhs.cgs | 0 sim/testsuite/{sim => }/frv/mmulhu.cgs | 0 sim/testsuite/{sim => }/frv/mmulxhs.cgs | 0 sim/testsuite/{sim => }/frv/mmulxhu.cgs | 0 sim/testsuite/{sim => }/frv/mnop.cgs | 0 sim/testsuite/{sim => }/frv/mnot.cgs | 0 sim/testsuite/{sim => }/frv/mor.cgs | 0 sim/testsuite/{sim => }/frv/mov.cgs | 0 sim/testsuite/{sim => }/frv/movfg.cgs | 0 sim/testsuite/{sim => }/frv/movfgd.cgs | 0 sim/testsuite/{sim => }/frv/movfgq.cgs | 0 sim/testsuite/{sim => }/frv/movgf.cgs | 0 sim/testsuite/{sim => }/frv/movgfd.cgs | 0 sim/testsuite/{sim => }/frv/movgfq.cgs | 0 sim/testsuite/{sim => }/frv/movgs.cgs | 0 sim/testsuite/{sim => }/frv/movsg.cgs | 0 sim/testsuite/{sim => }/frv/mpackh.cgs | 0 sim/testsuite/{sim => }/frv/mqcpxis.cgs | 0 sim/testsuite/{sim => }/frv/mqcpxiu.cgs | 0 sim/testsuite/{sim => }/frv/mqcpxrs.cgs | 0 sim/testsuite/{sim => }/frv/mqcpxru.cgs | 0 sim/testsuite/{sim => }/frv/mqlclrhs.cgs | 0 sim/testsuite/{sim => }/frv/mqlmths.cgs | 0 sim/testsuite/{sim => }/frv/mqmachs.cgs | 0 sim/testsuite/{sim => }/frv/mqmachu.cgs | 0 sim/testsuite/{sim => }/frv/mqmacxhs.cgs | 0 sim/testsuite/{sim => }/frv/mqmulhs.cgs | 0 sim/testsuite/{sim => }/frv/mqmulhu.cgs | 0 sim/testsuite/{sim => }/frv/mqmulxhs.cgs | 0 sim/testsuite/{sim => }/frv/mqmulxhu.cgs | 0 sim/testsuite/{sim => }/frv/mqsaths.cgs | 0 sim/testsuite/{sim => }/frv/mqsllhi.cgs | 0 sim/testsuite/{sim => }/frv/mqsrahi.cgs | 0 sim/testsuite/{sim => }/frv/mqxmachs.cgs | 0 sim/testsuite/{sim => }/frv/mqxmacxhs.cgs | 0 sim/testsuite/{sim => }/frv/mrdacc.cgs | 0 sim/testsuite/{sim => }/frv/mrdaccg.cgs | 0 sim/testsuite/{sim => }/frv/mrotli.cgs | 0 sim/testsuite/{sim => }/frv/mrotri.cgs | 0 sim/testsuite/{sim => }/frv/msaths.cgs | 0 sim/testsuite/{sim => }/frv/msathu.cgs | 0 sim/testsuite/{sim => }/frv/msllhi.cgs | 0 sim/testsuite/{sim => }/frv/msrahi.cgs | 0 sim/testsuite/{sim => }/frv/msrlhi.cgs | 0 sim/testsuite/{sim => }/frv/msubhss.cgs | 0 sim/testsuite/{sim => }/frv/msubhus.cgs | 0 sim/testsuite/{sim => }/frv/mtrap.cgs | 0 sim/testsuite/{sim => }/frv/munpackh.cgs | 0 sim/testsuite/{sim => }/frv/mwcut.cgs | 0 sim/testsuite/{sim => }/frv/mwcuti.cgs | 0 sim/testsuite/{sim => }/frv/mwtacc.cgs | 0 sim/testsuite/{sim => }/frv/mwtaccg.cgs | 0 sim/testsuite/{sim => }/frv/mxor.cgs | 0 sim/testsuite/{sim => }/frv/nandcr.cgs | 0 sim/testsuite/{sim => }/frv/nandncr.cgs | 0 sim/testsuite/{sim => }/frv/nfadds.cgs | 0 sim/testsuite/{sim => }/frv/nfdadds.cgs | 0 sim/testsuite/{sim => }/frv/nfdcmps.cgs | 0 sim/testsuite/{sim => }/frv/nfddivs.cgs | 0 sim/testsuite/{sim => }/frv/nfditos.cgs | 0 sim/testsuite/{sim => }/frv/nfdivs.cgs | 0 sim/testsuite/{sim => }/frv/nfdmadds.cgs | 0 sim/testsuite/{sim => }/frv/nfdmas.cgs | 0 sim/testsuite/{sim => }/frv/nfdmss.cgs | 0 sim/testsuite/{sim => }/frv/nfdmulcs.cgs | 0 sim/testsuite/{sim => }/frv/nfdmuls.cgs | 0 sim/testsuite/{sim => }/frv/nfdsads.cgs | 0 sim/testsuite/{sim => }/frv/nfdsqrts.cgs | 0 sim/testsuite/{sim => }/frv/nfdstoi.cgs | 0 sim/testsuite/{sim => }/frv/nfdsubs.cgs | 0 sim/testsuite/{sim => }/frv/nfitos.cgs | 0 sim/testsuite/{sim => }/frv/nfmadds.cgs | 0 sim/testsuite/{sim => }/frv/nfmas.cgs | 0 sim/testsuite/{sim => }/frv/nfmss.cgs | 0 sim/testsuite/{sim => }/frv/nfmsubs.cgs | 0 sim/testsuite/{sim => }/frv/nfmuls.cgs | 0 sim/testsuite/{sim => }/frv/nfsqrts.cgs | 0 sim/testsuite/{sim => }/frv/nfstoi.cgs | 0 sim/testsuite/{sim => }/frv/nfsubs.cgs | 0 sim/testsuite/{sim => }/frv/nld.cgs | 0 sim/testsuite/{sim => }/frv/nldbf.cgs | 0 sim/testsuite/{sim => }/frv/nldbfi.cgs | 0 sim/testsuite/{sim => }/frv/nldbfu.cgs | 0 sim/testsuite/{sim => }/frv/nldd.cgs | 0 sim/testsuite/{sim => }/frv/nlddf.cgs | 0 sim/testsuite/{sim => }/frv/nlddfi.cgs | 0 sim/testsuite/{sim => }/frv/nlddfu.cgs | 0 sim/testsuite/{sim => }/frv/nlddi.cgs | 0 sim/testsuite/{sim => }/frv/nlddu.cgs | 0 sim/testsuite/{sim => }/frv/nldf.cgs | 0 sim/testsuite/{sim => }/frv/nldfi.cgs | 0 sim/testsuite/{sim => }/frv/nldfu.cgs | 0 sim/testsuite/{sim => }/frv/nldhf.cgs | 0 sim/testsuite/{sim => }/frv/nldhfi.cgs | 0 sim/testsuite/{sim => }/frv/nldhfu.cgs | 0 sim/testsuite/{sim => }/frv/nldi.cgs | 0 sim/testsuite/{sim => }/frv/nldq.cgs | 0 sim/testsuite/{sim => }/frv/nldqf.cgs | 0 sim/testsuite/{sim => }/frv/nldqfi.cgs | 0 sim/testsuite/{sim => }/frv/nldqfu.cgs | 0 sim/testsuite/{sim => }/frv/nldqu.cgs | 0 sim/testsuite/{sim => }/frv/nldsb.cgs | 0 sim/testsuite/{sim => }/frv/nldsbi.cgs | 0 sim/testsuite/{sim => }/frv/nldsbu.cgs | 0 sim/testsuite/{sim => }/frv/nldsh.cgs | 0 sim/testsuite/{sim => }/frv/nldshi.cgs | 0 sim/testsuite/{sim => }/frv/nldshu.cgs | 0 sim/testsuite/{sim => }/frv/nldu.cgs | 0 sim/testsuite/{sim => }/frv/nldub.cgs | 0 sim/testsuite/{sim => }/frv/nldubi.cgs | 0 sim/testsuite/{sim => }/frv/nldubu.cgs | 0 sim/testsuite/{sim => }/frv/nlduh.cgs | 0 sim/testsuite/{sim => }/frv/nlduhi.cgs | 0 sim/testsuite/{sim => }/frv/nlduhu.cgs | 0 sim/testsuite/{sim => }/frv/nop.cgs | 0 sim/testsuite/{sim => }/frv/norcr.cgs | 0 sim/testsuite/{sim => }/frv/norncr.cgs | 0 sim/testsuite/{sim => }/frv/not.cgs | 0 sim/testsuite/{sim => }/frv/notcr.cgs | 0 sim/testsuite/{sim => }/frv/nsdiv.cgs | 0 sim/testsuite/{sim => }/frv/nsdivi.cgs | 0 sim/testsuite/{sim => }/frv/nudiv.cgs | 0 sim/testsuite/{sim => }/frv/nudivi.cgs | 0 sim/testsuite/{sim => }/frv/or.cgs | 0 sim/testsuite/{sim => }/frv/orcc.cgs | 0 sim/testsuite/{sim => }/frv/orcr.cgs | 0 sim/testsuite/{sim => }/frv/ori.cgs | 0 sim/testsuite/{sim => }/frv/oricc.cgs | 0 sim/testsuite/{sim => }/frv/orncr.cgs | 0 sim/testsuite/{sim => }/frv/parallel.exp | 0 sim/testsuite/{sim => }/frv/ret.cgs | 0 sim/testsuite/{sim => }/frv/rett.cgs | 0 sim/testsuite/{sim => }/frv/scan.cgs | 0 sim/testsuite/{sim => }/frv/scani.cgs | 0 sim/testsuite/{sim => }/frv/sdiv.cgs | 0 sim/testsuite/{sim => }/frv/sdivi.cgs | 0 sim/testsuite/{sim => }/frv/sethi.cgs | 0 sim/testsuite/{sim => }/frv/sethilo.pcgs | 0 sim/testsuite/{sim => }/frv/setlo.cgs | 0 sim/testsuite/{sim => }/frv/setlos.cgs | 0 sim/testsuite/{sim => }/frv/sll.cgs | 0 sim/testsuite/{sim => }/frv/sllcc.cgs | 0 sim/testsuite/{sim => }/frv/slli.cgs | 0 sim/testsuite/{sim => }/frv/sllicc.cgs | 0 sim/testsuite/{sim => }/frv/smul.cgs | 0 sim/testsuite/{sim => }/frv/smulcc.cgs | 0 sim/testsuite/{sim => }/frv/smuli.cgs | 0 sim/testsuite/{sim => }/frv/smulicc.cgs | 0 sim/testsuite/{sim => }/frv/sra.cgs | 0 sim/testsuite/{sim => }/frv/sracc.cgs | 0 sim/testsuite/{sim => }/frv/srai.cgs | 0 sim/testsuite/{sim => }/frv/sraicc.cgs | 0 sim/testsuite/{sim => }/frv/srl.cgs | 0 sim/testsuite/{sim => }/frv/srlcc.cgs | 0 sim/testsuite/{sim => }/frv/srli.cgs | 0 sim/testsuite/{sim => }/frv/srlicc.cgs | 0 sim/testsuite/{sim => }/frv/st.cgs | 0 sim/testsuite/{sim => }/frv/stb.cgs | 0 sim/testsuite/{sim => }/frv/stbf.cgs | 0 sim/testsuite/{sim => }/frv/stbfi.cgs | 0 sim/testsuite/{sim => }/frv/stbfu.cgs | 0 sim/testsuite/{sim => }/frv/stbi.cgs | 0 sim/testsuite/{sim => }/frv/stbu.cgs | 0 sim/testsuite/{sim => }/frv/stc.cgs | 0 sim/testsuite/{sim => }/frv/stcu.cgs | 0 sim/testsuite/{sim => }/frv/std.cgs | 0 sim/testsuite/{sim => }/frv/std.pcgs | 0 sim/testsuite/{sim => }/frv/stdc.cgs | 0 sim/testsuite/{sim => }/frv/stdc.pcgs | 0 sim/testsuite/{sim => }/frv/stdcu.cgs | 0 sim/testsuite/{sim => }/frv/stdf.cgs | 0 sim/testsuite/{sim => }/frv/stdf.pcgs | 0 sim/testsuite/{sim => }/frv/stdfi.cgs | 0 sim/testsuite/{sim => }/frv/stdfu.cgs | 0 sim/testsuite/{sim => }/frv/stdi.cgs | 0 sim/testsuite/{sim => }/frv/stdu.cgs | 0 sim/testsuite/{sim => }/frv/stf.cgs | 0 sim/testsuite/{sim => }/frv/stfi.cgs | 0 sim/testsuite/{sim => }/frv/stfu.cgs | 0 sim/testsuite/{sim => }/frv/sth.cgs | 0 sim/testsuite/{sim => }/frv/sthf.cgs | 0 sim/testsuite/{sim => }/frv/sthfi.cgs | 0 sim/testsuite/{sim => }/frv/sthfu.cgs | 0 sim/testsuite/{sim => }/frv/sthi.cgs | 0 sim/testsuite/{sim => }/frv/sthu.cgs | 0 sim/testsuite/{sim => }/frv/sti.cgs | 0 sim/testsuite/{sim => }/frv/stq.cgs | 0 sim/testsuite/{sim => }/frv/stq.pcgs | 0 sim/testsuite/{sim => }/frv/stqc.cgs | 0 sim/testsuite/{sim => }/frv/stqc.pcgs | 0 sim/testsuite/{sim => }/frv/stqcu.cgs | 0 sim/testsuite/{sim => }/frv/stqf.cgs | 0 sim/testsuite/{sim => }/frv/stqf.pcgs | 0 sim/testsuite/{sim => }/frv/stqfi.cgs | 0 sim/testsuite/{sim => }/frv/stqfu.cgs | 0 sim/testsuite/{sim => }/frv/stqi.cgs | 0 sim/testsuite/{sim => }/frv/stqu.cgs | 0 sim/testsuite/{sim => }/frv/stu.cgs | 0 sim/testsuite/{sim => }/frv/sub.cgs | 0 sim/testsuite/{sim => }/frv/subcc.cgs | 0 sim/testsuite/{sim => }/frv/subi.cgs | 0 sim/testsuite/{sim => }/frv/subicc.cgs | 0 sim/testsuite/{sim => }/frv/subx.cgs | 0 sim/testsuite/{sim => }/frv/subxcc.cgs | 0 sim/testsuite/{sim => }/frv/subxi.cgs | 0 sim/testsuite/{sim => }/frv/subxicc.cgs | 0 sim/testsuite/{sim => }/frv/swap.cgs | 0 sim/testsuite/{sim => }/frv/swapi.cgs | 0 sim/testsuite/{sim => }/frv/tc.cgs | 0 sim/testsuite/{sim => }/frv/teq.cgs | 0 sim/testsuite/{sim => }/frv/testutils.inc | 0 sim/testsuite/{sim => }/frv/tge.cgs | 0 sim/testsuite/{sim => }/frv/tgt.cgs | 0 sim/testsuite/{sim => }/frv/thi.cgs | 0 sim/testsuite/{sim => }/frv/tic.cgs | 0 sim/testsuite/{sim => }/frv/tieq.cgs | 0 sim/testsuite/{sim => }/frv/tige.cgs | 0 sim/testsuite/{sim => }/frv/tigt.cgs | 0 sim/testsuite/{sim => }/frv/tihi.cgs | 0 sim/testsuite/{sim => }/frv/tile.cgs | 0 sim/testsuite/{sim => }/frv/tils.cgs | 0 sim/testsuite/{sim => }/frv/tilt.cgs | 0 sim/testsuite/{sim => }/frv/tin.cgs | 0 sim/testsuite/{sim => }/frv/tinc.cgs | 0 sim/testsuite/{sim => }/frv/tine.cgs | 0 sim/testsuite/{sim => }/frv/tino.cgs | 0 sim/testsuite/{sim => }/frv/tinv.cgs | 0 sim/testsuite/{sim => }/frv/tip.cgs | 0 sim/testsuite/{sim => }/frv/tira.cgs | 0 sim/testsuite/{sim => }/frv/tiv.cgs | 0 sim/testsuite/{sim => }/frv/tle.cgs | 0 sim/testsuite/{sim => }/frv/tls.cgs | 0 sim/testsuite/{sim => }/frv/tlt.cgs | 0 sim/testsuite/{sim => }/frv/tn.cgs | 0 sim/testsuite/{sim => }/frv/tnc.cgs | 0 sim/testsuite/{sim => }/frv/tne.cgs | 0 sim/testsuite/{sim => }/frv/tno.cgs | 0 sim/testsuite/{sim => }/frv/tnv.cgs | 0 sim/testsuite/{sim => }/frv/tp.cgs | 0 sim/testsuite/{sim => }/frv/tra.cgs | 0 sim/testsuite/{sim => }/frv/tv.cgs | 0 sim/testsuite/{sim => }/frv/udiv.cgs | 0 sim/testsuite/{sim => }/frv/udivi.cgs | 0 sim/testsuite/{sim => }/frv/umul.cgs | 0 sim/testsuite/{sim => }/frv/umulcc.cgs | 0 sim/testsuite/{sim => }/frv/umuli.cgs | 0 sim/testsuite/{sim => }/frv/umulicc.cgs | 0 sim/testsuite/{sim => }/frv/xor.cgs | 0 sim/testsuite/{sim => }/frv/xorcc.cgs | 0 sim/testsuite/{sim => }/frv/xorcr.cgs | 0 sim/testsuite/{sim => }/frv/xori.cgs | 0 sim/testsuite/{sim => }/frv/xoricc.cgs | 0 sim/testsuite/{sim => }/ft32/ChangeLog | 0 sim/testsuite/{sim => }/ft32/allinsn.exp | 0 sim/testsuite/{sim => }/ft32/basic.s | 0 sim/testsuite/{sim => }/ft32/testutils.inc | 0 sim/testsuite/{sim => }/h8300/ChangeLog | 0 sim/testsuite/{sim => }/h8300/addb.s | 0 sim/testsuite/{sim => }/h8300/addl.s | 0 sim/testsuite/{sim => }/h8300/adds.s | 0 sim/testsuite/{sim => }/h8300/addw.s | 0 sim/testsuite/{sim => }/h8300/addx.s | 0 sim/testsuite/{sim => }/h8300/allinsn.exp | 0 sim/testsuite/{sim => }/h8300/andb.s | 0 sim/testsuite/{sim => }/h8300/andl.s | 0 sim/testsuite/{sim => }/h8300/andw.s | 0 sim/testsuite/{sim => }/h8300/band.s | 0 sim/testsuite/{sim => }/h8300/bfld.s | 0 sim/testsuite/{sim => }/h8300/biand.s | 0 sim/testsuite/{sim => }/h8300/bra.s | 0 sim/testsuite/{sim => }/h8300/brabc.s | 0 sim/testsuite/{sim => }/h8300/bset.s | 0 sim/testsuite/{sim => }/h8300/cmpb.s | 0 sim/testsuite/{sim => }/h8300/cmpl.s | 0 sim/testsuite/{sim => }/h8300/cmpw.s | 0 sim/testsuite/{sim => }/h8300/daa.s | 0 sim/testsuite/{sim => }/h8300/das.s | 0 sim/testsuite/{sim => }/h8300/dec.s | 0 sim/testsuite/{sim => }/h8300/div.s | 0 sim/testsuite/{sim => }/h8300/extl.s | 0 sim/testsuite/{sim => }/h8300/extw.s | 0 sim/testsuite/{sim => }/h8300/inc.s | 0 sim/testsuite/{sim => }/h8300/jmp.s | 0 sim/testsuite/{sim => }/h8300/ldc.s | 0 sim/testsuite/{sim => }/h8300/ldm.s | 0 sim/testsuite/{sim => }/h8300/mac.s | 0 sim/testsuite/{sim => }/h8300/mova.s | 0 sim/testsuite/{sim => }/h8300/movb.s | 0 sim/testsuite/{sim => }/h8300/movl.s | 0 sim/testsuite/{sim => }/h8300/movmd.s | 0 sim/testsuite/{sim => }/h8300/movsd.s | 0 sim/testsuite/{sim => }/h8300/movw.s | 0 sim/testsuite/{sim => }/h8300/mul.s | 0 sim/testsuite/{sim => }/h8300/neg.s | 0 sim/testsuite/{sim => }/h8300/nop.s | 0 sim/testsuite/{sim => }/h8300/not.s | 0 sim/testsuite/{sim => }/h8300/orb.s | 0 sim/testsuite/{sim => }/h8300/orl.s | 0 sim/testsuite/{sim => }/h8300/orw.s | 0 sim/testsuite/{sim => }/h8300/rotl.s | 0 sim/testsuite/{sim => }/h8300/rotr.s | 0 sim/testsuite/{sim => }/h8300/rotxl.s | 0 sim/testsuite/{sim => }/h8300/rotxr.s | 0 sim/testsuite/{sim => }/h8300/shal.s | 0 sim/testsuite/{sim => }/h8300/shar.s | 0 sim/testsuite/{sim => }/h8300/shll.s | 0 sim/testsuite/{sim => }/h8300/shlr.s | 0 sim/testsuite/{sim => }/h8300/stack.s | 0 sim/testsuite/{sim => }/h8300/stc.s | 0 sim/testsuite/{sim => }/h8300/subb.s | 0 sim/testsuite/{sim => }/h8300/subl.s | 0 sim/testsuite/{sim => }/h8300/subs.s | 0 sim/testsuite/{sim => }/h8300/subw.s | 0 sim/testsuite/{sim => }/h8300/subx.s | 0 sim/testsuite/{sim => }/h8300/tas.s | 0 sim/testsuite/{sim => }/h8300/testutils.inc | 0 sim/testsuite/{sim => }/h8300/xorb.s | 0 sim/testsuite/{sim => }/h8300/xorl.s | 0 sim/testsuite/{sim => }/h8300/xorw.s | 0 sim/testsuite/{sim => }/iq2000/ChangeLog | 0 sim/testsuite/{sim => }/iq2000/allinsn.exp | 0 sim/testsuite/{sim => }/iq2000/pass.s | 0 sim/testsuite/{sim => }/iq2000/testutils.inc | 0 sim/testsuite/lib/sim-defs.exp | 23 +- sim/testsuite/{sim => }/lm32/ChangeLog | 0 sim/testsuite/{sim => }/lm32/allinsn.exp | 0 sim/testsuite/{sim => }/lm32/pass.s | 0 sim/testsuite/{sim => }/lm32/testutils.inc | 0 sim/testsuite/{sim => }/m32c/ChangeLog | 0 sim/testsuite/{sim => }/m32c/allinsn.exp | 0 sim/testsuite/{sim => }/m32c/blinky.s | 0 sim/testsuite/{sim => }/m32c/fail.s | 0 sim/testsuite/{sim => }/m32c/gloss.s | 0 sim/testsuite/{sim => }/m32c/pass.s | 0 sim/testsuite/{sim => }/m32c/sample.ld | 0 sim/testsuite/{sim => }/m32c/sample.s | 0 sim/testsuite/{sim => }/m32c/sample2.c | 0 sim/testsuite/{sim => }/m32c/testutils.inc | 0 sim/testsuite/m32r-elf/ChangeLog | 18 - sim/testsuite/m32r-elf/Makefile.in | 156 - sim/testsuite/m32r-elf/configure | 2984 ---- sim/testsuite/m32r-elf/configure.ac | 18 - sim/testsuite/m32r-elf/exit47.s | 7 - sim/testsuite/m32r-elf/hello.s | 17 - sim/testsuite/m32r-elf/loop.s | 2 - sim/testsuite/m32r/ChangeLog | 126 + sim/testsuite/{sim => }/m32r/add.cgs | 0 sim/testsuite/{sim => }/m32r/add3.cgs | 0 sim/testsuite/{sim => }/m32r/addi.cgs | 0 sim/testsuite/{sim => }/m32r/addv.cgs | 0 sim/testsuite/{sim => }/m32r/addv3.cgs | 0 sim/testsuite/{sim => }/m32r/addx.cgs | 0 sim/testsuite/{sim => }/m32r/allinsn.exp | 0 sim/testsuite/{sim => }/m32r/and.cgs | 0 sim/testsuite/{sim => }/m32r/and3.cgs | 0 sim/testsuite/{sim => }/m32r/bc24.cgs | 0 sim/testsuite/{sim => }/m32r/bc8.cgs | 0 sim/testsuite/{sim => }/m32r/beq.cgs | 0 sim/testsuite/{sim => }/m32r/beqz.cgs | 0 sim/testsuite/{sim => }/m32r/bgez.cgs | 0 sim/testsuite/{sim => }/m32r/bgtz.cgs | 0 sim/testsuite/{sim => }/m32r/bl24.cgs | 0 sim/testsuite/{sim => }/m32r/bl8.cgs | 0 sim/testsuite/{sim => }/m32r/blez.cgs | 0 sim/testsuite/{sim => }/m32r/bltz.cgs | 0 sim/testsuite/{sim => }/m32r/bnc24.cgs | 0 sim/testsuite/{sim => }/m32r/bnc8.cgs | 0 sim/testsuite/{sim => }/m32r/bne.cgs | 0 sim/testsuite/{sim => }/m32r/bnez.cgs | 0 sim/testsuite/{sim => }/m32r/bra24.cgs | 0 sim/testsuite/{sim => }/m32r/bra8.cgs | 0 sim/testsuite/{sim => }/m32r/cmp.cgs | 0 sim/testsuite/{sim => }/m32r/cmpi.cgs | 0 sim/testsuite/{sim => }/m32r/cmpu.cgs | 0 sim/testsuite/{sim => }/m32r/cmpui.cgs | 0 sim/testsuite/{sim => }/m32r/div.cgs | 0 sim/testsuite/{sim => }/m32r/divu.cgs | 0 sim/testsuite/m32r/exit47.ms | 11 + sim/testsuite/{sim => }/m32r/hello.ms | 0 sim/testsuite/{sim => }/m32r/hw-trap.ms | 0 sim/testsuite/{sim => }/m32r/jl.cgs | 0 sim/testsuite/{sim => }/m32r/jmp.cgs | 0 sim/testsuite/{sim => }/m32r/ld-d.cgs | 0 sim/testsuite/{sim => }/m32r/ld-plus.cgs | 0 sim/testsuite/{sim => }/m32r/ld.cgs | 0 sim/testsuite/{sim => }/m32r/ld24.cgs | 0 sim/testsuite/{sim => }/m32r/ldb-d.cgs | 0 sim/testsuite/{sim => }/m32r/ldb.cgs | 0 sim/testsuite/{sim => }/m32r/ldh-d.cgs | 0 sim/testsuite/{sim => }/m32r/ldh.cgs | 0 sim/testsuite/{sim => }/m32r/ldi16.cgs | 0 sim/testsuite/{sim => }/m32r/ldi8.cgs | 0 sim/testsuite/{sim => }/m32r/ldub-d.cgs | 0 sim/testsuite/{sim => }/m32r/ldub.cgs | 0 sim/testsuite/{sim => }/m32r/lduh-d.cgs | 0 sim/testsuite/{sim => }/m32r/lduh.cgs | 0 sim/testsuite/{sim => }/m32r/lock.cgs | 0 sim/testsuite/{sim => }/m32r/machi.cgs | 0 sim/testsuite/{sim => }/m32r/maclo.cgs | 0 sim/testsuite/{sim => }/m32r/macwhi.cgs | 0 sim/testsuite/{sim => }/m32r/macwlo.cgs | 0 sim/testsuite/{sim => }/m32r/misc.exp | 0 sim/testsuite/{sim => }/m32r/mul.cgs | 0 sim/testsuite/{sim => }/m32r/mulhi.cgs | 0 sim/testsuite/{sim => }/m32r/mullo.cgs | 0 sim/testsuite/{sim => }/m32r/mulwhi.cgs | 0 sim/testsuite/{sim => }/m32r/mulwlo.cgs | 0 sim/testsuite/{sim => }/m32r/mv.cgs | 0 sim/testsuite/{sim => }/m32r/mvfachi.cgs | 0 sim/testsuite/{sim => }/m32r/mvfaclo.cgs | 0 sim/testsuite/{sim => }/m32r/mvfacmi.cgs | 0 sim/testsuite/{sim => }/m32r/mvfc.cgs | 0 sim/testsuite/{sim => }/m32r/mvtachi.cgs | 0 sim/testsuite/{sim => }/m32r/mvtaclo.cgs | 0 sim/testsuite/{sim => }/m32r/mvtc.cgs | 0 sim/testsuite/{sim => }/m32r/neg.cgs | 0 sim/testsuite/{sim => }/m32r/nop.cgs | 0 sim/testsuite/{sim => }/m32r/not.cgs | 0 sim/testsuite/{sim => }/m32r/or.cgs | 0 sim/testsuite/{sim => }/m32r/or3.cgs | 0 sim/testsuite/{sim => }/m32r/rac.cgs | 0 sim/testsuite/{sim => }/m32r/rach.cgs | 0 sim/testsuite/{sim => }/m32r/rem.cgs | 0 sim/testsuite/{sim => }/m32r/remu.cgs | 0 sim/testsuite/{sim => }/m32r/rte.cgs | 0 sim/testsuite/{sim => }/m32r/seth.cgs | 0 sim/testsuite/{sim => }/m32r/sll.cgs | 0 sim/testsuite/{sim => }/m32r/sll3.cgs | 0 sim/testsuite/{sim => }/m32r/slli.cgs | 0 sim/testsuite/{sim => }/m32r/sra.cgs | 0 sim/testsuite/{sim => }/m32r/sra3.cgs | 0 sim/testsuite/{sim => }/m32r/srai.cgs | 0 sim/testsuite/{sim => }/m32r/srl.cgs | 0 sim/testsuite/{sim => }/m32r/srl3.cgs | 0 sim/testsuite/{sim => }/m32r/srli.cgs | 0 sim/testsuite/{sim => }/m32r/st-d.cgs | 0 sim/testsuite/{sim => }/m32r/st-minus.cgs | 0 sim/testsuite/{sim => }/m32r/st-plus.cgs | 0 sim/testsuite/{sim => }/m32r/st.cgs | 0 sim/testsuite/{sim => }/m32r/stb-d.cgs | 0 sim/testsuite/{sim => }/m32r/stb.cgs | 0 sim/testsuite/{sim => }/m32r/sth-d.cgs | 0 sim/testsuite/{sim => }/m32r/sth.cgs | 0 sim/testsuite/{sim => }/m32r/sub.cgs | 0 sim/testsuite/{sim => }/m32r/subv.cgs | 0 sim/testsuite/{sim => }/m32r/subx.cgs | 0 sim/testsuite/{sim => }/m32r/testutils.inc | 0 sim/testsuite/{sim => }/m32r/trap.cgs | 0 sim/testsuite/{sim => }/m32r/unlock.cgs | 0 sim/testsuite/{sim => }/m32r/uread16.ms | 0 sim/testsuite/{sim => }/m32r/uread32.ms | 0 sim/testsuite/{sim => }/m32r/uwrite16.ms | 0 sim/testsuite/{sim => }/m32r/uwrite32.ms | 0 sim/testsuite/{sim => }/m32r/xor.cgs | 0 sim/testsuite/{sim => }/m32r/xor3.cgs | 0 sim/testsuite/{sim => }/m68hc11/ChangeLog | 0 sim/testsuite/{sim => }/m68hc11/allinsn.exp | 0 sim/testsuite/{sim => }/m68hc11/pass.s | 0 sim/testsuite/{sim => }/m68hc11/testutils.inc | 0 sim/testsuite/{sim => }/mcore/ChangeLog | 0 sim/testsuite/{sim => }/mcore/allinsn.exp | 0 sim/testsuite/{sim => }/mcore/fail.s | 0 sim/testsuite/{sim => }/mcore/pass.s | 0 sim/testsuite/{sim => }/mcore/testutils.inc | 0 sim/testsuite/{sim => }/microblaze/ChangeLog | 0 sim/testsuite/{sim => }/microblaze/allinsn.exp | 0 sim/testsuite/{sim => }/microblaze/pass.s | 0 sim/testsuite/{sim => }/microblaze/testutils.inc | 0 sim/testsuite/{sim => }/mips/ChangeLog | 0 sim/testsuite/{sim => }/mips/basic.exp | 0 sim/testsuite/{sim => }/mips/fpu64-ps-sb1.s | 0 sim/testsuite/{sim => }/mips/fpu64-ps.s | 0 sim/testsuite/{sim => }/mips/hilo-hazard-1.s | 0 sim/testsuite/{sim => }/mips/hilo-hazard-2.s | 0 sim/testsuite/{sim => }/mips/hilo-hazard-3.s | 0 sim/testsuite/{sim => }/mips/hilo-hazard-4.s | 0 sim/testsuite/{sim => }/mips/mdmx-ob-sb1.s | 0 sim/testsuite/{sim => }/mips/mdmx-ob.s | 0 sim/testsuite/{sim => }/mips/mips32-dsp.s | 0 sim/testsuite/{sim => }/mips/mips32-dsp2.s | 0 sim/testsuite/{sim => }/mips/sanity.s | 0 sim/testsuite/{sim => }/mips/testutils.inc | 0 sim/testsuite/{sim => }/mips/utils-dsp.inc | 0 sim/testsuite/{sim => }/mips/utils-fpu.inc | 0 sim/testsuite/{sim => }/mips/utils-mdmx.inc | 0 sim/testsuite/mips64el-elf/ChangeLog | 19 - sim/testsuite/mips64el-elf/Makefile.in | 170 - sim/testsuite/mips64el-elf/configure | 2984 ---- sim/testsuite/mips64el-elf/configure.ac | 18 - sim/testsuite/{sim => }/mn10300/ChangeLog | 0 sim/testsuite/{sim => }/mn10300/allinsn.exp | 0 sim/testsuite/{sim => }/mn10300/pass.s | 0 sim/testsuite/{sim => }/mn10300/testutils.inc | 0 sim/testsuite/{sim => }/moxie/ChangeLog | 0 sim/testsuite/{sim => }/moxie/allinsn.exp | 0 sim/testsuite/{sim => }/moxie/pass.s | 0 sim/testsuite/{sim => }/moxie/testutils.inc | 0 sim/testsuite/{sim => }/msp430/ChangeLog | 0 sim/testsuite/{sim => }/msp430/add.s | 0 sim/testsuite/{sim => }/msp430/allinsn.exp | 0 sim/testsuite/{sim => }/msp430/mpyull_hwmult.s | 0 sim/testsuite/{sim => }/msp430/rrux.s | 0 sim/testsuite/{sim => }/msp430/testutils.inc | 0 sim/testsuite/{sim => }/or1k/ChangeLog | 0 sim/testsuite/{sim => }/or1k/add.S | 0 sim/testsuite/{sim => }/or1k/adrp.S | 0 sim/testsuite/{sim => }/or1k/alltests.exp | 0 sim/testsuite/{sim => }/or1k/and.S | 0 sim/testsuite/{sim => }/or1k/basic.S | 0 sim/testsuite/{sim => }/or1k/div.S | 0 sim/testsuite/{sim => }/or1k/ext.S | 0 sim/testsuite/{sim => }/or1k/find.S | 0 sim/testsuite/{sim => }/or1k/flag.S | 0 sim/testsuite/{sim => }/or1k/fpu-unordered.S | 0 sim/testsuite/{sim => }/or1k/fpu.S | 0 sim/testsuite/{sim => }/or1k/fpu64a32-unordered.S | 0 sim/testsuite/{sim => }/or1k/fpu64a32.S | 0 sim/testsuite/{sim => }/or1k/jump.S | 0 sim/testsuite/{sim => }/or1k/load.S | 0 sim/testsuite/{sim => }/or1k/mac.S | 0 sim/testsuite/{sim => }/or1k/mfspr.S | 0 sim/testsuite/{sim => }/or1k/mul.S | 0 sim/testsuite/{sim => }/or1k/or.S | 0 sim/testsuite/{sim => }/or1k/or1k-asm-test-env.h | 0 .../{sim => }/or1k/or1k-asm-test-helpers.h | 0 sim/testsuite/{sim => }/or1k/or1k-asm-test.h | 0 sim/testsuite/{sim => }/or1k/or1k-asm.h | 0 sim/testsuite/{sim => }/or1k/or1k-test.ld | 0 sim/testsuite/{sim => }/or1k/ror.S | 0 sim/testsuite/{sim => }/or1k/shift.S | 0 sim/testsuite/{sim => }/or1k/spr-defs.h | 0 sim/testsuite/{sim => }/or1k/sub.S | 0 sim/testsuite/{sim => }/or1k/xor.S | 0 sim/testsuite/{sim => }/pru/ChangeLog | 0 sim/testsuite/{sim => }/pru/add.s | 0 sim/testsuite/{sim => }/pru/allinsn.exp | 0 sim/testsuite/{sim => }/pru/dmem-zero-pass.s | 0 sim/testsuite/{sim => }/pru/dmem-zero-trap.s | 0 sim/testsuite/{sim => }/pru/dram.s | 0 sim/testsuite/{sim => }/pru/jmp.s | 0 sim/testsuite/{sim => }/pru/lmbd.s | 0 sim/testsuite/{sim => }/pru/loop-imm.s | 0 sim/testsuite/{sim => }/pru/loop-reg.s | 0 sim/testsuite/{sim => }/pru/mul.s | 0 sim/testsuite/{sim => }/pru/subreg.s | 0 sim/testsuite/{sim => }/pru/testutils.inc | 0 sim/testsuite/riscv/ChangeLog | 3 + sim/testsuite/riscv/allinsn.exp | 15 + sim/testsuite/riscv/pass.s | 7 + sim/testsuite/riscv/testutils.inc | 52 + sim/testsuite/{sim => }/sh/ChangeLog | 0 sim/testsuite/{sim => }/sh/add.s | 0 sim/testsuite/{sim => }/sh/allinsn.exp | 0 sim/testsuite/{sim => }/sh/and.s | 0 sim/testsuite/{sim => }/sh/bandor.s | 0 sim/testsuite/{sim => }/sh/bandornot.s | 0 sim/testsuite/{sim => }/sh/bclr.s | 0 sim/testsuite/{sim => }/sh/bld.s | 0 sim/testsuite/{sim => }/sh/bldnot.s | 0 sim/testsuite/{sim => }/sh/bset.s | 0 sim/testsuite/{sim => }/sh/bst.s | 0 sim/testsuite/{sim => }/sh/bxor.s | 0 sim/testsuite/{sim => }/sh/clip.s | 0 sim/testsuite/{sim => }/sh/div.s | 0 sim/testsuite/{sim => }/sh/dmxy.s | 0 sim/testsuite/{sim => }/sh/fabs.s | 0 sim/testsuite/{sim => }/sh/fadd.s | 0 sim/testsuite/{sim => }/sh/fail.s | 0 sim/testsuite/{sim => }/sh/fcmpeq.s | 0 sim/testsuite/{sim => }/sh/fcmpgt.s | 0 sim/testsuite/{sim => }/sh/fcnvds.s | 0 sim/testsuite/{sim => }/sh/fcnvsd.s | 0 sim/testsuite/{sim => }/sh/fdiv.s | 0 sim/testsuite/{sim => }/sh/fipr.s | 0 sim/testsuite/{sim => }/sh/fldi0.s | 0 sim/testsuite/{sim => }/sh/fldi1.s | 0 sim/testsuite/{sim => }/sh/flds.s | 0 sim/testsuite/{sim => }/sh/float.s | 0 sim/testsuite/{sim => }/sh/fmac.s | 0 sim/testsuite/{sim => }/sh/fmov.s | 0 sim/testsuite/{sim => }/sh/fmul.s | 0 sim/testsuite/{sim => }/sh/fneg.s | 0 sim/testsuite/{sim => }/sh/fpchg.s | 0 sim/testsuite/{sim => }/sh/frchg.s | 0 sim/testsuite/{sim => }/sh/fsca.s | 0 sim/testsuite/{sim => }/sh/fschg.s | 0 sim/testsuite/{sim => }/sh/fsqrt.s | 0 sim/testsuite/{sim => }/sh/fsrra.s | 0 sim/testsuite/{sim => }/sh/fsub.s | 0 sim/testsuite/{sim => }/sh/ftrc.s | 0 sim/testsuite/{sim => }/sh/ldrc.s | 0 sim/testsuite/{sim => }/sh/loop.s | 0 sim/testsuite/{sim => }/sh/macl.s | 0 sim/testsuite/{sim => }/sh/macw.s | 0 sim/testsuite/{sim => }/sh/mov.s | 0 sim/testsuite/{sim => }/sh/movi.s | 0 sim/testsuite/{sim => }/sh/movli.s | 0 sim/testsuite/{sim => }/sh/movua.s | 0 sim/testsuite/{sim => }/sh/movxy.s | 0 sim/testsuite/{sim => }/sh/mulr.s | 0 sim/testsuite/{sim => }/sh/pabs.s | 0 sim/testsuite/{sim => }/sh/padd.s | 0 sim/testsuite/{sim => }/sh/paddc.s | 0 sim/testsuite/{sim => }/sh/pand.s | 0 sim/testsuite/{sim => }/sh/pass.s | 0 sim/testsuite/{sim => }/sh/pclr.s | 0 sim/testsuite/{sim => }/sh/pdec.s | 0 sim/testsuite/{sim => }/sh/pdmsb.s | 0 sim/testsuite/{sim => }/sh/pinc.s | 0 sim/testsuite/{sim => }/sh/pmuls.s | 0 sim/testsuite/{sim => }/sh/prnd.s | 0 sim/testsuite/{sim => }/sh/pshai.s | 0 sim/testsuite/{sim => }/sh/pshar.s | 0 sim/testsuite/{sim => }/sh/pshli.s | 0 sim/testsuite/{sim => }/sh/pshlr.s | 0 sim/testsuite/{sim => }/sh/psub.s | 0 sim/testsuite/{sim => }/sh/pswap.s | 0 sim/testsuite/{sim => }/sh/pushpop.s | 0 sim/testsuite/{sim => }/sh/resbank.s | 0 sim/testsuite/{sim => }/sh/sett.s | 0 sim/testsuite/{sim => }/sh/shll.s | 0 sim/testsuite/{sim => }/sh/shll16.s | 0 sim/testsuite/{sim => }/sh/shll2.s | 0 sim/testsuite/{sim => }/sh/shll8.s | 0 sim/testsuite/{sim => }/sh/shlr.s | 0 sim/testsuite/{sim => }/sh/shlr16.s | 0 sim/testsuite/{sim => }/sh/shlr2.s | 0 sim/testsuite/{sim => }/sh/shlr8.s | 0 sim/testsuite/{sim => }/sh/swap.s | 0 sim/testsuite/{sim => }/sh/testutils.inc | 0 sim/testsuite/sim/bfin/ChangeLog | 370 - sim/testsuite/sim/bfin/s21.s | 298 - sim/testsuite/sim/cris/ChangeLog | 193 - sim/testsuite/sim/cris/c/c.exp | 248 - sim/testsuite/sim/cris/c/readlink4.c | 62 - sim/testsuite/sim/cris/hw/rv-n-cris/rvc.exp | 249 - sim/testsuite/sim/frv/ChangeLog | 76 - sim/testsuite/sim/m32r/ChangeLog | 122 - sim/testsuite/sim/sh64/ChangeLog | 21 - sim/testsuite/sim/sh64/compact.exp | 19 - sim/testsuite/sim/sh64/compact/ChangeLog | 26 - sim/testsuite/sim/sh64/compact/add.cgs | 55 - sim/testsuite/sim/sh64/compact/addc.cgs | 90 - sim/testsuite/sim/sh64/compact/addi.cgs | 46 - sim/testsuite/sim/sh64/compact/addv.cgs | 48 - sim/testsuite/sim/sh64/compact/and.cgs | 33 - sim/testsuite/sim/sh64/compact/andb.cgs | 24 - sim/testsuite/sim/sh64/compact/andi.cgs | 43 - sim/testsuite/sim/sh64/compact/bf.cgs | 24 - sim/testsuite/sim/sh64/compact/bfs.cgs | 28 - sim/testsuite/sim/sh64/compact/bra.cgs | 23 - sim/testsuite/sim/sh64/compact/braf.cgs | 24 - sim/testsuite/sim/sh64/compact/brk.cgs | 18 - sim/testsuite/sim/sh64/compact/bsr.cgs | 21 - sim/testsuite/sim/sh64/compact/bsrf.cgs | 22 - sim/testsuite/sim/sh64/compact/bt.cgs | 24 - sim/testsuite/sim/sh64/compact/bts.cgs | 28 - sim/testsuite/sim/sh64/compact/clrmac.cgs | 13 - sim/testsuite/sim/sh64/compact/clrs.cgs | 14 - sim/testsuite/sim/sh64/compact/clrt.cgs | 16 - sim/testsuite/sim/sh64/compact/cmpeq.cgs | 52 - sim/testsuite/sim/sh64/compact/cmpeqi.cgs | 39 - sim/testsuite/sim/sh64/compact/cmpge.cgs | 69 - sim/testsuite/sim/sh64/compact/cmpgt.cgs | 69 - sim/testsuite/sim/sh64/compact/cmphi.cgs | 68 - sim/testsuite/sim/sh64/compact/cmphs.cgs | 59 - sim/testsuite/sim/sh64/compact/cmppl.cgs | 37 - sim/testsuite/sim/sh64/compact/cmppz.cgs | 37 - sim/testsuite/sim/sh64/compact/cmpstr.cgs | 148 - sim/testsuite/sim/sh64/compact/div0s.cgs | 52 - sim/testsuite/sim/sh64/compact/div0u.cgs | 21 - sim/testsuite/sim/sh64/compact/div1.cgs | 52 - sim/testsuite/sim/sh64/compact/dmulsl.cgs | 115 - sim/testsuite/sim/sh64/compact/dmulul.cgs | 53 - sim/testsuite/sim/sh64/compact/dt.cgs | 42 - sim/testsuite/sim/sh64/compact/extsb.cgs | 29 - sim/testsuite/sim/sh64/compact/extsw.cgs | 32 - sim/testsuite/sim/sh64/compact/extub.cgs | 31 - sim/testsuite/sim/sh64/compact/extuw.cgs | 31 - sim/testsuite/sim/sh64/compact/fabs.cgs | 88 - sim/testsuite/sim/sh64/compact/fadd.cgs | 31 - sim/testsuite/sim/sh64/compact/fcmpeq.cgs | 88 - sim/testsuite/sim/sh64/compact/fcmpgt.cgs | 95 - sim/testsuite/sim/sh64/compact/fcnvds.cgs | 13 - sim/testsuite/sim/sh64/compact/fcnvsd.cgs | 27 - sim/testsuite/sim/sh64/compact/fdiv.cgs | 83 - sim/testsuite/sim/sh64/compact/fipr.cgs | 44 - sim/testsuite/sim/sh64/compact/fldi0.cgs | 17 - sim/testsuite/sim/sh64/compact/fldi1.cgs | 17 - sim/testsuite/sim/sh64/compact/flds.cgs | 26 - sim/testsuite/sim/sh64/compact/float.cgs | 80 - sim/testsuite/sim/sh64/compact/fmac.cgs | 78 - sim/testsuite/sim/sh64/compact/fmov.cgs | 273 - sim/testsuite/sim/sh64/compact/fmul.cgs | 121 - sim/testsuite/sim/sh64/compact/fneg.cgs | 83 - sim/testsuite/sim/sh64/compact/frchg.cgs | 13 - sim/testsuite/sim/sh64/compact/fschg.cgs | 13 - sim/testsuite/sim/sh64/compact/fsqrt.cgs | 93 - sim/testsuite/sim/sh64/compact/fsts.cgs | 11 - sim/testsuite/sim/sh64/compact/fsub.cgs | 120 - sim/testsuite/sim/sh64/compact/ftrc.cgs | 132 - sim/testsuite/sim/sh64/compact/ftrv.cgs | 74 - sim/testsuite/sim/sh64/compact/jmp.cgs | 29 - sim/testsuite/sim/sh64/compact/jsr.cgs | 29 - sim/testsuite/sim/sh64/compact/ldc-gbr.cgs | 22 - sim/testsuite/sim/sh64/compact/ldcl-gbr.cgs | 28 - sim/testsuite/sim/sh64/compact/lds-fpscr.cgs | 22 - sim/testsuite/sim/sh64/compact/lds-fpul.cgs | 17 - sim/testsuite/sim/sh64/compact/lds-mach.cgs | 23 - sim/testsuite/sim/sh64/compact/lds-macl.cgs | 23 - sim/testsuite/sim/sh64/compact/lds-pr.cgs | 23 - sim/testsuite/sim/sh64/compact/ldsl-fpscr.cgs | 43 - sim/testsuite/sim/sh64/compact/ldsl-fpul.cgs | 27 - sim/testsuite/sim/sh64/compact/ldsl-mach.cgs | 26 - sim/testsuite/sim/sh64/compact/ldsl-macl.cgs | 26 - sim/testsuite/sim/sh64/compact/ldsl-pr.cgs | 28 - sim/testsuite/sim/sh64/compact/macl.cgs | 76 - sim/testsuite/sim/sh64/compact/macw.cgs | 70 - sim/testsuite/sim/sh64/compact/mov.cgs | 40 - sim/testsuite/sim/sh64/compact/mova.cgs | 29 - sim/testsuite/sim/sh64/compact/movb1.cgs | 27 - sim/testsuite/sim/sh64/compact/movb10.cgs | 25 - sim/testsuite/sim/sh64/compact/movb2.cgs | 34 - sim/testsuite/sim/sh64/compact/movb3.cgs | 30 - sim/testsuite/sim/sh64/compact/movb4.cgs | 28 - sim/testsuite/sim/sh64/compact/movb5.cgs | 25 - sim/testsuite/sim/sh64/compact/movb6.cgs | 26 - sim/testsuite/sim/sh64/compact/movb7.cgs | 35 - sim/testsuite/sim/sh64/compact/movb8.cgs | 27 - sim/testsuite/sim/sh64/compact/movb9.cgs | 27 - sim/testsuite/sim/sh64/compact/movcal.cgs | 28 - sim/testsuite/sim/sh64/compact/movi.cgs | 39 - sim/testsuite/sim/sh64/compact/movl1.cgs | 31 - sim/testsuite/sim/sh64/compact/movl10.cgs | 34 - sim/testsuite/sim/sh64/compact/movl11.cgs | 32 - sim/testsuite/sim/sh64/compact/movl2.cgs | 43 - sim/testsuite/sim/sh64/compact/movl3.cgs | 36 - sim/testsuite/sim/sh64/compact/movl4.cgs | 38 - sim/testsuite/sim/sh64/compact/movl5.cgs | 37 - sim/testsuite/sim/sh64/compact/movl6.cgs | 25 - sim/testsuite/sim/sh64/compact/movl7.cgs | 37 - sim/testsuite/sim/sh64/compact/movl8.cgs | 24 - sim/testsuite/sim/sh64/compact/movl9.cgs | 24 - sim/testsuite/sim/sh64/compact/movt.cgs | 28 - sim/testsuite/sim/sh64/compact/movw1.cgs | 29 - sim/testsuite/sim/sh64/compact/movw10.cgs | 32 - sim/testsuite/sim/sh64/compact/movw11.cgs | 35 - sim/testsuite/sim/sh64/compact/movw2.cgs | 36 - sim/testsuite/sim/sh64/compact/movw3.cgs | 31 - sim/testsuite/sim/sh64/compact/movw4.cgs | 31 - sim/testsuite/sim/sh64/compact/movw5.cgs | 32 - sim/testsuite/sim/sh64/compact/movw6.cgs | 30 - sim/testsuite/sim/sh64/compact/movw7.cgs | 36 - sim/testsuite/sim/sh64/compact/movw8.cgs | 31 - sim/testsuite/sim/sh64/compact/movw9.cgs | 33 - sim/testsuite/sim/sh64/compact/mull.cgs | 64 - sim/testsuite/sim/sh64/compact/mulsw.cgs | 91 - sim/testsuite/sim/sh64/compact/muluw.cgs | 96 - sim/testsuite/sim/sh64/compact/neg.cgs | 55 - sim/testsuite/sim/sh64/compact/negc.cgs | 66 - sim/testsuite/sim/sh64/compact/nop.cgs | 13 - sim/testsuite/sim/sh64/compact/not.cgs | 47 - sim/testsuite/sim/sh64/compact/ocbi.cgs | 14 - sim/testsuite/sim/sh64/compact/ocbp.cgs | 15 - sim/testsuite/sim/sh64/compact/ocbwb.cgs | 15 - sim/testsuite/sim/sh64/compact/or.cgs | 43 - sim/testsuite/sim/sh64/compact/orb.cgs | 24 - sim/testsuite/sim/sh64/compact/ori.cgs | 40 - sim/testsuite/sim/sh64/compact/pref.cgs | 15 - sim/testsuite/sim/sh64/compact/rotcl.cgs | 121 - sim/testsuite/sim/sh64/compact/rotcr.cgs | 103 - sim/testsuite/sim/sh64/compact/rotl.cgs | 62 - sim/testsuite/sim/sh64/compact/rotr.cgs | 55 - sim/testsuite/sim/sh64/compact/rts.cgs | 24 - sim/testsuite/sim/sh64/compact/sets.cgs | 13 - sim/testsuite/sim/sh64/compact/sett.cgs | 16 - sim/testsuite/sim/sh64/compact/shad.cgs | 58 - sim/testsuite/sim/sh64/compact/shal.cgs | 57 - sim/testsuite/sim/sh64/compact/shar.cgs | 40 - sim/testsuite/sim/sh64/compact/shld.cgs | 48 - sim/testsuite/sim/sh64/compact/shll.cgs | 57 - sim/testsuite/sim/sh64/compact/shll16.cgs | 44 - sim/testsuite/sim/sh64/compact/shll2.cgs | 40 - sim/testsuite/sim/sh64/compact/shll8.cgs | 38 - sim/testsuite/sim/sh64/compact/shlr.cgs | 33 - sim/testsuite/sim/sh64/compact/shlr16.cgs | 14 - sim/testsuite/sim/sh64/compact/shlr2.cgs | 14 - sim/testsuite/sim/sh64/compact/shlr8.cgs | 14 - sim/testsuite/sim/sh64/compact/stc-gbr.cgs | 21 - sim/testsuite/sim/sh64/compact/stcl-gbr.cgs | 27 - sim/testsuite/sim/sh64/compact/sts-fpscr.cgs | 23 - sim/testsuite/sim/sh64/compact/sts-fpul.cgs | 14 - sim/testsuite/sim/sh64/compact/sts-mach.cgs | 22 - sim/testsuite/sim/sh64/compact/sts-macl.cgs | 21 - sim/testsuite/sim/sh64/compact/sts-pr.cgs | 22 - sim/testsuite/sim/sh64/compact/stsl-fpscr.cgs | 28 - sim/testsuite/sim/sh64/compact/stsl-fpul.cgs | 27 - sim/testsuite/sim/sh64/compact/stsl-mach.cgs | 42 - sim/testsuite/sim/sh64/compact/stsl-macl.cgs | 42 - sim/testsuite/sim/sh64/compact/stsl-pr.cgs | 42 - sim/testsuite/sim/sh64/compact/sub.cgs | 68 - sim/testsuite/sim/sh64/compact/subc.cgs | 109 - sim/testsuite/sim/sh64/compact/subv.cgs | 55 - sim/testsuite/sim/sh64/compact/swapb.cgs | 44 - sim/testsuite/sim/sh64/compact/swapw.cgs | 43 - sim/testsuite/sim/sh64/compact/tasb.cgs | 26 - sim/testsuite/sim/sh64/compact/testutils.inc | 49 - sim/testsuite/sim/sh64/compact/trapa.cgs | 13 - sim/testsuite/sim/sh64/compact/tst.cgs | 62 - sim/testsuite/sim/sh64/compact/tstb.cgs | 30 - sim/testsuite/sim/sh64/compact/tsti.cgs | 32 - sim/testsuite/sim/sh64/compact/xor.cgs | 70 - sim/testsuite/sim/sh64/compact/xorb.cgs | 24 - sim/testsuite/sim/sh64/compact/xori.cgs | 50 - sim/testsuite/sim/sh64/compact/xtrct.cgs | 46 - sim/testsuite/sim/sh64/interwork.exp | 20 - sim/testsuite/sim/sh64/media.exp | 19 - sim/testsuite/sim/sh64/media/ChangeLog | 102 - sim/testsuite/sim/sh64/media/add.cgs | 47 - sim/testsuite/sim/sh64/media/addi.cgs | 37 - sim/testsuite/sim/sh64/media/addil.cgs | 49 - sim/testsuite/sim/sh64/media/addl.cgs | 61 - sim/testsuite/sim/sh64/media/addzl.cgs | 39 - sim/testsuite/sim/sh64/media/alloco.cgs | 10 - sim/testsuite/sim/sh64/media/and.cgs | 68 - sim/testsuite/sim/sh64/media/andc.cgs | 50 - sim/testsuite/sim/sh64/media/andi.cgs | 46 - sim/testsuite/sim/sh64/media/beq.cgs | 52 - sim/testsuite/sim/sh64/media/beqi.cgs | 40 - sim/testsuite/sim/sh64/media/bge.cgs | 40 - sim/testsuite/sim/sh64/media/bgeu.cgs | 47 - sim/testsuite/sim/sh64/media/bgt.cgs | 32 - sim/testsuite/sim/sh64/media/bgtu.cgs | 36 - sim/testsuite/sim/sh64/media/blink.cgs | 17 - sim/testsuite/sim/sh64/media/bne.cgs | 23 - sim/testsuite/sim/sh64/media/bnei.cgs | 23 - sim/testsuite/sim/sh64/media/brk.cgs | 11 - sim/testsuite/sim/sh64/media/byterev.cgs | 67 - sim/testsuite/sim/sh64/media/cmpeq.cgs | 42 - sim/testsuite/sim/sh64/media/cmpgt.cgs | 43 - sim/testsuite/sim/sh64/media/cmpgtu.cgs | 43 - sim/testsuite/sim/sh64/media/cmveq.cgs | 32 - sim/testsuite/sim/sh64/media/cmvne.cgs | 32 - sim/testsuite/sim/sh64/media/fabsd.cgs | 39 - sim/testsuite/sim/sh64/media/fabss.cgs | 39 - sim/testsuite/sim/sh64/media/faddd.cgs | 33 - sim/testsuite/sim/sh64/media/fadds.cgs | 34 - sim/testsuite/sim/sh64/media/fcmpeqd.cgs | 36 - sim/testsuite/sim/sh64/media/fcmpeqs.cgs | 36 - sim/testsuite/sim/sh64/media/fcmpged.cgs | 46 - sim/testsuite/sim/sh64/media/fcmpges.cgs | 46 - sim/testsuite/sim/sh64/media/fcmpgtd.cgs | 36 - sim/testsuite/sim/sh64/media/fcmpgts.cgs | 36 - sim/testsuite/sim/sh64/media/fcmpund.cgs | 26 - sim/testsuite/sim/sh64/media/fcmpuns.cgs | 26 - sim/testsuite/sim/sh64/media/fcnvds.cgs | 27 - sim/testsuite/sim/sh64/media/fcnvsd.cgs | 27 - sim/testsuite/sim/sh64/media/fdivd.cgs | 39 - sim/testsuite/sim/sh64/media/fdivs.cgs | 39 - sim/testsuite/sim/sh64/media/fgetscr.cgs | 14 - sim/testsuite/sim/sh64/media/fiprs.cgs | 42 - sim/testsuite/sim/sh64/media/fldd.cgs | 13 - sim/testsuite/sim/sh64/media/fldp.cgs | 16 - sim/testsuite/sim/sh64/media/flds.cgs | 13 - sim/testsuite/sim/sh64/media/fldxd.cgs | 16 - sim/testsuite/sim/sh64/media/fldxp.cgs | 22 - sim/testsuite/sim/sh64/media/fldxs.cgs | 16 - sim/testsuite/sim/sh64/media/floatld.cgs | 12 - sim/testsuite/sim/sh64/media/floatls.cgs | 12 - sim/testsuite/sim/sh64/media/floatqd.cgs | 12 - sim/testsuite/sim/sh64/media/floatqs.cgs | 12 - sim/testsuite/sim/sh64/media/fmacs.cgs | 39 - sim/testsuite/sim/sh64/media/fmovd.cgs | 24 - sim/testsuite/sim/sh64/media/fmovdq.cgs | 23 - sim/testsuite/sim/sh64/media/fmovls.cgs | 26 - sim/testsuite/sim/sh64/media/fmovqd.cgs | 22 - sim/testsuite/sim/sh64/media/fmovs.cgs | 24 - sim/testsuite/sim/sh64/media/fmovsl.cgs | 21 - sim/testsuite/sim/sh64/media/fmuld.cgs | 30 - sim/testsuite/sim/sh64/media/fmuls.cgs | 31 - sim/testsuite/sim/sh64/media/fnegd.cgs | 35 - sim/testsuite/sim/sh64/media/fnegs.cgs | 35 - sim/testsuite/sim/sh64/media/fputscr.cgs | 14 - sim/testsuite/sim/sh64/media/fsqrtd.cgs | 27 - sim/testsuite/sim/sh64/media/fsqrts.cgs | 27 - sim/testsuite/sim/sh64/media/fstd.cgs | 34 - sim/testsuite/sim/sh64/media/fstp.cgs | 14 - sim/testsuite/sim/sh64/media/fsts.cgs | 34 - sim/testsuite/sim/sh64/media/fstxd.cgs | 31 - sim/testsuite/sim/sh64/media/fstxp.cgs | 14 - sim/testsuite/sim/sh64/media/fstxs.cgs | 30 - sim/testsuite/sim/sh64/media/fsubd.cgs | 36 - sim/testsuite/sim/sh64/media/fsubs.cgs | 36 - sim/testsuite/sim/sh64/media/ftrcdl.cgs | 26 - sim/testsuite/sim/sh64/media/ftrcdq.cgs | 24 - sim/testsuite/sim/sh64/media/ftrcsl.cgs | 26 - sim/testsuite/sim/sh64/media/ftrcsq.cgs | 25 - sim/testsuite/sim/sh64/media/ftrvs.cgs | 67 - sim/testsuite/sim/sh64/media/getcfg.cgs | 10 - sim/testsuite/sim/sh64/media/getcon.cgs | 29 - sim/testsuite/sim/sh64/media/gettr.cgs | 48 - sim/testsuite/sim/sh64/media/icbi.cgs | 10 - sim/testsuite/sim/sh64/media/ldb.cgs | 21 - sim/testsuite/sim/sh64/media/ldhil.cgs | 14 - sim/testsuite/sim/sh64/media/ldhiq.cgs | 14 - sim/testsuite/sim/sh64/media/ldl.cgs | 21 - sim/testsuite/sim/sh64/media/ldlol.cgs | 14 - sim/testsuite/sim/sh64/media/ldloq.cgs | 14 - sim/testsuite/sim/sh64/media/ldq.cgs | 21 - sim/testsuite/sim/sh64/media/ldub.cgs | 22 - sim/testsuite/sim/sh64/media/lduw.cgs | 22 - sim/testsuite/sim/sh64/media/ldw.cgs | 21 - sim/testsuite/sim/sh64/media/ldxb.cgs | 28 - sim/testsuite/sim/sh64/media/ldxl.cgs | 28 - sim/testsuite/sim/sh64/media/ldxq.cgs | 28 - sim/testsuite/sim/sh64/media/ldxub.cgs | 28 - sim/testsuite/sim/sh64/media/ldxuw.cgs | 29 - sim/testsuite/sim/sh64/media/ldxw.cgs | 29 - sim/testsuite/sim/sh64/media/mabsl.cgs | 39 - sim/testsuite/sim/sh64/media/mabsw.cgs | 38 - sim/testsuite/sim/sh64/media/maddl.cgs | 29 - sim/testsuite/sim/sh64/media/maddsl.cgs | 14 - sim/testsuite/sim/sh64/media/maddsub.cgs | 14 - sim/testsuite/sim/sh64/media/maddsw.cgs | 14 - sim/testsuite/sim/sh64/media/maddw.cgs | 29 - sim/testsuite/sim/sh64/media/mcmpeqb.cgs | 14 - sim/testsuite/sim/sh64/media/mcmpeql.cgs | 14 - sim/testsuite/sim/sh64/media/mcmpeqw.cgs | 14 - sim/testsuite/sim/sh64/media/mcmpgtl.cgs | 14 - sim/testsuite/sim/sh64/media/mcmpgtub.cgs | 14 - sim/testsuite/sim/sh64/media/mcmpgtw.cgs | 14 - sim/testsuite/sim/sh64/media/mcmv.cgs | 14 - sim/testsuite/sim/sh64/media/mcnvslw.cgs | 14 - sim/testsuite/sim/sh64/media/mcnvswb.cgs | 14 - sim/testsuite/sim/sh64/media/mcnvswub.cgs | 14 - sim/testsuite/sim/sh64/media/mextr1.cgs | 67 - sim/testsuite/sim/sh64/media/mextr2.cgs | 67 - sim/testsuite/sim/sh64/media/mextr3.cgs | 67 - sim/testsuite/sim/sh64/media/mextr4.cgs | 67 - sim/testsuite/sim/sh64/media/mextr5.cgs | 67 - sim/testsuite/sim/sh64/media/mextr6.cgs | 67 - sim/testsuite/sim/sh64/media/mextr7.cgs | 67 - sim/testsuite/sim/sh64/media/mmacfxwl.cgs | 14 - sim/testsuite/sim/sh64/media/mmacnfx-wl.cgs | 14 - sim/testsuite/sim/sh64/media/mmulfxl.cgs | 14 - sim/testsuite/sim/sh64/media/mmulfxrpw.cgs | 14 - sim/testsuite/sim/sh64/media/mmulfxw.cgs | 14 - sim/testsuite/sim/sh64/media/mmulhiwl.cgs | 14 - sim/testsuite/sim/sh64/media/mmull.cgs | 14 - sim/testsuite/sim/sh64/media/mmullowl.cgs | 14 - sim/testsuite/sim/sh64/media/mmulsumwq.cgs | 14 - sim/testsuite/sim/sh64/media/mmulw.cgs | 14 - sim/testsuite/sim/sh64/media/movi.cgs | 29 - sim/testsuite/sim/sh64/media/mpermw.cgs | 51 - sim/testsuite/sim/sh64/media/msadubq.cgs | 14 - sim/testsuite/sim/sh64/media/mshaldsl.cgs | 14 - sim/testsuite/sim/sh64/media/mshaldsw.cgs | 14 - sim/testsuite/sim/sh64/media/mshardl.cgs | 14 - sim/testsuite/sim/sh64/media/mshardsq.cgs | 14 - sim/testsuite/sim/sh64/media/mshardw.cgs | 14 - sim/testsuite/sim/sh64/media/mshfhib.cgs | 14 - sim/testsuite/sim/sh64/media/mshfhil.cgs | 14 - sim/testsuite/sim/sh64/media/mshfhiw.cgs | 14 - sim/testsuite/sim/sh64/media/mshflob.cgs | 14 - sim/testsuite/sim/sh64/media/mshflol.cgs | 14 - sim/testsuite/sim/sh64/media/mshflow.cgs | 14 - sim/testsuite/sim/sh64/media/mshlldl.cgs | 14 - sim/testsuite/sim/sh64/media/mshlldw.cgs | 14 - sim/testsuite/sim/sh64/media/mshlrdl.cgs | 14 - sim/testsuite/sim/sh64/media/mshlrdw.cgs | 14 - sim/testsuite/sim/sh64/media/msubl.cgs | 14 - sim/testsuite/sim/sh64/media/msubsl.cgs | 14 - sim/testsuite/sim/sh64/media/msubsub.cgs | 14 - sim/testsuite/sim/sh64/media/msubsw.cgs | 14 - sim/testsuite/sim/sh64/media/msubw.cgs | 14 - sim/testsuite/sim/sh64/media/mulsl.cgs | 54 - sim/testsuite/sim/sh64/media/mulul.cgs | 54 - sim/testsuite/sim/sh64/media/nop.cgs | 10 - sim/testsuite/sim/sh64/media/nsb.cgs | 66 - sim/testsuite/sim/sh64/media/ocbi.cgs | 10 - sim/testsuite/sim/sh64/media/ocbp.cgs | 10 - sim/testsuite/sim/sh64/media/ocbwb.cgs | 10 - sim/testsuite/sim/sh64/media/or.cgs | 44 - sim/testsuite/sim/sh64/media/ori.cgs | 41 - sim/testsuite/sim/sh64/media/prefi.cgs | 10 - sim/testsuite/sim/sh64/media/pta.cgs | 26 - sim/testsuite/sim/sh64/media/ptabs.cgs | 25 - sim/testsuite/sim/sh64/media/ptb.cgs | 29 - sim/testsuite/sim/sh64/media/ptrel.cgs | 22 - sim/testsuite/sim/sh64/media/putcfg.cgs | 10 - sim/testsuite/sim/sh64/media/putcon.cgs | 30 - sim/testsuite/sim/sh64/media/rte.cgs | 11 - sim/testsuite/sim/sh64/media/shard.cgs | 30 - sim/testsuite/sim/sh64/media/shardl.cgs | 45 - sim/testsuite/sim/sh64/media/shari.cgs | 28 - sim/testsuite/sim/sh64/media/sharil.cgs | 45 - sim/testsuite/sim/sh64/media/shlld.cgs | 36 - sim/testsuite/sim/sh64/media/shlldl.cgs | 34 - sim/testsuite/sim/sh64/media/shlli.cgs | 30 - sim/testsuite/sim/sh64/media/shllil.cgs | 14 - sim/testsuite/sim/sh64/media/shlrd.cgs | 30 - sim/testsuite/sim/sh64/media/shlrdl.cgs | 37 - sim/testsuite/sim/sh64/media/shlri.cgs | 28 - sim/testsuite/sim/sh64/media/shlril.cgs | 14 - sim/testsuite/sim/sh64/media/shori.cgs | 35 - sim/testsuite/sim/sh64/media/sleep.cgs | 10 - sim/testsuite/sim/sh64/media/stb.cgs | 26 - sim/testsuite/sim/sh64/media/sthil.cgs | 55 - sim/testsuite/sim/sh64/media/sthiq.cgs | 79 - sim/testsuite/sim/sh64/media/stl.cgs | 26 - sim/testsuite/sim/sh64/media/stlol.cgs | 14 - sim/testsuite/sim/sh64/media/stloq.cgs | 14 - sim/testsuite/sim/sh64/media/stq.cgs | 26 - sim/testsuite/sim/sh64/media/stw.cgs | 26 - sim/testsuite/sim/sh64/media/stxb.cgs | 29 - sim/testsuite/sim/sh64/media/stxl.cgs | 29 - sim/testsuite/sim/sh64/media/stxq.cgs | 29 - sim/testsuite/sim/sh64/media/stxw.cgs | 29 - sim/testsuite/sim/sh64/media/sub.cgs | 42 - sim/testsuite/sim/sh64/media/subl.cgs | 38 - sim/testsuite/sim/sh64/media/swapq.cgs | 36 - sim/testsuite/sim/sh64/media/synci.cgs | 10 - sim/testsuite/sim/sh64/media/synco.cgs | 10 - sim/testsuite/sim/sh64/media/testutils.inc | 51 - sim/testsuite/sim/sh64/media/trapa.cgs | 11 - sim/testsuite/sim/sh64/media/xor.cgs | 54 - sim/testsuite/sim/sh64/media/xori.cgs | 48 - sim/testsuite/sim/sh64/misc/fr-dr.s | 22 - sim/testsuite/{sim => }/v850/ChangeLog | 0 sim/testsuite/{sim => }/v850/allinsns.exp | 0 sim/testsuite/{sim => }/v850/bsh.cgs | 0 sim/testsuite/{sim => }/v850/div.cgs | 0 sim/testsuite/{sim => }/v850/divh.cgs | 0 sim/testsuite/{sim => }/v850/divh_3.cgs | 0 sim/testsuite/{sim => }/v850/divhu.cgs | 0 sim/testsuite/{sim => }/v850/divu.cgs | 0 sim/testsuite/{sim => }/v850/sar.cgs | 0 sim/testsuite/{sim => }/v850/satadd.cgs | 0 sim/testsuite/{sim => }/v850/satsub.cgs | 0 sim/testsuite/{sim => }/v850/satsubi.cgs | 0 sim/testsuite/{sim => }/v850/satsubr.cgs | 0 sim/testsuite/{sim => }/v850/shl.cgs | 0 sim/testsuite/{sim => }/v850/shr.cgs | 0 sim/testsuite/{sim => }/v850/testutils.cgs | 0 sim/testsuite/{sim => }/v850/testutils.inc | 0 sim/v850/ChangeLog | 42 +- sim/v850/config.in | 6 - sim/v850/configure | 343 +- sim/v850/configure.ac | 1 - sim/v850/interp.c | 11 - sim/v850/simops.c | 14 +- src-release.sh | 68 +- zlib/ChangeLog.bin-gdb | 9 + zlib/configure | 35 +- 4831 files changed, 92030 insertions(+), 150005 deletions(-) create mode 100644 config/jobserver.m4 delete mode 100644 gas/config/te-symbian.h delete mode 100644 gas/testsuite/gas/aarch64/csre-invalid.d delete mode 100644 gas/testsuite/gas/aarch64/csre-invalid.s delete mode 100644 gas/testsuite/gas/aarch64/csre.d delete mode 100644 gas/testsuite/gas/aarch64/csre_csr-invalid.d delete mode 100644 gas/testsuite/gas/aarch64/csre_csr-invalid.l delete mode 100644 gas/testsuite/gas/aarch64/csre_csr-invalid.s delete mode 100644 gas/testsuite/gas/aarch64/csre_csr.d delete mode 100644 gas/testsuite/gas/aarch64/csre_csr.s delete mode 100644 gas/testsuite/gas/all/byte.d delete mode 100644 gas/testsuite/gas/all/byte.l delete mode 100644 gas/testsuite/gas/all/byte.s create mode 100644 gas/testsuite/gas/all/pr27381.d create mode 100644 gas/testsuite/gas/all/pr27381.err create mode 100644 gas/testsuite/gas/all/pr27381.s create mode 100644 gas/testsuite/gas/all/pr27384.d create mode 100644 gas/testsuite/gas/all/pr27384.err create mode 100644 gas/testsuite/gas/all/pr27384.s create mode 100644 gas/testsuite/gas/elf/pr27228.d create mode 100644 gas/testsuite/gas/elf/pr27228.s create mode 100644 gas/testsuite/gas/elf/pr27355.d create mode 100644 gas/testsuite/gas/elf/pr27355.err create mode 100644 gas/testsuite/gas/elf/pr27355.s delete mode 100644 gas/testsuite/gas/elf/warn-2.s create mode 100644 gas/testsuite/gas/i386/no-got.d create mode 100644 gas/testsuite/gas/i386/no-got.s create mode 100644 gas/testsuite/gas/i386/pr27198.d create mode 100644 gas/testsuite/gas/i386/pr27198.err create mode 100644 gas/testsuite/gas/i386/pr27198.s create mode 100644 gas/testsuite/gas/i386/x86-64-no-got.d create mode 100644 gas/testsuite/gas/i386/x86-64-no-got.s create mode 100644 gas/testsuite/gas/nios2/relax.d create mode 100644 gas/testsuite/gas/nios2/relax.s create mode 100644 gas/testsuite/gas/ppc/rop-checks.d create mode 100644 gas/testsuite/gas/ppc/rop-checks.l create mode 100644 gas/testsuite/gas/ppc/rop-checks.s create mode 100644 gas/testsuite/gas/ppc/rop.d create mode 100644 gas/testsuite/gas/ppc/rop.s delete mode 100644 gas/testsuite/gas/riscv/bitmanip-insns-32.d delete mode 100644 gas/testsuite/gas/riscv/bitmanip-insns-64.d delete mode 100644 gas/testsuite/gas/riscv/bitmanip-insns.s create mode 100644 gdb/testsuite/gdb.ada/local-enum.exp create mode 100644 gdb/testsuite/gdb.ada/local-enum/local.adb create mode 100644 gdb/testsuite/gdb.ada/voidctx.exp create mode 100644 gdb/testsuite/gdb.ada/voidctx/pck.adb create mode 100644 gdb/testsuite/gdb.ada/voidctx/pck.ads create mode 100644 gdb/testsuite/gdb.ada/voidctx/voidctx.adb create mode 100644 gdb/testsuite/gdb.arch/amd64-stap-expressions.S create mode 100644 gdb/testsuite/gdb.arch/amd64-stap-expressions.exp create mode 100644 gdb/testsuite/gdb.base/inferior-noarg.c create mode 100644 gdb/testsuite/gdb.base/inferior-noarg.exp create mode 100644 gdb/testsuite/gdb.dwarf2/dw2-step-out-of-function-no-stmt.c create mode 100644 gdb/testsuite/gdb.dwarf2/dw2-step-out-of-function-no-stmt.exp create mode 100644 gdb/testsuite/gdb.dwarf2/loclists-multiple-cus.c create mode 100644 gdb/testsuite/gdb.dwarf2/loclists-multiple-cus.exp create mode 100644 gdb/testsuite/gdb.dwarf2/loclists-sec-offset.c create mode 100644 gdb/testsuite/gdb.dwarf2/loclists-sec-offset.exp create mode 100644 gdb/testsuite/gdb.dwarf2/rnglists-multiple-cus.exp create mode 100644 gdb/testsuite/gdb.dwarf2/rnglists-sec-offset.exp create mode 100644 gdb/testsuite/gdb.python/tui-window-disabled.c create mode 100644 gdb/testsuite/gdb.python/tui-window-disabled.exp create mode 100644 gdb/testsuite/gdb.python/tui-window-disabled.py create mode 100644 gdb/testsuite/gdb.server/stop-reply-no-thread-multi.c create mode 100644 gdb/testsuite/gdb.server/stop-reply-no-thread-multi.exp create mode 100644 gdb/testsuite/gdb.threads/attach-non-stop.c create mode 100644 gdb/testsuite/gdb.threads/attach-non-stop.exp create mode 100644 gdb/testsuite/gdb.threads/detach-step-over.c create mode 100644 gdb/testsuite/gdb.threads/detach-step-over.exp create mode 100644 gdb/testsuite/gdb.tui/scroll.exp create mode 100644 gdb/tui/tui-location.c create mode 100644 gdb/tui/tui-location.h create mode 100644 gdb/unittests/gdb_tilde_expand-selftests.c create mode 100644 gnulib/import/basename-lgpl.h create mode 100644 gnulib/import/eloop-threshold.h create mode 100644 gnulib/import/free.c create mode 100644 gnulib/import/idx.h delete mode 100644 gnulib/import/localtime-buffer.c delete mode 100644 gnulib/import/localtime-buffer.h create mode 100644 gnulib/import/m4/clock_time.m4 delete mode 100644 gnulib/import/m4/dirname.m4 create mode 100644 gnulib/import/m4/free.m4 delete mode 100644 gnulib/import/m4/inttypes-pri.m4 delete mode 100644 gnulib/import/m4/localtime-buffer.m4 create mode 100644 gnulib/import/m4/pid_t.m4 create mode 100644 gnulib/import/m4/pipe.m4 create mode 100644 gnulib/import/malloc/scratch_buffer_dupfree.c create mode 100644 gnulib/import/pipe.c create mode 100644 include/gdb/sim-riscv.h delete mode 100644 ld/emulparams/armsymbian.sh create mode 100644 ld/emulparams/x86-report-relative.sh delete mode 100644 ld/scripttempl/armbpabi.sc delete mode 100644 ld/testsuite/ld-arm/symbian-seg1.d delete mode 100644 ld/testsuite/ld-arm/symbian-seg1.s create mode 100644 ld/testsuite/ld-elf/pr27259.d create mode 100644 ld/testsuite/ld-elf/pr27259.s create mode 100644 ld/testsuite/ld-i386/pr27193.dd create mode 100644 ld/testsuite/ld-i386/pr27193a.o.bz2 create mode 100644 ld/testsuite/ld-i386/pr27193b.s create mode 100644 ld/testsuite/ld-i386/report-reloc-1.d create mode 100644 ld/testsuite/ld-i386/report-reloc-1.l create mode 100644 ld/testsuite/ld-i386/report-reloc-1.s create mode 100644 ld/testsuite/ld-plugin/pr15146.d create mode 100644 ld/testsuite/ld-plugin/pr15146a.c create mode 100644 ld/testsuite/ld-plugin/pr15146b.c copy binutils/testsuite/binutils-all/empty => ld/testsuite/ld-plugin/pr15146c.c (100%) create mode 100644 ld/testsuite/ld-plugin/pr15146d.c create mode 100644 ld/testsuite/ld-plugin/pr27311.d create mode 100644 ld/testsuite/ld-plugin/pr27311.ver create mode 100644 ld/testsuite/ld-plugin/pr27311a.c create mode 100644 ld/testsuite/ld-plugin/pr27311b.c create mode 100644 ld/testsuite/ld-plugin/pr27311c.c create mode 100644 ld/testsuite/ld-plugin/pr27311d.c create mode 100644 ld/testsuite/ld-x86-64/lam-u48.rd create mode 100644 ld/testsuite/ld-x86-64/lam-u57.rd create mode 100644 ld/testsuite/ld-x86-64/pe-x86-64-5.obj.bz2 create mode 100644 ld/testsuite/ld-x86-64/pe-x86-64-5.od create mode 100644 ld/testsuite/ld-x86-64/pe-x86-64-5.rd create mode 100644 ld/testsuite/ld-x86-64/report-reloc-1-x32.d create mode 100644 ld/testsuite/ld-x86-64/report-reloc-1.d create mode 100644 ld/testsuite/ld-x86-64/report-reloc-1.l create mode 100644 ld/testsuite/ld-x86-64/report-reloc-1.s create mode 100644 libctf/testsuite/libctf-regression/nonstatic-var-section-ld-exe [...] create mode 100644 libctf/testsuite/libctf-regression/nonstatic-var-section-ld-r-ctf.c create mode 100644 libctf/testsuite/libctf-regression/nonstatic-var-section-ld-r.c create mode 100644 libctf/testsuite/libctf-regression/nonstatic-var-section-ld-r.lk create mode 100644 libctf/testsuite/libctf-regression/nonstatic-var-section-ld.c create mode 100644 libctf/testsuite/libctf-regression/nonstatic-var-section-ld.lk create mode 100644 libctf/testsuite/libctf-regression/type-add-unnamed-struct-ctf.c create mode 100644 libctf/testsuite/libctf-regression/type-add-unnamed-struct.c create mode 100644 libctf/testsuite/libctf-regression/type-add-unnamed-struct.lk create mode 100644 libctf/testsuite/libctf-writable/symtypetab-nonlinker-writeout.c create mode 100644 libctf/testsuite/libctf-writable/symtypetab-nonlinker-writeout.lk delete mode 100644 sim/common/Makefile.in delete mode 100755 sim/common/configure delete mode 100644 sim/common/configure.ac create mode 100755 sim/common/gennltvals.py delete mode 100755 sim/common/gennltvals.sh delete mode 100755 sim/common/gentvals.sh create mode 100644 sim/riscv/ChangeLog create mode 100644 sim/riscv/Makefile.in rename sim/{sh64 => riscv}/aclocal.m4 (100%) create mode 100644 sim/riscv/config.in create mode 100755 sim/riscv/configure create mode 100644 sim/riscv/configure.ac create mode 100644 sim/riscv/interp.c create mode 100644 sim/riscv/machs.c create mode 100644 sim/riscv/machs.h create mode 100644 sim/riscv/model_list.def create mode 100644 sim/riscv/sim-main.c create mode 100644 sim/riscv/sim-main.h delete mode 100644 sim/sh64/ChangeLog delete mode 100644 sim/sh64/Makefile.in delete mode 100644 sim/sh64/arch.c delete mode 100644 sim/sh64/arch.h delete mode 100644 sim/sh64/config.in delete mode 100755 sim/sh64/configure delete mode 100644 sim/sh64/configure.ac delete mode 100644 sim/sh64/cpu.c delete mode 100644 sim/sh64/cpu.h delete mode 100644 sim/sh64/cpuall.h delete mode 100644 sim/sh64/decode-compact.c delete mode 100644 sim/sh64/decode-compact.h delete mode 100644 sim/sh64/decode-media.c delete mode 100644 sim/sh64/decode-media.h delete mode 100644 sim/sh64/decode.h delete mode 100644 sim/sh64/defs-compact.h delete mode 100644 sim/sh64/defs-media.h delete mode 100644 sim/sh64/eng-compact.h delete mode 100644 sim/sh64/eng-media.h delete mode 100644 sim/sh64/eng.h delete mode 100644 sim/sh64/mloop-compact.c delete mode 100644 sim/sh64/mloop-media.c delete mode 100644 sim/sh64/sem-compact-switch.c delete mode 100644 sim/sh64/sem-compact.c delete mode 100644 sim/sh64/sem-media-switch.c delete mode 100644 sim/sh64/sem-media.c delete mode 100644 sim/sh64/sh-desc.c delete mode 100644 sim/sh64/sh-desc.h delete mode 100644 sim/sh64/sh-opc.h delete mode 100644 sim/sh64/sh64-sim.h delete mode 100644 sim/sh64/sh64.c delete mode 100644 sim/sh64/sim-if.c delete mode 100644 sim/sh64/sim-main.h rename sim/testsuite/{sim => }/aarch64/ChangeLog (100%) rename sim/testsuite/{sim => }/aarch64/adds.s (100%) rename sim/testsuite/{sim => }/aarch64/addv.s (100%) rename sim/testsuite/{sim => }/aarch64/allinsn.exp (100%) rename sim/testsuite/{sim => }/aarch64/bit.s (100%) rename sim/testsuite/{sim => }/aarch64/cmtst.s (100%) rename sim/testsuite/{sim => }/aarch64/cnt.s (100%) rename sim/testsuite/{sim => }/aarch64/fcmXX.s (100%) rename sim/testsuite/{sim => }/aarch64/fcmp.s (100%) rename sim/testsuite/{sim => }/aarch64/fcsel.s (100%) rename sim/testsuite/{sim => }/aarch64/fcvtl.s (100%) rename sim/testsuite/{sim => }/aarch64/fcvtz.s (100%) rename sim/testsuite/{sim => }/aarch64/fminnm.s (100%) rename sim/testsuite/{sim => }/aarch64/fstur.s (100%) rename sim/testsuite/{sim => }/aarch64/ldn_multiple.s (100%) rename sim/testsuite/{sim => }/aarch64/ldn_single.s (100%) rename sim/testsuite/{sim => }/aarch64/ldnr.s (100%) rename sim/testsuite/{sim => }/aarch64/mla.s (100%) rename sim/testsuite/{sim => }/aarch64/mls.s (100%) rename sim/testsuite/{sim => }/aarch64/mul.s (100%) rename sim/testsuite/{sim => }/aarch64/pass.s (100%) rename sim/testsuite/{sim => }/aarch64/stn_multiple.s (100%) rename sim/testsuite/{sim => }/aarch64/stn_single.s (100%) rename sim/testsuite/{sim => }/aarch64/sumov.s (100%) rename sim/testsuite/{sim => }/aarch64/sumulh.s (100%) rename sim/testsuite/{sim => }/aarch64/tbnz.s (100%) rename sim/testsuite/{sim => }/aarch64/testutils.inc (100%) rename sim/testsuite/{sim => }/aarch64/uzp.s (100%) rename sim/testsuite/{sim => }/aarch64/xtl.s (100%) rename sim/testsuite/{sim => }/aarch64/xtn.s (100%) rename sim/testsuite/{sim => }/arm/ChangeLog (100%) rename sim/testsuite/{sim => }/arm/adc.cgs (100%) rename sim/testsuite/{sim => }/arm/add.cgs (100%) rename sim/testsuite/{sim => }/arm/allinsn.exp (100%) rename sim/testsuite/{sim => }/arm/and.cgs (100%) rename sim/testsuite/{sim => }/arm/b.cgs (100%) rename sim/testsuite/{sim => }/arm/bic.cgs (100%) rename sim/testsuite/{sim => }/arm/bl.cgs (100%) rename sim/testsuite/{sim => }/arm/bx.cgs (100%) rename sim/testsuite/{sim => }/arm/cmn.cgs (100%) rename sim/testsuite/{sim => }/arm/cmp.cgs (100%) rename sim/testsuite/{sim => }/arm/eor.cgs (100%) rename sim/testsuite/{sim => }/arm/hello.ms (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/iwmmxt.exp (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/tbcst.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/testutils.inc (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/textrm.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/tinsr.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/tmia.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/tmiaph.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/tmiaxy.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/tmovmsk.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wacc.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wadd.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/waligni.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/walignr.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wand.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wandn.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wavg2.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wcmpeq.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wcmpgt.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wmac.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wmadd.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wmax.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wmin.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wmov.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wmul.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wor.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wpack.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wror.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wsad.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wshufh.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wsll.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wsra.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wsrl.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wsub.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wunpckeh.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wunpckel.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wunpckih.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wunpckil.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wxor.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wzero.cgs (100%) rename sim/testsuite/{sim => }/arm/ldm.cgs (100%) rename sim/testsuite/{sim => }/arm/ldr.cgs (100%) rename sim/testsuite/{sim => }/arm/ldrb.cgs (100%) rename sim/testsuite/{sim => }/arm/ldrh.cgs (100%) rename sim/testsuite/{sim => }/arm/ldrsb.cgs (100%) rename sim/testsuite/{sim => }/arm/ldrsh.cgs (100%) rename sim/testsuite/{sim => }/arm/misaligned1.ms (100%) rename sim/testsuite/{sim => }/arm/misaligned2.ms (100%) rename sim/testsuite/{sim => }/arm/misaligned3.ms (100%) rename sim/testsuite/{sim => }/arm/misc.exp (100%) rename sim/testsuite/{sim => }/arm/mla.cgs (100%) rename sim/testsuite/{sim => }/arm/mov.cgs (100%) rename sim/testsuite/{sim => }/arm/movw-movt.ms (100%) rename sim/testsuite/{sim => }/arm/mrs.cgs (100%) rename sim/testsuite/{sim => }/arm/msr.cgs (100%) rename sim/testsuite/{sim => }/arm/mul.cgs (100%) rename sim/testsuite/{sim => }/arm/mvn.cgs (100%) rename sim/testsuite/{sim => }/arm/orr.cgs (100%) rename sim/testsuite/{sim => }/arm/rsb.cgs (100%) rename sim/testsuite/{sim => }/arm/rsc.cgs (100%) rename sim/testsuite/{sim => }/arm/sbc.cgs (100%) rename sim/testsuite/{sim => }/arm/smlal.cgs (100%) rename sim/testsuite/{sim => }/arm/smull.cgs (100%) rename sim/testsuite/{sim => }/arm/stm.cgs (100%) rename sim/testsuite/{sim => }/arm/str.cgs (100%) rename sim/testsuite/{sim => }/arm/strb.cgs (100%) rename sim/testsuite/{sim => }/arm/strh.cgs (100%) rename sim/testsuite/{sim => }/arm/sub.cgs (100%) rename sim/testsuite/{sim => }/arm/swi.cgs (100%) rename sim/testsuite/{sim => }/arm/swp.cgs (100%) rename sim/testsuite/{sim => }/arm/swpb.cgs (100%) rename sim/testsuite/{sim => }/arm/teq.cgs (100%) rename sim/testsuite/{sim => }/arm/testutils.inc (100%) rename sim/testsuite/{sim => }/arm/thumb/adc.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/add-hd-hs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/add-hd-rs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/add-rd-hs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/add-sp.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/add.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/addi.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/addi8.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/allthumb.exp (100%) rename sim/testsuite/{sim => }/arm/thumb/and.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/asr.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/b.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bcc.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bcs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/beq.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bge.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bgt.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bhi.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bic.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bl-hi.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bl-lo.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ble.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bls.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/blt.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bmi.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bne.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bpl.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bvc.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bvs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bx-hs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bx-rs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/cmn.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/cmp-hd-hs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/cmp-hd-rs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/cmp-rd-hs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/cmp.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/eor.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/lda-pc.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/lda-sp.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ldmia.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ldr-imm.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ldr-pc.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ldr-sprel.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ldr.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ldrb-imm.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ldrb.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ldrh-imm.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ldrh.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ldsb.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ldsh.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/lsl.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/lsr.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/mov-hd-hs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/mov-hd-rs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/mov-rd-hs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/mov.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/mul.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/mvn.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/neg.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/orr.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/pop-pc.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/pop.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/push-lr.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/push.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ror.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/sbc.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/stmia.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/str-imm.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/str-sprel.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/str.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/strb-imm.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/strb.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/strh-imm.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/strh.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/sub-sp.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/sub.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/subi.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/subi8.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/swi.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/testutils.inc (100%) rename sim/testsuite/{sim => }/arm/thumb/tst.cgs (100%) rename sim/testsuite/{sim => }/arm/tst.cgs (100%) rename sim/testsuite/{sim => }/arm/umlal.cgs (100%) rename sim/testsuite/{sim => }/arm/umull.cgs (100%) rename sim/testsuite/{sim => }/arm/xscale/blx.cgs (100%) rename sim/testsuite/{sim => }/arm/xscale/mia.cgs (100%) rename sim/testsuite/{sim => }/arm/xscale/miaph.cgs (100%) rename sim/testsuite/{sim => }/arm/xscale/miaxy.cgs (100%) rename sim/testsuite/{sim => }/arm/xscale/mra.cgs (100%) rename sim/testsuite/{sim => }/arm/xscale/testutils.inc (100%) rename sim/testsuite/{sim => }/arm/xscale/xscale.exp (100%) rename sim/testsuite/{sim => }/avr/ChangeLog (100%) rename sim/testsuite/{sim => }/avr/allinsn.exp (100%) rename sim/testsuite/{sim => }/avr/pass.s (100%) rename sim/testsuite/{sim => }/avr/testutils.inc (100%) rename sim/testsuite/{sim => }/bfin/.gitignore (100%) rename sim/testsuite/{sim => }/bfin/10272_small.s (100%) rename sim/testsuite/{sim => }/bfin/10436.s (100%) rename sim/testsuite/{sim => }/bfin/10622.s (100%) rename sim/testsuite/{sim => }/bfin/10742.s (100%) rename sim/testsuite/{sim => }/bfin/10799.s (100%) rename sim/testsuite/{sim => }/bfin/11080.s (100%) rename sim/testsuite/{sim => }/bfin/7641.s (100%) create mode 100644 sim/testsuite/bfin/ChangeLog rename sim/testsuite/{sim => }/bfin/PN_generator.s (100%) rename sim/testsuite/{sim => }/bfin/a0.s (100%) rename sim/testsuite/{sim => }/bfin/a0shift.S (100%) rename sim/testsuite/{sim => }/bfin/a1.s (100%) rename sim/testsuite/{sim => }/bfin/a10.s (100%) rename sim/testsuite/{sim => }/bfin/a11.S (100%) rename sim/testsuite/{sim => }/bfin/a12.s (100%) rename sim/testsuite/{sim => }/bfin/a2.s (100%) rename sim/testsuite/{sim => }/bfin/a20.S (100%) rename sim/testsuite/{sim => }/bfin/a21.s (100%) rename sim/testsuite/{sim => }/bfin/a22.s (100%) rename sim/testsuite/{sim => }/bfin/a23.s (100%) rename sim/testsuite/{sim => }/bfin/a24.s (100%) rename sim/testsuite/{sim => }/bfin/a25.s (100%) rename sim/testsuite/{sim => }/bfin/a26.s (100%) rename sim/testsuite/{sim => }/bfin/a3.s (100%) rename sim/testsuite/{sim => }/bfin/a30.s (100%) rename sim/testsuite/{sim => }/bfin/a4.s (100%) rename sim/testsuite/{sim => }/bfin/a5.s (100%) rename sim/testsuite/{sim => }/bfin/a6.s (100%) rename sim/testsuite/{sim => }/bfin/a7.s (100%) rename sim/testsuite/{sim => }/bfin/a8.s (100%) rename sim/testsuite/{sim => }/bfin/a9.s (100%) rename sim/testsuite/{sim => }/bfin/abs-2.S (100%) rename sim/testsuite/{sim => }/bfin/abs-3.S (100%) rename sim/testsuite/{sim => }/bfin/abs-4.S (100%) rename sim/testsuite/{sim => }/bfin/abs.S (100%) rename sim/testsuite/{sim => }/bfin/abs_acc.s (100%) rename sim/testsuite/{sim => }/bfin/acc-rot.s (100%) rename sim/testsuite/{sim => }/bfin/acp5_19.s (100%) rename sim/testsuite/{sim => }/bfin/acp5_4.s (100%) rename sim/testsuite/{sim => }/bfin/add_imm7.s (100%) rename sim/testsuite/{sim => }/bfin/add_shift.S (100%) rename sim/testsuite/{sim => }/bfin/add_sub_acc.s (100%) rename sim/testsuite/{sim => }/bfin/addsub_flags.S (100%) rename sim/testsuite/{sim => }/bfin/algnbug1.s (100%) rename sim/testsuite/{sim => }/bfin/algnbug2.s (100%) rename sim/testsuite/{sim => }/bfin/allinsn.exp (100%) rename sim/testsuite/{sim => }/bfin/argc.c (100%) rename sim/testsuite/{sim => }/bfin/ashift.s (100%) rename sim/testsuite/{sim => }/bfin/ashift_flags.s (100%) rename sim/testsuite/{sim => }/bfin/ashift_left.s (100%) rename sim/testsuite/{sim => }/bfin/b0.S (100%) rename sim/testsuite/{sim => }/bfin/b1.s (100%) rename sim/testsuite/{sim => }/bfin/b2.S (100%) rename sim/testsuite/{sim => }/bfin/brcc.s (100%) rename sim/testsuite/{sim => }/bfin/brevadd.s (100%) rename sim/testsuite/{sim => }/bfin/byteop16m.s (100%) rename sim/testsuite/{sim => }/bfin/byteop16p.s (100%) rename sim/testsuite/{sim => }/bfin/byteop1p.s (100%) rename sim/testsuite/{sim => }/bfin/byteop2p.s (100%) rename sim/testsuite/{sim => }/bfin/byteop3p.s (100%) rename sim/testsuite/{sim => }/bfin/byteunpack.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_arith_r_sft.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_conv_b.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_conv_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_conv_mix.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_conv_neg.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_conv_toggle.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_conv_xb.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_conv_xh.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_divq.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_divs.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_log_l_sft.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_log_r_sft.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_shadd_1.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_shadd_2.s (100%) rename sim/testsuite/{sim => }/bfin/c_br_preg_killed_ac.s (100%) rename sim/testsuite/{sim => }/bfin/c_br_preg_killed_ex1.s (100%) rename sim/testsuite/{sim => }/bfin/c_br_preg_stall_ac.s (100%) rename sim/testsuite/{sim => }/bfin/c_br_preg_stall_ex1.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_bp1.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_bp2.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_bp3.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_bp4.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_brf_bp.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_brf_brt_bp.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_brf_brt_nbp.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_brf_fbkwd.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_brf_nbp.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_brt_bp.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_brt_nbp.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_kills_dhits.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_kills_dmiss.s (100%) rename sim/testsuite/{sim => }/bfin/c_cactrl_iflush_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_cactrl_iflush_pr_pp.s (100%) rename sim/testsuite/{sim => }/bfin/c_calla_ljump.s (100%) rename sim/testsuite/{sim => }/bfin/c_calla_subr.s (100%) rename sim/testsuite/{sim => }/bfin/c_cc2dreg.s (100%) rename sim/testsuite/{sim => }/bfin/c_cc2stat_cc_ac.S (100%) rename sim/testsuite/{sim => }/bfin/c_cc2stat_cc_an.s (100%) rename sim/testsuite/{sim => }/bfin/c_cc2stat_cc_aq.s (100%) rename sim/testsuite/{sim => }/bfin/c_cc2stat_cc_av0.S (100%) rename sim/testsuite/{sim => }/bfin/c_cc2stat_cc_av1.S (100%) rename sim/testsuite/{sim => }/bfin/c_cc2stat_cc_az.s (100%) rename sim/testsuite/{sim => }/bfin/c_cc_flag_ccmv_depend.S (100%) rename sim/testsuite/{sim => }/bfin/c_cc_flagdreg_mvbrsft.s (100%) rename sim/testsuite/{sim => }/bfin/c_cc_flagdreg_mvbrsft_s1.s (100%) rename sim/testsuite/{sim => }/bfin/c_cc_flagdreg_mvbrsft_sn.s (100%) rename sim/testsuite/{sim => }/bfin/c_cc_regmvlogi_mvbrsft.s (100%) rename sim/testsuite/{sim => }/bfin/c_cc_regmvlogi_mvbrsft_s1.s (100%) rename sim/testsuite/{sim => }/bfin/c_cc_regmvlogi_mvbrsft_sn.S (100%) rename sim/testsuite/{sim => }/bfin/c_ccflag_a0a1.S (100%) rename sim/testsuite/{sim => }/bfin/c_ccflag_dr_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccflag_dr_dr_uu.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccflag_dr_imm3.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccflag_dr_imm3_uu.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccflag_pr_imm3.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccflag_pr_imm3_uu.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccflag_pr_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccflag_pr_pr_uu.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccmv_cc_dr_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccmv_cc_dr_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccmv_cc_pr_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccmv_ncc_dr_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccmv_ncc_dr_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccmv_ncc_pr_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_comp3op_dr_and_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_comp3op_dr_minus_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_comp3op_dr_mix.s (100%) rename sim/testsuite/{sim => }/bfin/c_comp3op_dr_or_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_comp3op_dr_plus_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_comp3op_dr_xor_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_comp3op_pr_plus_pr_sh1.s (100%) rename sim/testsuite/{sim => }/bfin/c_comp3op_pr_plus_pr_sh2.s (100%) rename sim/testsuite/{sim => }/bfin/c_compi2opd_dr_add_i7_n.s (100%) rename sim/testsuite/{sim => }/bfin/c_compi2opd_dr_add_i7_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_compi2opd_dr_eq_i7_n.s (100%) rename sim/testsuite/{sim => }/bfin/c_compi2opd_dr_eq_i7_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_compi2opd_flags.S (100%) rename sim/testsuite/{sim => }/bfin/c_compi2opd_flags_2.S (100%) rename sim/testsuite/{sim => }/bfin/c_compi2opp_pr_add_i7_n.s (100%) rename sim/testsuite/{sim => }/bfin/c_compi2opp_pr_add_i7_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_compi2opp_pr_eq_i7_n.s (100%) rename sim/testsuite/{sim => }/bfin/c_compi2opp_pr_eq_i7_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_dagmodik_lnz_imgebl.s (100%) rename sim/testsuite/{sim => }/bfin/c_dagmodik_lnz_imltbl.s (100%) rename sim/testsuite/{sim => }/bfin/c_dagmodik_lz_inc_dec.s (100%) rename sim/testsuite/{sim => }/bfin/c_dagmodim_lnz_imgebl.s (100%) rename sim/testsuite/{sim => }/bfin/c_dagmodim_lnz_imltbl.s (100%) rename sim/testsuite/{sim => }/bfin/c_dagmodim_lz_inc_dec.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_a0_pm_a1.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_a0a1s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_a_abs_a.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_a_neg_a.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_aa_absabs.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_aa_negneg.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_abs.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_absabs.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_alhwx.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_awx.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_byteop1ew.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_byteop2.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_byteop3.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_bytepack.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_byteunpack.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_disalnexcpt.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_max.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_maxmax.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_min.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_minmin.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_mix.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_r_lh_a0pa1.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_r_negneg.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rh_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rh_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rh_rnd12_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rh_rnd12_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rh_rnd20_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rh_rnd20_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rl_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rl_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rl_rnd12_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rl_rnd12_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rl_rnd20_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rl_rnd20_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rlh_rnd.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rm.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rmm.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rmp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rpm.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rpp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rr_lph_a1a0.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rrpm.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rrpm_aa.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rrpmmp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rrpmmp_sft.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rrpmmp_sft_x.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rrppmm.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rrppmm_sft.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rrppmm_sft_x.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_saa.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_sat_aa.S (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_search.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_sgn.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_a1a0.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_a1a0_iuw32.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_a1a0_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_ih.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_is.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_iu.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_t.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_tu.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_u.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_ih.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_is.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_iu.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_t.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_tu.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_u.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1a0.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1a0_iutsh.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1a0_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_mix.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a0.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a0_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a0_is.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a0_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a0_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a0_u.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1_is.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1_u.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1a0.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1a0_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1a0_is.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1a0_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1a0_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1a0_u.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_mix.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_ih.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_is.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_iu.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_m_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_m_iutsh.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_m_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_m_t.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_m_u.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_mix.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_t.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_tu.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_u.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_pair.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_is.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_m_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_m_is.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_m_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_m_u.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_u.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_a0alr.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_af.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_af_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_ahalf_ln.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_ahalf_ln_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_ahalf_lp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_ahalf_lp_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_ahalf_rn.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_ahalf_rn_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_ahalf_rp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_ahalf_rp_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_ahh.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_ahh_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_align16.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_align24.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_align8.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_amix.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_bitmux.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_bxor.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_expadj_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_expadj_l.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_expadj_r.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_expexp_r.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_fdepx.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_fextx.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_lf.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_lhalf_ln.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_lhalf_lp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_lhalf_rn.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_lhalf_rp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_lhh.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_lmix.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_ones.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_pack.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_rot.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_rot_mix.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_signbits_r.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_signbits_rh.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_signbits_rl.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_vmax.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_vmaxvmax.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_a0alr.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_af.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_af_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_ahalf_ln.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_ahalf_ln_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_ahalf_lp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_ahalf_lp_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_ahalf_rn.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_ahalf_rn_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_ahalf_rp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_ahalf_rp_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_ahh.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_ahh_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_amix.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_lf.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_lhalf_ln.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_lhalf_lp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_lhalf_rn.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_lhalf_rp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_lhh.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_lmix.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_rot.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_ld_dr_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_ld_dr_ipp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_ld_dr_ippm.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_ld_drhi_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_ld_drhi_ipp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_ld_drlo_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_ld_drlo_ipp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_st_dr_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_st_dr_ipp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_st_dr_ippm.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_st_drhi_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_st_drhi_ipp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_st_drlo_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_st_drlo_ipp.s (100%) rename sim/testsuite/{sim => }/bfin/c_except_illopcode.S (100%) rename sim/testsuite/{sim => }/bfin/c_except_sys_sstep.S (100%) rename sim/testsuite/{sim => }/bfin/c_except_user_mode.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_disable.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_disable_enable.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_excpt.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_loopsetup_stld.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_nested.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_nmi.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_pending.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_pending_2.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_timer.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_timer_reload.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_timer_tcount.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_timer_tscale.S (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_dreg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_drhi.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_drlo.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_h_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_h_ibml.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_h_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_l_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_l_ibml.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_l_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_lz_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_lz_ibml.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_lz_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_lzhi_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_lzhi_ibml.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_lzhi_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_pibml.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_b.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_mm.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_mm_b.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_mm_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_mm_xb.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_mm_xh.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_pp.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_pp_b.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_pp_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_pp_xb.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_pp_xh.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_ppmm_hbx.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_xb.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_xh.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_p_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_p_p_mm.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_p_p_pp.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_d.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_b.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_mm.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_mm_b.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_mm_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_pp.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_pp_b.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_pp_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_p_mm.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_p_pp.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_dr_b.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_dr_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_dr_xb.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_dr_xh.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_dreg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_preg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstidxl_st_dr_b.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstidxl_st_dr_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstidxl_st_dreg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstidxl_st_preg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstii_ld_dr_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstii_ld_dr_xh.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstii_ld_dreg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstii_ld_preg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstii_st_dr_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstii_st_dreg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstii_st_preg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstiifp_ld_dreg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstiifp_ld_preg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstiifp_st_dreg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstiifp_st_preg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstpmod_ld_dr_hi.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstpmod_ld_dr_lo.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstpmod_ld_dreg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstpmod_ld_h_xh.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstpmod_ld_lohi.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstpmod_st_dr_hi.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstpmod_st_dr_lo.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstpmod_st_dreg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstpmod_st_lohi.s (100%) rename sim/testsuite/{sim => }/bfin/c_linkage.s (100%) rename sim/testsuite/{sim => }/bfin/c_logi2op_alshft_mix.s (100%) rename sim/testsuite/{sim => }/bfin/c_logi2op_arith_shft.s (100%) rename sim/testsuite/{sim => }/bfin/c_logi2op_bitclr.s (100%) rename sim/testsuite/{sim => }/bfin/c_logi2op_bitset.s (100%) rename sim/testsuite/{sim => }/bfin/c_logi2op_bittgl.s (100%) rename sim/testsuite/{sim => }/bfin/c_logi2op_bittst.s (100%) rename sim/testsuite/{sim => }/bfin/c_logi2op_log_l_shft.s (100%) rename sim/testsuite/{sim => }/bfin/c_logi2op_log_l_shft_astat.S (100%) rename sim/testsuite/{sim => }/bfin/c_logi2op_log_r_shft.s (100%) rename sim/testsuite/{sim => }/bfin/c_logi2op_log_r_shft_astat.S (100%) rename sim/testsuite/{sim => }/bfin/c_logi2op_nbittst.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_nested.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_nested_bot.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_nested_prelc.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_nested_top.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_overlap.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_preg_div2_lc0.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_preg_div2_lc1.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_preg_lc0.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_preg_lc1.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_preg_stld.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_prelc.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_topbotcntr.s (100%) rename sim/testsuite/{sim => }/bfin/c_mmr_interr_ctl.s (100%) rename sim/testsuite/{sim => }/bfin/c_mmr_loop.S (100%) rename sim/testsuite/{sim => }/bfin/c_mmr_loop_user_except.S (100%) rename sim/testsuite/{sim => }/bfin/c_mmr_ppop_illegal_adr.S (100%) rename sim/testsuite/{sim => }/bfin/c_mmr_ppopm_illegal_adr.S (100%) rename sim/testsuite/{sim => }/bfin/c_mmr_timer.S (100%) rename sim/testsuite/{sim => }/bfin/c_mode_supervisor.S (100%) rename sim/testsuite/{sim => }/bfin/c_mode_user.S (100%) rename sim/testsuite/{sim => }/bfin/c_mode_user_superivsor.S (100%) rename sim/testsuite/{sim => }/bfin/c_multi_issue_dsp_ld_ld.s (100%) rename sim/testsuite/{sim => }/bfin/c_multi_issue_dsp_ldst_1.s (100%) rename sim/testsuite/{sim => }/bfin/c_multi_issue_dsp_ldst_2.s (100%) rename sim/testsuite/{sim => }/bfin/c_progctrl_call_pcpr.s (100%) rename sim/testsuite/{sim => }/bfin/c_progctrl_call_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_progctrl_clisti_interr.S (100%) rename sim/testsuite/{sim => }/bfin/c_progctrl_csync_mmr.S (100%) rename sim/testsuite/{sim => }/bfin/c_progctrl_except_rtx.S (100%) rename sim/testsuite/{sim => }/bfin/c_progctrl_excpt.S (100%) rename sim/testsuite/{sim => }/bfin/c_progctrl_jump_pcpr.s (100%) rename sim/testsuite/{sim => }/bfin/c_progctrl_jump_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_progctrl_nop.s (100%) rename sim/testsuite/{sim => }/bfin/c_progctrl_raise_rt_i_n.S (100%) rename sim/testsuite/{sim => }/bfin/c_progctrl_rts.s (100%) rename sim/testsuite/{sim => }/bfin/c_ptr2op_pr_neg_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ptr2op_pr_sft_2_1.s (100%) rename sim/testsuite/{sim => }/bfin/c_ptr2op_pr_shadd_1_2.s (100%) rename sim/testsuite/{sim => }/bfin/c_pushpopmultiple_dp.s (100%) rename sim/testsuite/{sim => }/bfin/c_pushpopmultiple_dp_pair.s (100%) rename sim/testsuite/{sim => }/bfin/c_pushpopmultiple_dreg.s (100%) rename sim/testsuite/{sim => }/bfin/c_pushpopmultiple_preg.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_acc_acc.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_dag_lz_dep.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_dr_acc_acc.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_dr_dep_nostall.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_dr_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_dr_imlb.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_dr_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_imlb_dep_nostall.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_imlb_dep_stall.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_imlb_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_imlb_imlb.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_imlb_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_pr_dep_nostall.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_pr_dep_stall.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_pr_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_pr_imlb.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_pr_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ac_raise_mv.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ac_raise_mv_ppop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ac_regmv_pushpop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_dec_raise_pushpop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex1_brcc_mv_pop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex1_call_mv_pop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex1_j_mv_pop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex1_raise_brcc_mv_pop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex1_raise_call_mv_pop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex1_raise_j_mv_pop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex2_brcc_mp_mv_pop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex2_mmr_mvpop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex2_mmrj_mvpop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex2_raise_mmr_mvpop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex2_raise_mmrj_mvpop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex3_ls_brcc_mvp.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex3_ls_mmr_mvp.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex3_ls_mmrj_mvp.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_wb_cs_lsmmrj_mvp.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_wb_rti_lsmmrj_mvp.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_wb_rtn_lsmmrj_mvp.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_wb_rtx_lsmmrj_mvp.S (100%) rename sim/testsuite/{sim => }/bfin/c_ujump.s (100%) rename sim/testsuite/{sim => }/bfin/cc-alu.S (100%) rename sim/testsuite/{sim => }/bfin/cc-astat-bits.s (100%) rename sim/testsuite/{sim => }/bfin/cc0.s (100%) rename sim/testsuite/{sim => }/bfin/cc1.s (100%) rename sim/testsuite/{sim => }/bfin/cc5.S (100%) rename sim/testsuite/{sim => }/bfin/cec-exact-exception.S (100%) rename sim/testsuite/{sim => }/bfin/cec-ifetch.S (100%) rename sim/testsuite/{sim => }/bfin/cec-multi-pending.S (100%) rename sim/testsuite/{sim => }/bfin/cec-no-snen-reti.S (100%) rename sim/testsuite/{sim => }/bfin/cec-non-operating-env.s (100%) rename sim/testsuite/{sim => }/bfin/cec-raise-reti.S (100%) rename sim/testsuite/{sim => }/bfin/cec-snen-reti.S (100%) rename sim/testsuite/{sim => }/bfin/cec-syscfg-ssstep.S (100%) rename sim/testsuite/{sim => }/bfin/cec-system-call.S (100%) rename sim/testsuite/{sim => }/bfin/cir.s (100%) rename sim/testsuite/{sim => }/bfin/cir1.s (100%) rename sim/testsuite/{sim => }/bfin/cli-sti.s (100%) rename sim/testsuite/{sim => }/bfin/cmpacc.s (100%) rename sim/testsuite/{sim => }/bfin/cmpdreg.S (100%) rename sim/testsuite/{sim => }/bfin/compare.s (100%) rename sim/testsuite/{sim => }/bfin/conv_enc_gen.s (100%) rename sim/testsuite/{sim => }/bfin/cycles.s (100%) rename sim/testsuite/{sim => }/bfin/d0.s (100%) rename sim/testsuite/{sim => }/bfin/d1.s (100%) rename sim/testsuite/{sim => }/bfin/d2.s (100%) rename sim/testsuite/{sim => }/bfin/dbg_brprd_ntkn_src_kill.S (100%) rename sim/testsuite/{sim => }/bfin/dbg_brtkn_nprd_src_kill.S (100%) rename sim/testsuite/{sim => }/bfin/dbg_jmp_src_kill.S (100%) rename sim/testsuite/{sim => }/bfin/dbg_tr_basic.S (100%) rename sim/testsuite/{sim => }/bfin/dbg_tr_simplejp.S (100%) rename sim/testsuite/{sim => }/bfin/dbg_tr_tbuf0.S (100%) rename sim/testsuite/{sim => }/bfin/dbg_tr_umode.S (100%) rename sim/testsuite/{sim => }/bfin/disalnexcpt_implicit.S (100%) rename sim/testsuite/{sim => }/bfin/div0.s (100%) rename sim/testsuite/{sim => }/bfin/divq.s (100%) rename sim/testsuite/{sim => }/bfin/dotproduct.s (100%) rename sim/testsuite/{sim => }/bfin/dotproduct2.s (100%) rename sim/testsuite/{sim => }/bfin/double_prec_mult.s (100%) rename sim/testsuite/{sim => }/bfin/dsp_a4.s (100%) rename sim/testsuite/{sim => }/bfin/dsp_a7.s (100%) rename sim/testsuite/{sim => }/bfin/dsp_a8.s (100%) rename sim/testsuite/{sim => }/bfin/dsp_d0.s (100%) rename sim/testsuite/{sim => }/bfin/dsp_d1.s (100%) rename sim/testsuite/{sim => }/bfin/dsp_neg.S (100%) rename sim/testsuite/{sim => }/bfin/dsp_s1.s (100%) rename sim/testsuite/{sim => }/bfin/e0.s (100%) rename sim/testsuite/{sim => }/bfin/edn_snafu.s (100%) rename sim/testsuite/{sim => }/bfin/eu_dsp32mac_s.s (100%) rename sim/testsuite/{sim => }/bfin/events.s (100%) rename sim/testsuite/{sim => }/bfin/f221.s (100%) rename sim/testsuite/{sim => }/bfin/fact.s (100%) rename sim/testsuite/{sim => }/bfin/fir.s (100%) rename sim/testsuite/{sim => }/bfin/fsm.s (100%) rename sim/testsuite/{sim => }/bfin/greg2.s (100%) rename sim/testsuite/{sim => }/bfin/hwloop-bits.S (100%) rename sim/testsuite/{sim => }/bfin/hwloop-branch-in.s (100%) rename sim/testsuite/{sim => }/bfin/hwloop-branch-out.s (100%) rename sim/testsuite/{sim => }/bfin/hwloop-lt-bits.s (100%) rename sim/testsuite/{sim => }/bfin/hwloop-nested.s (100%) rename sim/testsuite/{sim => }/bfin/i0.s (100%) rename sim/testsuite/{sim => }/bfin/iir.s (100%) rename sim/testsuite/{sim => }/bfin/issue103.s (100%) rename sim/testsuite/{sim => }/bfin/issue109.s (100%) rename sim/testsuite/{sim => }/bfin/issue112.s (100%) rename sim/testsuite/{sim => }/bfin/issue113.s (100%) rename sim/testsuite/{sim => }/bfin/issue117.s (100%) rename sim/testsuite/{sim => }/bfin/issue118.s (100%) rename sim/testsuite/{sim => }/bfin/issue119.s (100%) rename sim/testsuite/{sim => }/bfin/issue121.s (100%) rename sim/testsuite/{sim => }/bfin/issue123.s (100%) rename sim/testsuite/{sim => }/bfin/issue124.s (100%) rename sim/testsuite/{sim => }/bfin/issue125.s (100%) rename sim/testsuite/{sim => }/bfin/issue126.s (100%) rename sim/testsuite/{sim => }/bfin/issue127.s (100%) rename sim/testsuite/{sim => }/bfin/issue129.s (100%) rename sim/testsuite/{sim => }/bfin/issue139.S (100%) rename sim/testsuite/{sim => }/bfin/issue140.S (100%) rename sim/testsuite/{sim => }/bfin/issue142.s (100%) rename sim/testsuite/{sim => }/bfin/issue144.s (100%) rename sim/testsuite/{sim => }/bfin/issue146.S (100%) rename sim/testsuite/{sim => }/bfin/issue175.s (100%) rename sim/testsuite/{sim => }/bfin/issue205.s (100%) rename sim/testsuite/{sim => }/bfin/issue257.s (100%) rename sim/testsuite/{sim => }/bfin/issue272.S (100%) rename sim/testsuite/{sim => }/bfin/issue83.s (100%) rename sim/testsuite/{sim => }/bfin/issue89.s (100%) rename sim/testsuite/{sim => }/bfin/l0.s (100%) rename sim/testsuite/{sim => }/bfin/l0shift.s (100%) rename sim/testsuite/{sim => }/bfin/l2_loop.s (100%) rename sim/testsuite/{sim => }/bfin/link-2.s (100%) rename sim/testsuite/{sim => }/bfin/link.s (100%) rename sim/testsuite/{sim => }/bfin/lmu_cplb_multiple0.S (100%) rename sim/testsuite/{sim => }/bfin/lmu_cplb_multiple1.S (100%) rename sim/testsuite/{sim => }/bfin/lmu_excpt_align.S (100%) rename sim/testsuite/{sim => }/bfin/lmu_excpt_default.S (100%) rename sim/testsuite/{sim => }/bfin/lmu_excpt_illaddr.S (100%) rename sim/testsuite/{sim => }/bfin/lmu_excpt_prot0.S (100%) rename sim/testsuite/{sim => }/bfin/lmu_excpt_prot1.S (100%) rename sim/testsuite/{sim => }/bfin/load.s (100%) rename sim/testsuite/{sim => }/bfin/logic.s (100%) rename sim/testsuite/{sim => }/bfin/loop_snafu.s (100%) rename sim/testsuite/{sim => }/bfin/loop_strncpy.s (100%) rename sim/testsuite/{sim => }/bfin/lp0.s (100%) rename sim/testsuite/{sim => }/bfin/lp1.s (100%) rename sim/testsuite/{sim => }/bfin/lsetup.s (100%) rename sim/testsuite/{sim => }/bfin/m0boundary.s (100%) rename sim/testsuite/{sim => }/bfin/m1.S (100%) rename sim/testsuite/{sim => }/bfin/m10.s (100%) rename sim/testsuite/{sim => }/bfin/m11.s (100%) rename sim/testsuite/{sim => }/bfin/m12.s (100%) rename sim/testsuite/{sim => }/bfin/m13.s (100%) rename sim/testsuite/{sim => }/bfin/m14.s (100%) rename sim/testsuite/{sim => }/bfin/m15.s (100%) rename sim/testsuite/{sim => }/bfin/m16.s (100%) rename sim/testsuite/{sim => }/bfin/m17.s (100%) rename sim/testsuite/{sim => }/bfin/m2.s (100%) rename sim/testsuite/{sim => }/bfin/m3.s (100%) rename sim/testsuite/{sim => }/bfin/m4.s (100%) rename sim/testsuite/{sim => }/bfin/m5.s (100%) rename sim/testsuite/{sim => }/bfin/m6.s (100%) rename sim/testsuite/{sim => }/bfin/m7.s (100%) rename sim/testsuite/{sim => }/bfin/m8.s (100%) rename sim/testsuite/{sim => }/bfin/m9.s (100%) rename sim/testsuite/{sim => }/bfin/mac2halfreg.S (100%) rename sim/testsuite/{sim => }/bfin/math.s (100%) rename sim/testsuite/{sim => }/bfin/max_min_flags.s (100%) rename sim/testsuite/{sim => }/bfin/mc_s2.s (100%) rename sim/testsuite/{sim => }/bfin/mdma-32bit-1d-neg-count.c (100%) rename sim/testsuite/{sim => }/bfin/mdma-32bit-1d.c (100%) rename sim/testsuite/{sim => }/bfin/mdma-8bit-1d-neg-count.c (100%) rename sim/testsuite/{sim => }/bfin/mdma-8bit-1d.c (100%) rename sim/testsuite/{sim => }/bfin/mdma-skel.h (100%) rename sim/testsuite/{sim => }/bfin/mem3.s (100%) rename sim/testsuite/{sim => }/bfin/mmr-exception.s (100%) rename sim/testsuite/{sim => }/bfin/move.s (100%) rename sim/testsuite/{sim => }/bfin/msa_acp_5.10.S (100%) rename sim/testsuite/{sim => }/bfin/msa_acp_5.12_1.S (100%) rename sim/testsuite/{sim => }/bfin/msa_acp_5.12_2.S (100%) rename sim/testsuite/{sim => }/bfin/msa_acp_5_10.s (100%) rename sim/testsuite/{sim => }/bfin/mult.s (100%) rename sim/testsuite/{sim => }/bfin/neg-2.S (100%) rename sim/testsuite/{sim => }/bfin/neg-3.S (100%) rename sim/testsuite/{sim => }/bfin/neg.S (100%) rename sim/testsuite/{sim => }/bfin/nshift.s (100%) rename sim/testsuite/{sim => }/bfin/pr.s (100%) rename sim/testsuite/{sim => }/bfin/push-pop-multiple.s (100%) rename sim/testsuite/{sim => }/bfin/push-pop.s (100%) rename sim/testsuite/{sim => }/bfin/pushpopreg_1.s (100%) rename sim/testsuite/{sim => }/bfin/quadaddsub.s (100%) rename sim/testsuite/{sim => }/bfin/random_0001.s (100%) rename sim/testsuite/{sim => }/bfin/random_0002.S (100%) rename sim/testsuite/{sim => }/bfin/random_0003.S (100%) rename sim/testsuite/{sim => }/bfin/random_0004.S (100%) rename sim/testsuite/{sim => }/bfin/random_0005.S (100%) rename sim/testsuite/{sim => }/bfin/random_0006.S (100%) rename sim/testsuite/{sim => }/bfin/random_0007.S (100%) rename sim/testsuite/{sim => }/bfin/random_0008.S (100%) rename sim/testsuite/{sim => }/bfin/random_0009.S (100%) rename sim/testsuite/{sim => }/bfin/random_0010.S (100%) rename sim/testsuite/{sim => }/bfin/random_0011.S (100%) rename sim/testsuite/{sim => }/bfin/random_0012.S (100%) rename sim/testsuite/{sim => }/bfin/random_0013.S (100%) rename sim/testsuite/{sim => }/bfin/random_0014.S (100%) rename sim/testsuite/{sim => }/bfin/random_0015.S (100%) rename sim/testsuite/{sim => }/bfin/random_0016.S (100%) rename sim/testsuite/{sim => }/bfin/random_0017.S (100%) rename sim/testsuite/{sim => }/bfin/random_0018.S (100%) rename sim/testsuite/{sim => }/bfin/random_0019.S (100%) rename sim/testsuite/{sim => }/bfin/random_0020.S (100%) rename sim/testsuite/{sim => }/bfin/random_0021.S (100%) rename sim/testsuite/{sim => }/bfin/random_0022.S (100%) rename sim/testsuite/{sim => }/bfin/random_0023.S (100%) rename sim/testsuite/{sim => }/bfin/random_0024.S (100%) rename sim/testsuite/{sim => }/bfin/random_0025.S (100%) rename sim/testsuite/{sim => }/bfin/random_0026.S (100%) rename sim/testsuite/{sim => }/bfin/random_0027.S (100%) rename sim/testsuite/{sim => }/bfin/random_0028.S (100%) rename sim/testsuite/{sim => }/bfin/random_0029.S (100%) rename sim/testsuite/{sim => }/bfin/random_0030.S (100%) rename sim/testsuite/{sim => }/bfin/random_0031.S (100%) rename sim/testsuite/{sim => }/bfin/random_0032.S (100%) rename sim/testsuite/{sim => }/bfin/random_0033.S (100%) rename sim/testsuite/{sim => }/bfin/random_0034.S (100%) rename sim/testsuite/{sim => }/bfin/random_0035.S (100%) rename sim/testsuite/{sim => }/bfin/random_0036.S (100%) rename sim/testsuite/{sim => }/bfin/random_0037.S (100%) rename sim/testsuite/{sim => }/bfin/run-tests.sh (100%) rename sim/testsuite/{sim => }/bfin/s0.s (100%) rename sim/testsuite/{sim => }/bfin/s1.s (100%) rename sim/testsuite/{sim => }/bfin/s10.s (100%) rename sim/testsuite/{sim => }/bfin/s11.s (100%) rename sim/testsuite/{sim => }/bfin/s12.s (100%) rename sim/testsuite/{sim => }/bfin/s13.s (100%) rename sim/testsuite/{sim => }/bfin/s14.s (100%) rename sim/testsuite/{sim => }/bfin/s15.s (100%) rename sim/testsuite/{sim => }/bfin/s16.s (100%) rename sim/testsuite/{sim => }/bfin/s17.s (100%) rename sim/testsuite/{sim => }/bfin/s18.s (100%) rename sim/testsuite/{sim => }/bfin/s19.s (100%) rename sim/testsuite/{sim => }/bfin/s2.s (100%) rename sim/testsuite/{sim => }/bfin/s20.s (100%) create mode 100644 sim/testsuite/bfin/s21.s rename sim/testsuite/{sim => }/bfin/s3.s (100%) rename sim/testsuite/{sim => }/bfin/s30.s (100%) rename sim/testsuite/{sim => }/bfin/s4.s (100%) rename sim/testsuite/{sim => }/bfin/s5.s (100%) rename sim/testsuite/{sim => }/bfin/s6.s (100%) rename sim/testsuite/{sim => }/bfin/s7.s (100%) rename sim/testsuite/{sim => }/bfin/s8.s (100%) rename sim/testsuite/{sim => }/bfin/s9.s (100%) rename sim/testsuite/{sim => }/bfin/saatest.s (100%) rename sim/testsuite/{sim => }/bfin/se_all16bitopcodes.S (100%) rename sim/testsuite/{sim => }/bfin/se_all32bitopcodes.S (100%) rename sim/testsuite/{sim => }/bfin/se_all32bitopcodes.lds (100%) rename sim/testsuite/{sim => }/bfin/se_all64bitg0opcodes.S (100%) rename sim/testsuite/{sim => }/bfin/se_all64bitg1opcodes.S (100%) rename sim/testsuite/{sim => }/bfin/se_all64bitg2opcodes.S (100%) rename sim/testsuite/{sim => }/bfin/se_allopcodes.h (100%) rename sim/testsuite/{sim => }/bfin/se_brtarget_stall.S (100%) rename sim/testsuite/{sim => }/bfin/se_bug_ui.S (100%) rename sim/testsuite/{sim => }/bfin/se_bug_ui2.S (100%) rename sim/testsuite/{sim => }/bfin/se_bug_ui3.S (100%) rename sim/testsuite/{sim => }/bfin/se_cc2stat_haz.S (100%) rename sim/testsuite/{sim => }/bfin/se_cc_kill.S (100%) rename sim/testsuite/{sim => }/bfin/se_cof.S (100%) rename sim/testsuite/{sim => }/bfin/se_event_quad.S (100%) rename sim/testsuite/{sim => }/bfin/se_excpt_dagprotviol.S (100%) rename sim/testsuite/{sim => }/bfin/se_excpt_ifprotviol.S (100%) rename sim/testsuite/{sim => }/bfin/se_excpt_ssstep.S (100%) rename sim/testsuite/{sim => }/bfin/se_illegalcombination.S (100%) rename sim/testsuite/{sim => }/bfin/se_kill_wbbr.S (100%) rename sim/testsuite/{sim => }/bfin/se_kills2.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_disable.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_kill.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_kill_01.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_kill_dcr.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_kill_dcr_01.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_lr.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_mv2lb_stall.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_mv2lc.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_mv2lc_stall.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_mv2lt_stall.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_nest_ppm.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_nest_ppm_1.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_nest_ppm_2.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_ppm.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_ppm_1.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_ppm_int.S (100%) rename sim/testsuite/{sim => }/bfin/se_lsetup_kill.S (100%) rename sim/testsuite/{sim => }/bfin/se_misaligned_fetch.S (100%) rename sim/testsuite/{sim => }/bfin/se_more_ret_haz.S (100%) rename sim/testsuite/{sim => }/bfin/se_mv2lp.S (100%) rename sim/testsuite/{sim => }/bfin/se_oneins_zoff.S (100%) rename sim/testsuite/{sim => }/bfin/se_popkill.S (100%) rename sim/testsuite/{sim => }/bfin/se_regmv_usp_sysreg.S (100%) rename sim/testsuite/{sim => }/bfin/se_rets_hazard.s (100%) rename sim/testsuite/{sim => }/bfin/se_rts_rti.S (100%) rename sim/testsuite/{sim => }/bfin/se_ssstep_dagprotviol.S (100%) rename sim/testsuite/{sim => }/bfin/se_ssync.S (100%) rename sim/testsuite/{sim => }/bfin/se_stall_if2.S (100%) rename sim/testsuite/{sim => }/bfin/se_undefinedinstruction1.S (100%) rename sim/testsuite/{sim => }/bfin/se_undefinedinstruction2.S (100%) rename sim/testsuite/{sim => }/bfin/se_undefinedinstruction3.S (100%) rename sim/testsuite/{sim => }/bfin/se_undefinedinstruction4.S (100%) rename sim/testsuite/{sim => }/bfin/se_usermode_protviol.S (100%) rename sim/testsuite/{sim => }/bfin/seqstat.s (100%) rename sim/testsuite/{sim => }/bfin/sign.s (100%) rename sim/testsuite/{sim => }/bfin/simple0.s (100%) rename sim/testsuite/{sim => }/bfin/sri.s (100%) rename sim/testsuite/{sim => }/bfin/stk.s (100%) rename sim/testsuite/{sim => }/bfin/stk2.s (100%) rename sim/testsuite/{sim => }/bfin/stk3.s (100%) rename sim/testsuite/{sim => }/bfin/stk4.s (100%) rename sim/testsuite/{sim => }/bfin/stk5.s (100%) rename sim/testsuite/{sim => }/bfin/stk6.s (100%) rename sim/testsuite/{sim => }/bfin/syscfg.s (100%) rename sim/testsuite/{sim => }/bfin/tar10622.s (100%) rename sim/testsuite/{sim => }/bfin/test-dma.h (100%) rename sim/testsuite/{sim => }/bfin/test.h (100%) rename sim/testsuite/{sim => }/bfin/testset.s (100%) rename sim/testsuite/{sim => }/bfin/testset2.s (100%) rename sim/testsuite/{sim => }/bfin/testutils.inc (100%) rename sim/testsuite/{sim => }/bfin/unlink.S (100%) rename sim/testsuite/{sim => }/bfin/up0.s (100%) rename sim/testsuite/{sim => }/bfin/usp.S (100%) rename sim/testsuite/{sim => }/bfin/vec-abs-2.S (100%) rename sim/testsuite/{sim => }/bfin/vec-abs-3.S (100%) rename sim/testsuite/{sim => }/bfin/vec-abs.S (100%) rename sim/testsuite/{sim => }/bfin/vec-neg-2.S (100%) rename sim/testsuite/{sim => }/bfin/vec-neg-3.S (100%) rename sim/testsuite/{sim => }/bfin/vec-neg.S (100%) rename sim/testsuite/{sim => }/bfin/vecadd.s (100%) rename sim/testsuite/{sim => }/bfin/vit_max.s (100%) rename sim/testsuite/{sim => }/bfin/vit_max2.s (100%) rename sim/testsuite/{sim => }/bfin/viterbi2.s (100%) rename sim/testsuite/{sim => }/bfin/wtf.s (100%) rename sim/testsuite/{sim => }/bfin/x1.s (100%) rename sim/testsuite/{sim => }/bfin/zcall.s (100%) rename sim/testsuite/{sim => }/bfin/zeroflagrnd.s (100%) rename sim/testsuite/{sim => }/bpf/ChangeLog (100%) rename sim/testsuite/{sim => }/bpf/allinsn.exp (100%) rename sim/testsuite/{sim => }/bpf/alu.s (100%) rename sim/testsuite/{sim => }/bpf/alu32.s (100%) rename sim/testsuite/{sim => }/bpf/endbe.s (100%) rename sim/testsuite/{sim => }/bpf/endle.s (100%) rename sim/testsuite/{sim => }/bpf/jmp.s (100%) rename sim/testsuite/{sim => }/bpf/jmp32.s (100%) rename sim/testsuite/{sim => }/bpf/ldabs.s (100%) rename sim/testsuite/{sim => }/bpf/mem.s (100%) rename sim/testsuite/{sim => }/bpf/mov.s (100%) rename sim/testsuite/{sim => }/bpf/testutils.inc (100%) rename sim/testsuite/{sim => }/bpf/xadd.s (100%) delete mode 100755 sim/testsuite/configure delete mode 100644 sim/testsuite/configure.ac rename sim/testsuite/{sim => }/cr16/ChangeLog (100%) rename sim/testsuite/{sim => }/cr16/addb.cgs (100%) rename sim/testsuite/{sim => }/cr16/addd.cgs (100%) rename sim/testsuite/{sim => }/cr16/addi.cgs (100%) rename sim/testsuite/{sim => }/cr16/addw.cgs (100%) rename sim/testsuite/{sim => }/cr16/allinsn.exp (100%) rename sim/testsuite/{sim => }/cr16/andb.cgs (100%) rename sim/testsuite/{sim => }/cr16/andd.cgs (100%) rename sim/testsuite/{sim => }/cr16/andw.cgs (100%) rename sim/testsuite/{sim => }/cr16/ashub.cgs (100%) rename sim/testsuite/{sim => }/cr16/ashub_i.cgs (100%) rename sim/testsuite/{sim => }/cr16/ashud.cgs (100%) rename sim/testsuite/{sim => }/cr16/ashud_i.cgs (100%) rename sim/testsuite/{sim => }/cr16/ashuw.cgs (100%) rename sim/testsuite/{sim => }/cr16/ashuw_i.cgs (100%) rename sim/testsuite/{sim => }/cr16/bal1_24.cgs (100%) rename sim/testsuite/{sim => }/cr16/bal2_24.cgs (100%) rename sim/testsuite/{sim => }/cr16/bcc.cgs (100%) rename sim/testsuite/{sim => }/cr16/bcs.cgs (100%) rename sim/testsuite/{sim => }/cr16/beq.cgs (100%) rename sim/testsuite/{sim => }/cr16/beq0b.cgs (100%) rename sim/testsuite/{sim => }/cr16/beq0w.cgs (100%) rename sim/testsuite/{sim => }/cr16/bge.cgs (100%) rename sim/testsuite/{sim => }/cr16/bgt.cgs (100%) rename sim/testsuite/{sim => }/cr16/bhi.cgs (100%) rename sim/testsuite/{sim => }/cr16/bhs.cgs (100%) rename sim/testsuite/{sim => }/cr16/bht.cgs (100%) rename sim/testsuite/{sim => }/cr16/blo.cgs (100%) rename sim/testsuite/{sim => }/cr16/bls.cgs (100%) rename sim/testsuite/{sim => }/cr16/blt.cgs (100%) rename sim/testsuite/{sim => }/cr16/bne.cgs (100%) rename sim/testsuite/{sim => }/cr16/bne0b.cgs (100%) rename sim/testsuite/{sim => }/cr16/bne0w.cgs (100%) rename sim/testsuite/{sim => }/cr16/br.cgs (100%) rename sim/testsuite/{sim => }/cr16/cbitb.cgs (100%) rename sim/testsuite/{sim => }/cr16/cbitw.cgs (100%) rename sim/testsuite/{sim => }/cr16/cmpb.cgs (100%) rename sim/testsuite/{sim => }/cr16/cmpb_i.cgs (100%) rename sim/testsuite/{sim => }/cr16/cmpd.cgs (100%) rename sim/testsuite/{sim => }/cr16/cmpd_i.cgs (100%) rename sim/testsuite/{sim => }/cr16/cmpi.cgs (100%) rename sim/testsuite/{sim => }/cr16/cmpw.cgs (100%) rename sim/testsuite/{sim => }/cr16/cmpw_i.cgs (100%) rename sim/testsuite/{sim => }/cr16/excp.cgs (100%) rename sim/testsuite/{sim => }/cr16/hello.ms (100%) rename sim/testsuite/{sim => }/cr16/hw-trap.ms (100%) rename sim/testsuite/{sim => }/cr16/jal.cgs (100%) rename sim/testsuite/{sim => }/cr16/jcc.cgs (100%) rename sim/testsuite/{sim => }/cr16/jcs.cgs (100%) rename sim/testsuite/{sim => }/cr16/jeq.cgs (100%) rename sim/testsuite/{sim => }/cr16/jfc.cgs (100%) rename sim/testsuite/{sim => }/cr16/jfs.cgs (100%) rename sim/testsuite/{sim => }/cr16/jge.cgs (100%) rename sim/testsuite/{sim => }/cr16/jgt.cgs (100%) rename sim/testsuite/{sim => }/cr16/jhi.cgs (100%) rename sim/testsuite/{sim => }/cr16/jhs.cgs (100%) rename sim/testsuite/{sim => }/cr16/jlo.cgs (100%) rename sim/testsuite/{sim => }/cr16/jls.cgs (100%) rename sim/testsuite/{sim => }/cr16/jlt.cgs (100%) rename sim/testsuite/{sim => }/cr16/jne.cgs (100%) rename sim/testsuite/{sim => }/cr16/jump.cgs (100%) rename sim/testsuite/{sim => }/cr16/loadb.cgs (100%) rename sim/testsuite/{sim => }/cr16/loadd.cgs (100%) rename sim/testsuite/{sim => }/cr16/loadm.cgs (100%) rename sim/testsuite/{sim => }/cr16/loadmp.cgs (100%) rename sim/testsuite/{sim => }/cr16/loadw.cgs (100%) rename sim/testsuite/{sim => }/cr16/lpr-spr.cgs (100%) rename sim/testsuite/{sim => }/cr16/lprd-sprd.cgs (100%) rename sim/testsuite/{sim => }/cr16/lshb.cgs (100%) rename sim/testsuite/{sim => }/cr16/lshb_i.cgs (100%) rename sim/testsuite/{sim => }/cr16/lshd.cgs (100%) rename sim/testsuite/{sim => }/cr16/lshd_i.cgs (100%) rename sim/testsuite/{sim => }/cr16/lshw.cgs (100%) rename sim/testsuite/{sim => }/cr16/lshw_i.cgs (100%) rename sim/testsuite/{sim => }/cr16/macqw.cgs (100%) rename sim/testsuite/{sim => }/cr16/macsw.cgs (100%) rename sim/testsuite/{sim => }/cr16/macuw.cgs (100%) rename sim/testsuite/{sim => }/cr16/misc.exp (100%) rename sim/testsuite/{sim => }/cr16/movb.cgs (100%) rename sim/testsuite/{sim => }/cr16/movd.cgs (100%) rename sim/testsuite/{sim => }/cr16/movw.cgs (100%) rename sim/testsuite/{sim => }/cr16/movxb.cgs (100%) rename sim/testsuite/{sim => }/cr16/movxw.cgs (100%) rename sim/testsuite/{sim => }/cr16/movzb.cgs (100%) rename sim/testsuite/{sim => }/cr16/movzw.cgs (100%) rename sim/testsuite/{sim => }/cr16/mulb.cgs (100%) rename sim/testsuite/{sim => }/cr16/mulsb.cgs (100%) rename sim/testsuite/{sim => }/cr16/mulsw.cgs (100%) rename sim/testsuite/{sim => }/cr16/muluw.cgs (100%) rename sim/testsuite/{sim => }/cr16/mulw.cgs (100%) rename sim/testsuite/{sim => }/cr16/nop.cgs (100%) rename sim/testsuite/{sim => }/cr16/orb.cgs (100%) rename sim/testsuite/{sim => }/cr16/ord.cgs (100%) rename sim/testsuite/{sim => }/cr16/orw.cgs (100%) rename sim/testsuite/{sim => }/cr16/pop1.cgs (100%) rename sim/testsuite/{sim => }/cr16/pop2.cgs (100%) rename sim/testsuite/{sim => }/cr16/pop3.cgs (100%) rename sim/testsuite/{sim => }/cr16/popret1.cgs (100%) rename sim/testsuite/{sim => }/cr16/popret2.cgs (100%) rename sim/testsuite/{sim => }/cr16/popret3.cgs (100%) rename sim/testsuite/{sim => }/cr16/push1.cgs (100%) rename sim/testsuite/{sim => }/cr16/push2.cgs (100%) rename sim/testsuite/{sim => }/cr16/push3.cgs (100%) rename sim/testsuite/{sim => }/cr16/sbitb.cgs (100%) rename sim/testsuite/{sim => }/cr16/sbitw.cgs (100%) rename sim/testsuite/{sim => }/cr16/scc.cgs (100%) rename sim/testsuite/{sim => }/cr16/scs.cgs (100%) rename sim/testsuite/{sim => }/cr16/seq.cgs (100%) rename sim/testsuite/{sim => }/cr16/sfc.cgs (100%) rename sim/testsuite/{sim => }/cr16/sfs.cgs (100%) rename sim/testsuite/{sim => }/cr16/sge.cgs (100%) rename sim/testsuite/{sim => }/cr16/sgt.cgs (100%) rename sim/testsuite/{sim => }/cr16/shi.cgs (100%) rename sim/testsuite/{sim => }/cr16/shs.cgs (100%) rename sim/testsuite/{sim => }/cr16/slo.cgs (100%) rename sim/testsuite/{sim => }/cr16/sls.cgs (100%) rename sim/testsuite/{sim => }/cr16/slt.cgs (100%) rename sim/testsuite/{sim => }/cr16/sne.cgs (100%) rename sim/testsuite/{sim => }/cr16/storb.cgs (100%) rename sim/testsuite/{sim => }/cr16/stord.cgs (100%) rename sim/testsuite/{sim => }/cr16/storw.cgs (100%) rename sim/testsuite/{sim => }/cr16/subb.cgs (100%) rename sim/testsuite/{sim => }/cr16/subd.cgs (100%) rename sim/testsuite/{sim => }/cr16/subi.cgs (100%) rename sim/testsuite/{sim => }/cr16/subw.cgs (100%) rename sim/testsuite/{sim => }/cr16/tbit.cgs (100%) rename sim/testsuite/{sim => }/cr16/tbitb.cgs (100%) rename sim/testsuite/{sim => }/cr16/tbitw.cgs (100%) rename sim/testsuite/{sim => }/cr16/testutils.inc (100%) rename sim/testsuite/{sim => }/cr16/uread16.ms (100%) rename sim/testsuite/{sim => }/cr16/uread32.ms (100%) rename sim/testsuite/{sim => }/cr16/xorb.cgs (100%) rename sim/testsuite/{sim => }/cr16/xord.cgs (100%) rename sim/testsuite/{sim => }/cr16/xorw.cgs (100%) create mode 100644 sim/testsuite/cris/ChangeLog rename sim/testsuite/{sim => }/cris/asm/abs.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addcpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addcv32c.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addcv32m.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addcv32r.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addi.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addiv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addoc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addom.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addoq.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addq.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addqpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addswpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addxc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addxm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addxr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/andc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/andm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/andq.ms (100%) rename sim/testsuite/{sim => }/cris/asm/andr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/asm.exp (100%) rename sim/testsuite/{sim => }/cris/asm/asr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/ba.ms (100%) rename sim/testsuite/{sim => }/cris/asm/badarch1.ms (100%) rename sim/testsuite/{sim => }/cris/asm/bare1.ms (100%) rename sim/testsuite/{sim => }/cris/asm/bare2.ms (100%) rename sim/testsuite/{sim => }/cris/asm/bare3.ms (100%) rename sim/testsuite/{sim => }/cris/asm/bas.ms (100%) rename sim/testsuite/{sim => }/cris/asm/bccb.ms (100%) rename sim/testsuite/{sim => }/cris/asm/bdapc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/bdapm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/bdapq.ms (100%) rename sim/testsuite/{sim => }/cris/asm/bdapqpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/biap.ms (100%) rename sim/testsuite/{sim => }/cris/asm/boundc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/boundm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/boundmv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/boundr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/break.ms (100%) rename sim/testsuite/{sim => }/cris/asm/btst.ms (100%) rename sim/testsuite/{sim => }/cris/asm/ccr-v10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/ccs-v32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/clearfv10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/clearfv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/clrjmp1.ms (100%) rename sim/testsuite/{sim => }/cris/asm/cmpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/cmpm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/cmpq.ms (100%) rename sim/testsuite/{sim => }/cris/asm/cmpr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/cmpxc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/cmpxm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/dflags.ms (100%) rename sim/testsuite/{sim => }/cris/asm/dip.ms (100%) rename sim/testsuite/{sim => }/cris/asm/dstep.ms (100%) rename sim/testsuite/{sim => }/cris/asm/fidxd.ms (100%) rename sim/testsuite/{sim => }/cris/asm/fidxi.ms (100%) rename sim/testsuite/{sim => }/cris/asm/ftagd.ms (100%) rename sim/testsuite/{sim => }/cris/asm/ftagi.ms (100%) rename sim/testsuite/{sim => }/cris/asm/halt.ms (100%) rename sim/testsuite/{sim => }/cris/asm/io1.ms (100%) rename sim/testsuite/{sim => }/cris/asm/io2.ms (100%) rename sim/testsuite/{sim => }/cris/asm/io3.ms (100%) rename sim/testsuite/{sim => }/cris/asm/io4.ms (100%) rename sim/testsuite/{sim => }/cris/asm/io5.ms (100%) rename sim/testsuite/{sim => }/cris/asm/io6.ms (100%) rename sim/testsuite/{sim => }/cris/asm/io7.ms (100%) rename sim/testsuite/{sim => }/cris/asm/io8.ms (100%) rename sim/testsuite/{sim => }/cris/asm/io9.ms (100%) rename sim/testsuite/{sim => }/cris/asm/jsr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/jsrmv10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/jumpmp.ms (100%) rename sim/testsuite/{sim => }/cris/asm/jumppv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/lapc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/lsl.ms (100%) rename sim/testsuite/{sim => }/cris/asm/lsr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/lz.ms (100%) rename sim/testsuite/{sim => }/cris/asm/mcp.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movdelsr1.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movecpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movecr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movecrt10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movecrt32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movect10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movei.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movempc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movemr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movemrv10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movemrv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movepcb.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movepcd.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movepcw.ms (100%) rename sim/testsuite/{sim => }/cris/asm/moveq.ms (100%) rename sim/testsuite/{sim => }/cris/asm/moveqpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/mover.ms (100%) rename sim/testsuite/{sim => }/cris/asm/moverbpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/moverdpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/moverm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/moverpcb.ms (100%) rename sim/testsuite/{sim => }/cris/asm/moverpcd.ms (100%) rename sim/testsuite/{sim => }/cris/asm/moverpcw.ms (100%) rename sim/testsuite/{sim => }/cris/asm/moverwpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movesmp.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movmp.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movmp8.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movpmv10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movpmv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movppc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movpr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movprv10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movprv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movrss.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movscpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movscr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movsm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movsmpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movsr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movsrpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movssr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movucpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movucr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movum.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movumpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movur.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movurpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/mstep.ms (100%) rename sim/testsuite/{sim => }/cris/asm/msteppc1.ms (100%) rename sim/testsuite/{sim => }/cris/asm/msteppc2.ms (100%) rename sim/testsuite/{sim => }/cris/asm/msteppc3.ms (100%) rename sim/testsuite/{sim => }/cris/asm/mulv10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/mulv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/mulx.ms (100%) rename sim/testsuite/{sim => }/cris/asm/neg.ms (100%) rename sim/testsuite/{sim => }/cris/asm/nonvcv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/nopv10t.ms (100%) rename sim/testsuite/{sim => }/cris/asm/nopv32t.ms (100%) rename sim/testsuite/{sim => }/cris/asm/nopv32t2.ms (100%) rename sim/testsuite/{sim => }/cris/asm/nopv32t3.ms (100%) rename sim/testsuite/{sim => }/cris/asm/nopv32t4.ms (100%) rename sim/testsuite/{sim => }/cris/asm/not.ms (100%) rename sim/testsuite/{sim => }/cris/asm/op3.ms (100%) rename sim/testsuite/{sim => }/cris/asm/opterr1.ms (100%) rename sim/testsuite/{sim => }/cris/asm/opterr2.ms (100%) rename sim/testsuite/{sim => }/cris/asm/opterr3.ms (100%) rename sim/testsuite/{sim => }/cris/asm/opterr4.ms (100%) rename sim/testsuite/{sim => }/cris/asm/opterr5.ms (100%) rename sim/testsuite/{sim => }/cris/asm/option1.ms (100%) rename sim/testsuite/{sim => }/cris/asm/option2.ms (100%) rename sim/testsuite/{sim => }/cris/asm/option3.ms (100%) rename sim/testsuite/{sim => }/cris/asm/option4.ms (100%) rename sim/testsuite/{sim => }/cris/asm/orc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/orm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/orq.ms (100%) rename sim/testsuite/{sim => }/cris/asm/orr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/pcplus.ms (100%) rename sim/testsuite/{sim => }/cris/asm/pid1.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw1.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw11.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw12.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw13.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw14.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw15.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw16.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw17.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw2.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw3.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw4.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw5.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw6.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw7.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw8.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw9.ms (100%) rename sim/testsuite/{sim => }/cris/asm/ret.ms (100%) rename sim/testsuite/{sim => }/cris/asm/rfe.ms (100%) rename sim/testsuite/{sim => }/cris/asm/rfg.ms (100%) rename sim/testsuite/{sim => }/cris/asm/rfn.ms (100%) rename sim/testsuite/{sim => }/cris/asm/sbfs.ms (100%) rename sim/testsuite/{sim => }/cris/asm/scc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/sfe.ms (100%) rename sim/testsuite/{sim => }/cris/asm/subc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/subm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/subq.ms (100%) rename sim/testsuite/{sim => }/cris/asm/subqpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/subr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/subxc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/subxm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/subxr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/swap.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tb.ms (100%) rename sim/testsuite/{sim => }/cris/asm/test.ms (100%) rename sim/testsuite/{sim => }/cris/asm/testutils.inc (100%) rename sim/testsuite/{sim => }/cris/asm/tjmpsrv32-2.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tjmpsrv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tjsrcv10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tjsrcv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tmemv10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tmemv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tmulv10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tmulv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tmvm1.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tmvm2.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tmvmrv10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tmvmrv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tmvrmv10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tmvrmv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/user.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x0-v10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x0-v32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x1-v10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x1-v32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x10-v10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x2-v10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x2-v32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x3-v10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x3-v32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x4-v32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x5-v10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x5-v32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x6-v10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x6-v32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x7-v10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x7-v32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x8-v10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x9-v10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/xor.ms (100%) rename sim/testsuite/{sim => }/cris/c/access1.c (100%) rename sim/testsuite/{sim => }/cris/c/append1.c (100%) rename sim/testsuite/{sim => }/cris/c/badldso1.c (100%) rename sim/testsuite/{sim => }/cris/c/badldso2.c (100%) rename sim/testsuite/{sim => }/cris/c/badldso3.c (100%) create mode 100644 sim/testsuite/cris/c/c.exp rename sim/testsuite/{sim => }/cris/c/clone1.c (100%) rename sim/testsuite/{sim => }/cris/c/clone2.c (100%) rename sim/testsuite/{sim => }/cris/c/clone3.c (100%) rename sim/testsuite/{sim => }/cris/c/clone4.c (100%) rename sim/testsuite/{sim => }/cris/c/clone5.c (100%) rename sim/testsuite/{sim => }/cris/c/clone6.c (100%) rename sim/testsuite/{sim => }/cris/c/ex1.c (100%) rename sim/testsuite/{sim => }/cris/c/exitg1.c (100%) rename sim/testsuite/{sim => }/cris/c/exitg2.c (100%) rename sim/testsuite/{sim => }/cris/c/fcntl1.c (100%) rename sim/testsuite/{sim => }/cris/c/fcntl2.c (100%) rename sim/testsuite/{sim => }/cris/c/fdopen1.c (100%) rename sim/testsuite/{sim => }/cris/c/fdopen2.c (100%) rename sim/testsuite/{sim => }/cris/c/freopen1.c (100%) rename sim/testsuite/{sim => }/cris/c/freopen2.c (100%) rename sim/testsuite/{sim => }/cris/c/ftruncate1.c (100%) rename sim/testsuite/{sim => }/cris/c/ftruncate2.c (100%) rename sim/testsuite/{sim => }/cris/c/getcwd1.c (100%) rename sim/testsuite/{sim => }/cris/c/gettod.c (100%) rename sim/testsuite/{sim => }/cris/c/hello.c (100%) rename sim/testsuite/{sim => }/cris/c/helloaout.c (100%) rename sim/testsuite/{sim => }/cris/c/hellodyn.c (100%) rename sim/testsuite/{sim => }/cris/c/hellodyn2.c (100%) rename sim/testsuite/{sim => }/cris/c/hellodyn3.c (100%) rename sim/testsuite/{sim => }/cris/c/kill1.c (100%) rename sim/testsuite/{sim => }/cris/c/kill2.c (100%) rename sim/testsuite/{sim => }/cris/c/kill3.c (100%) rename sim/testsuite/{sim => }/cris/c/mapbrk.c (100%) rename sim/testsuite/{sim => }/cris/c/mmap1.c (100%) rename sim/testsuite/{sim => }/cris/c/mmap2.c (100%) rename sim/testsuite/{sim => }/cris/c/mmap3.c (100%) rename sim/testsuite/{sim => }/cris/c/mmap4.c (100%) rename sim/testsuite/{sim => }/cris/c/mmap5.c (100%) rename sim/testsuite/{sim => }/cris/c/mmap6.c (100%) rename sim/testsuite/{sim => }/cris/c/mmap7.c (100%) rename sim/testsuite/{sim => }/cris/c/mmap8.c (100%) rename sim/testsuite/{sim => }/cris/c/mprotect1.c (100%) rename sim/testsuite/{sim => }/cris/c/mprotect2.c (100%) rename sim/testsuite/{sim => }/cris/c/mremap.c (100%) rename sim/testsuite/{sim => }/cris/c/openpf1.c (100%) rename sim/testsuite/{sim => }/cris/c/openpf2.c (100%) rename sim/testsuite/{sim => }/cris/c/openpf3.c (100%) rename sim/testsuite/{sim => }/cris/c/openpf4.c (100%) rename sim/testsuite/{sim => }/cris/c/openpf5.c (100%) rename sim/testsuite/{sim => }/cris/c/pipe1.c (100%) rename sim/testsuite/{sim => }/cris/c/pipe2.c (100%) rename sim/testsuite/{sim => }/cris/c/pipe3.c (100%) rename sim/testsuite/{sim => }/cris/c/pipe4.c (100%) rename sim/testsuite/{sim => }/cris/c/pipe5.c (100%) rename sim/testsuite/{sim => }/cris/c/pipe6.c (100%) rename sim/testsuite/{sim => }/cris/c/pipe7.c (100%) rename sim/testsuite/{sim => }/cris/c/readlink1.c (100%) rename sim/testsuite/{sim => }/cris/c/readlink10.c (100%) rename sim/testsuite/{sim => }/cris/c/readlink11.c (100%) rename sim/testsuite/{sim => }/cris/c/readlink2.c (100%) rename sim/testsuite/{sim => }/cris/c/readlink3.c (100%) create mode 100644 sim/testsuite/cris/c/readlink4.c rename sim/testsuite/{sim => }/cris/c/readlink5.c (100%) rename sim/testsuite/{sim => }/cris/c/readlink6.c (100%) rename sim/testsuite/{sim => }/cris/c/readlink7.c (100%) rename sim/testsuite/{sim => }/cris/c/readlink8.c (100%) rename sim/testsuite/{sim => }/cris/c/readlink9.c (100%) rename sim/testsuite/{sim => }/cris/c/rename2.c (100%) rename sim/testsuite/{sim => }/cris/c/rtsigprocmask1.c (100%) rename sim/testsuite/{sim => }/cris/c/rtsigprocmask2.c (100%) rename sim/testsuite/{sim => }/cris/c/rtsigsuspend1.c (100%) rename sim/testsuite/{sim => }/cris/c/rtsigsuspend2.c (100%) rename sim/testsuite/{sim => }/cris/c/sched1.c (100%) rename sim/testsuite/{sim => }/cris/c/sched2.c (100%) rename sim/testsuite/{sim => }/cris/c/sched3.c (100%) rename sim/testsuite/{sim => }/cris/c/sched4.c (100%) rename sim/testsuite/{sim => }/cris/c/sched5.c (100%) rename sim/testsuite/{sim => }/cris/c/sched6.c (100%) rename sim/testsuite/{sim => }/cris/c/sched7.c (100%) rename sim/testsuite/{sim => }/cris/c/sched8.c (100%) rename sim/testsuite/{sim => }/cris/c/sched9.c (100%) rename sim/testsuite/{sim => }/cris/c/seek1.c (100%) rename sim/testsuite/{sim => }/cris/c/seek2.c (100%) rename sim/testsuite/{sim => }/cris/c/seek3.c (100%) rename sim/testsuite/{sim => }/cris/c/seek4.c (100%) rename sim/testsuite/{sim => }/cris/c/setrlimit1.c (100%) rename sim/testsuite/{sim => }/cris/c/settls1.c (100%) rename sim/testsuite/{sim => }/cris/c/sig1.c (100%) rename sim/testsuite/{sim => }/cris/c/sig10.c (100%) rename sim/testsuite/{sim => }/cris/c/sig11.c (100%) rename sim/testsuite/{sim => }/cris/c/sig12.c (100%) rename sim/testsuite/{sim => }/cris/c/sig13.c (100%) rename sim/testsuite/{sim => }/cris/c/sig2.c (100%) rename sim/testsuite/{sim => }/cris/c/sig3.c (100%) rename sim/testsuite/{sim => }/cris/c/sig4.c (100%) rename sim/testsuite/{sim => }/cris/c/sig5.c (100%) rename sim/testsuite/{sim => }/cris/c/sig6.c (100%) rename sim/testsuite/{sim => }/cris/c/sig7.c (100%) rename sim/testsuite/{sim => }/cris/c/sig8.c (100%) rename sim/testsuite/{sim => }/cris/c/sig9.c (100%) rename sim/testsuite/{sim => }/cris/c/sigreturn1.c (100%) rename sim/testsuite/{sim => }/cris/c/sigreturn2.c (100%) rename sim/testsuite/{sim => }/cris/c/sigreturn3.c (100%) rename sim/testsuite/{sim => }/cris/c/sigreturn4.c (100%) rename sim/testsuite/{sim => }/cris/c/sjlj.c (100%) rename sim/testsuite/{sim => }/cris/c/sock1.c (100%) rename sim/testsuite/{sim => }/cris/c/stat1.c (100%) rename sim/testsuite/{sim => }/cris/c/stat2.c (100%) rename sim/testsuite/{sim => }/cris/c/stat3.c (100%) rename sim/testsuite/{sim => }/cris/c/stat4.c (100%) rename sim/testsuite/{sim => }/cris/c/stat5.c (100%) rename sim/testsuite/{sim => }/cris/c/stat7.c (100%) rename sim/testsuite/{sim => }/cris/c/stat8.c (100%) rename sim/testsuite/{sim => }/cris/c/syscall1.c (100%) rename sim/testsuite/{sim => }/cris/c/syscall2.c (100%) rename sim/testsuite/{sim => }/cris/c/syscall3.c (100%) rename sim/testsuite/{sim => }/cris/c/syscall4.c (100%) rename sim/testsuite/{sim => }/cris/c/syscall5.c (100%) rename sim/testsuite/{sim => }/cris/c/syscall6.c (100%) rename sim/testsuite/{sim => }/cris/c/syscall7.c (100%) rename sim/testsuite/{sim => }/cris/c/syscall8.c (100%) rename sim/testsuite/{sim => }/cris/c/sysctl1.c (100%) rename sim/testsuite/{sim => }/cris/c/sysctl2.c (100%) rename sim/testsuite/{sim => }/cris/c/sysctl3.c (100%) rename sim/testsuite/{sim => }/cris/c/thread2.c (100%) rename sim/testsuite/{sim => }/cris/c/thread3.c (100%) rename sim/testsuite/{sim => }/cris/c/thread4.c (100%) rename sim/testsuite/{sim => }/cris/c/thread5.c (100%) rename sim/testsuite/{sim => }/cris/c/time1.c (100%) rename sim/testsuite/{sim => }/cris/c/time2.c (100%) rename sim/testsuite/{sim => }/cris/c/truncate1.c (100%) rename sim/testsuite/{sim => }/cris/c/truncate2.c (100%) rename sim/testsuite/{sim => }/cris/c/ugetrlimit1.c (100%) rename sim/testsuite/{sim => }/cris/c/uname1.c (100%) rename sim/testsuite/{sim => }/cris/c/writev1.c (100%) rename sim/testsuite/{sim => }/cris/c/writev2.c (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/host1.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq1.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq2.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq3.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq4.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq5.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq6.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/mbox1.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/mem1.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/mem2.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/poll1.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/quit.s (100%) create mode 100644 sim/testsuite/cris/hw/rv-n-cris/rvc.exp rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/std.dev (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/testutils.inc (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/trivial1.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/trivial2.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/trivial3.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/trivial4.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/trivial4.r (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/trivial5.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/wd1.ms (100%) delete mode 100644 sim/testsuite/d10v-elf/ChangeLog delete mode 100644 sim/testsuite/d10v-elf/Makefile.in delete mode 100755 sim/testsuite/d10v-elf/configure delete mode 100644 sim/testsuite/d10v-elf/configure.ac delete mode 100644 sim/testsuite/d10v-elf/exit47.s delete mode 100644 sim/testsuite/d10v-elf/hello.s delete mode 100644 sim/testsuite/d10v-elf/loop.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-ld-d.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-ld-i.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-ld-id.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-ld-im.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-ld-ip.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-ld2w-d.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-ld2w-i.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-ld2w-id.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-ld2w-im.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-ld2w-ip.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-st-d.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-st-i.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-st-id.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-st-im.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-st-ip.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-st-is.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-st2w-d.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-st2w-i.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-st2w-id.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-st2w-im.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-st2w-ip.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-st2w-is.s delete mode 100644 sim/testsuite/d10v-elf/t-dbt.s delete mode 100644 sim/testsuite/d10v-elf/t-ld-st.s delete mode 100644 sim/testsuite/d10v-elf/t-mac.s delete mode 100644 sim/testsuite/d10v-elf/t-macros.i delete mode 100644 sim/testsuite/d10v-elf/t-mod-ld-pre.s delete mode 100644 sim/testsuite/d10v-elf/t-msbu.s delete mode 100644 sim/testsuite/d10v-elf/t-mulxu.s delete mode 100644 sim/testsuite/d10v-elf/t-mvtac.s delete mode 100644 sim/testsuite/d10v-elf/t-mvtc.s delete mode 100644 sim/testsuite/d10v-elf/t-rac.s delete mode 100644 sim/testsuite/d10v-elf/t-rachi.s delete mode 100644 sim/testsuite/d10v-elf/t-rdt.s delete mode 100644 sim/testsuite/d10v-elf/t-rep.s delete mode 100644 sim/testsuite/d10v-elf/t-rie-xx.s delete mode 100644 sim/testsuite/d10v-elf/t-rte.s delete mode 100644 sim/testsuite/d10v-elf/t-sac.s delete mode 100644 sim/testsuite/d10v-elf/t-sachi.s delete mode 100644 sim/testsuite/d10v-elf/t-sadd.s delete mode 100644 sim/testsuite/d10v-elf/t-slae.s delete mode 100644 sim/testsuite/d10v-elf/t-sp.s delete mode 100644 sim/testsuite/d10v-elf/t-sub.s delete mode 100644 sim/testsuite/d10v-elf/t-sub2w.s delete mode 100644 sim/testsuite/d10v-elf/t-subi.s delete mode 100644 sim/testsuite/d10v-elf/t-trap.s create mode 100644 sim/testsuite/d10v/ChangeLog create mode 100644 sim/testsuite/d10v/allinsn.exp create mode 100644 sim/testsuite/d10v/exit47.s create mode 100644 sim/testsuite/d10v/hello.s create mode 100644 sim/testsuite/d10v/t-ae-ld-d.s create mode 100644 sim/testsuite/d10v/t-ae-ld-i.s create mode 100644 sim/testsuite/d10v/t-ae-ld-id.s create mode 100644 sim/testsuite/d10v/t-ae-ld-im.s create mode 100644 sim/testsuite/d10v/t-ae-ld-ip.s create mode 100644 sim/testsuite/d10v/t-ae-ld2w-d.s create mode 100644 sim/testsuite/d10v/t-ae-ld2w-i.s create mode 100644 sim/testsuite/d10v/t-ae-ld2w-id.s create mode 100644 sim/testsuite/d10v/t-ae-ld2w-im.s create mode 100644 sim/testsuite/d10v/t-ae-ld2w-ip.s create mode 100644 sim/testsuite/d10v/t-ae-st-d.s create mode 100644 sim/testsuite/d10v/t-ae-st-i.s create mode 100644 sim/testsuite/d10v/t-ae-st-id.s create mode 100644 sim/testsuite/d10v/t-ae-st-im.s create mode 100644 sim/testsuite/d10v/t-ae-st-ip.s create mode 100644 sim/testsuite/d10v/t-ae-st-is.s create mode 100644 sim/testsuite/d10v/t-ae-st2w-d.s create mode 100644 sim/testsuite/d10v/t-ae-st2w-i.s create mode 100644 sim/testsuite/d10v/t-ae-st2w-id.s create mode 100644 sim/testsuite/d10v/t-ae-st2w-im.s create mode 100644 sim/testsuite/d10v/t-ae-st2w-ip.s create mode 100644 sim/testsuite/d10v/t-ae-st2w-is.s create mode 100644 sim/testsuite/d10v/t-dbt.s create mode 100644 sim/testsuite/d10v/t-ld-st.s create mode 100644 sim/testsuite/d10v/t-mac.s create mode 100644 sim/testsuite/d10v/t-macros.i create mode 100644 sim/testsuite/d10v/t-mod-ld-pre.s create mode 100644 sim/testsuite/d10v/t-msbu.s create mode 100644 sim/testsuite/d10v/t-mulxu.s create mode 100644 sim/testsuite/d10v/t-mvtac.s create mode 100644 sim/testsuite/d10v/t-mvtc.s create mode 100644 sim/testsuite/d10v/t-rac.s create mode 100644 sim/testsuite/d10v/t-rachi.s create mode 100644 sim/testsuite/d10v/t-rdt.s create mode 100644 sim/testsuite/d10v/t-rep.s create mode 100644 sim/testsuite/d10v/t-rie-xx.s create mode 100644 sim/testsuite/d10v/t-rte.s create mode 100644 sim/testsuite/d10v/t-sac.s create mode 100644 sim/testsuite/d10v/t-sachi.s create mode 100644 sim/testsuite/d10v/t-sadd.s create mode 100644 sim/testsuite/d10v/t-slae.s create mode 100644 sim/testsuite/d10v/t-sp.s create mode 100644 sim/testsuite/d10v/t-sub.s create mode 100644 sim/testsuite/d10v/t-sub2w.s create mode 100644 sim/testsuite/d10v/t-subi.s create mode 100644 sim/testsuite/d10v/t-trap.s delete mode 100644 sim/testsuite/frv-elf/ChangeLog delete mode 100644 sim/testsuite/frv-elf/Makefile.in delete mode 100644 sim/testsuite/frv-elf/cache.s delete mode 100755 sim/testsuite/frv-elf/configure delete mode 100644 sim/testsuite/frv-elf/configure.ac delete mode 100644 sim/testsuite/frv-elf/exit47.s delete mode 100644 sim/testsuite/frv-elf/grloop.s delete mode 100644 sim/testsuite/frv-elf/hello.s delete mode 100644 sim/testsuite/frv-elf/loop.s create mode 100644 sim/testsuite/frv/ChangeLog rename sim/testsuite/{sim => }/frv/add.cgs (100%) rename sim/testsuite/{sim => }/frv/add.pcgs (100%) rename sim/testsuite/{sim => }/frv/addcc.cgs (100%) rename sim/testsuite/{sim => }/frv/addi.cgs (100%) rename sim/testsuite/{sim => }/frv/addicc.cgs (100%) rename sim/testsuite/{sim => }/frv/addx.cgs (100%) rename sim/testsuite/{sim => }/frv/addxcc.cgs (100%) rename sim/testsuite/{sim => }/frv/addxi.cgs (100%) rename sim/testsuite/{sim => }/frv/addxicc.cgs (100%) rename sim/testsuite/{sim => }/frv/allinsn.exp (100%) rename sim/testsuite/{sim => }/frv/and.cgs (100%) rename sim/testsuite/{sim => }/frv/andcc.cgs (100%) rename sim/testsuite/{sim => }/frv/andcr.cgs (100%) rename sim/testsuite/{sim => }/frv/andi.cgs (100%) rename sim/testsuite/{sim => }/frv/andicc.cgs (100%) rename sim/testsuite/{sim => }/frv/andncr.cgs (100%) rename sim/testsuite/{sim => }/frv/bar.cgs (100%) rename sim/testsuite/{sim => }/frv/bc.cgs (100%) rename sim/testsuite/{sim => }/frv/bcclr.cgs (100%) rename sim/testsuite/{sim => }/frv/bceqlr.cgs (100%) rename sim/testsuite/{sim => }/frv/bcgelr.cgs (100%) rename sim/testsuite/{sim => }/frv/bcgtlr.cgs (100%) rename sim/testsuite/{sim => }/frv/bchilr.cgs (100%) rename sim/testsuite/{sim => }/frv/bclelr.cgs (100%) rename sim/testsuite/{sim => }/frv/bclr.cgs (100%) rename sim/testsuite/{sim => }/frv/bclslr.cgs (100%) rename sim/testsuite/{sim => }/frv/bcltlr.cgs (100%) rename sim/testsuite/{sim => }/frv/bcnclr.cgs (100%) rename sim/testsuite/{sim => }/frv/bcnelr.cgs (100%) rename sim/testsuite/{sim => }/frv/bcnlr.cgs (100%) rename sim/testsuite/{sim => }/frv/bcnolr.cgs (100%) rename sim/testsuite/{sim => }/frv/bcnvlr.cgs (100%) rename sim/testsuite/{sim => }/frv/bcplr.cgs (100%) rename sim/testsuite/{sim => }/frv/bcralr.cgs (100%) rename sim/testsuite/{sim => }/frv/bctrlr.cgs (100%) rename sim/testsuite/{sim => }/frv/bcvlr.cgs (100%) rename sim/testsuite/{sim => }/frv/beq.cgs (100%) rename sim/testsuite/{sim => }/frv/beqlr.cgs (100%) rename sim/testsuite/{sim => }/frv/bge.cgs (100%) rename sim/testsuite/{sim => }/frv/bgelr.cgs (100%) rename sim/testsuite/{sim => }/frv/bgt.cgs (100%) rename sim/testsuite/{sim => }/frv/bgtlr.cgs (100%) rename sim/testsuite/{sim => }/frv/bhi.cgs (100%) rename sim/testsuite/{sim => }/frv/bhilr.cgs (100%) rename sim/testsuite/{sim => }/frv/ble.cgs (100%) rename sim/testsuite/{sim => }/frv/blelr.cgs (100%) rename sim/testsuite/{sim => }/frv/bls.cgs (100%) rename sim/testsuite/{sim => }/frv/blslr.cgs (100%) rename sim/testsuite/{sim => }/frv/blt.cgs (100%) rename sim/testsuite/{sim => }/frv/bltlr.cgs (100%) rename sim/testsuite/{sim => }/frv/bn.cgs (100%) rename sim/testsuite/{sim => }/frv/bnc.cgs (100%) rename sim/testsuite/{sim => }/frv/bnclr.cgs (100%) rename sim/testsuite/{sim => }/frv/bne.cgs (100%) rename sim/testsuite/{sim => }/frv/bnelr.cgs (100%) rename sim/testsuite/{sim => }/frv/bnlr.cgs (100%) rename sim/testsuite/{sim => }/frv/bno.cgs (100%) rename sim/testsuite/{sim => }/frv/bnolr.cgs (100%) rename sim/testsuite/{sim => }/frv/bnv.cgs (100%) rename sim/testsuite/{sim => }/frv/bnvlr.cgs (100%) rename sim/testsuite/{sim => }/frv/bp.cgs (100%) rename sim/testsuite/{sim => }/frv/bplr.cgs (100%) rename sim/testsuite/{sim => }/frv/bra.cgs (100%) rename sim/testsuite/{sim => }/frv/bralr.cgs (100%) rename sim/testsuite/{sim => }/frv/branch.pcgs (100%) rename sim/testsuite/{sim => }/frv/break.cgs (100%) rename sim/testsuite/{sim => }/frv/bv.cgs (100%) rename sim/testsuite/{sim => }/frv/bvlr.cgs (100%) create mode 100644 sim/testsuite/frv/cache.ms rename sim/testsuite/{sim => }/frv/cadd.cgs (100%) rename sim/testsuite/{sim => }/frv/caddcc.cgs (100%) rename sim/testsuite/{sim => }/frv/call.cgs (100%) rename sim/testsuite/{sim => }/frv/call.pcgs (100%) rename sim/testsuite/{sim => }/frv/callil.cgs (100%) rename sim/testsuite/{sim => }/frv/calll.cgs (100%) rename sim/testsuite/{sim => }/frv/cand.cgs (100%) rename sim/testsuite/{sim => }/frv/candcc.cgs (100%) rename sim/testsuite/{sim => }/frv/ccalll.cgs (100%) rename sim/testsuite/{sim => }/frv/cckc.cgs (100%) rename sim/testsuite/{sim => }/frv/cckeq.cgs (100%) rename sim/testsuite/{sim => }/frv/cckge.cgs (100%) rename sim/testsuite/{sim => }/frv/cckgt.cgs (100%) rename sim/testsuite/{sim => }/frv/cckhi.cgs (100%) rename sim/testsuite/{sim => }/frv/cckle.cgs (100%) rename sim/testsuite/{sim => }/frv/cckls.cgs (100%) rename sim/testsuite/{sim => }/frv/ccklt.cgs (100%) rename sim/testsuite/{sim => }/frv/cckn.cgs (100%) rename sim/testsuite/{sim => }/frv/ccknc.cgs (100%) rename sim/testsuite/{sim => }/frv/cckne.cgs (100%) rename sim/testsuite/{sim => }/frv/cckno.cgs (100%) rename sim/testsuite/{sim => }/frv/ccknv.cgs (100%) rename sim/testsuite/{sim => }/frv/cckp.cgs (100%) rename sim/testsuite/{sim => }/frv/cckra.cgs (100%) rename sim/testsuite/{sim => }/frv/cckv.cgs (100%) rename sim/testsuite/{sim => }/frv/ccmp.cgs (100%) rename sim/testsuite/{sim => }/frv/cfabss.cgs (100%) rename sim/testsuite/{sim => }/frv/cfadds.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckeq.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckge.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckgt.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckle.cgs (100%) rename sim/testsuite/{sim => }/frv/cfcklg.cgs (100%) rename sim/testsuite/{sim => }/frv/cfcklt.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckne.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckno.cgs (100%) rename sim/testsuite/{sim => }/frv/cfcko.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckra.cgs (100%) rename sim/testsuite/{sim => }/frv/cfcku.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckue.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckug.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckuge.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckul.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckule.cgs (100%) rename sim/testsuite/{sim => }/frv/cfcmps.cgs (100%) rename sim/testsuite/{sim => }/frv/cfdivs.cgs (100%) rename sim/testsuite/{sim => }/frv/cfitos.cgs (100%) rename sim/testsuite/{sim => }/frv/cfmadds.cgs (100%) rename sim/testsuite/{sim => }/frv/cfmas.cgs (100%) rename sim/testsuite/{sim => }/frv/cfmovs.cgs (100%) rename sim/testsuite/{sim => }/frv/cfmss.cgs (100%) rename sim/testsuite/{sim => }/frv/cfmsubs.cgs (100%) rename sim/testsuite/{sim => }/frv/cfmuls.cgs (100%) rename sim/testsuite/{sim => }/frv/cfnegs.cgs (100%) rename sim/testsuite/{sim => }/frv/cfsqrts.cgs (100%) rename sim/testsuite/{sim => }/frv/cfstoi.cgs (100%) rename sim/testsuite/{sim => }/frv/cfsubs.cgs (100%) rename sim/testsuite/{sim => }/frv/cjmpl.cgs (100%) rename sim/testsuite/{sim => }/frv/ckc.cgs (100%) rename sim/testsuite/{sim => }/frv/ckeq.cgs (100%) rename sim/testsuite/{sim => }/frv/ckge.cgs (100%) rename sim/testsuite/{sim => }/frv/ckgt.cgs (100%) rename sim/testsuite/{sim => }/frv/ckhi.cgs (100%) rename sim/testsuite/{sim => }/frv/ckle.cgs (100%) rename sim/testsuite/{sim => }/frv/ckls.cgs (100%) rename sim/testsuite/{sim => }/frv/cklt.cgs (100%) rename sim/testsuite/{sim => }/frv/ckn.cgs (100%) rename sim/testsuite/{sim => }/frv/cknc.cgs (100%) rename sim/testsuite/{sim => }/frv/ckne.cgs (100%) rename sim/testsuite/{sim => }/frv/ckno.cgs (100%) rename sim/testsuite/{sim => }/frv/cknv.cgs (100%) rename sim/testsuite/{sim => }/frv/ckp.cgs (100%) rename sim/testsuite/{sim => }/frv/ckra.cgs (100%) rename sim/testsuite/{sim => }/frv/ckv.cgs (100%) rename sim/testsuite/{sim => }/frv/cld.cgs (100%) rename sim/testsuite/{sim => }/frv/cldbf.cgs (100%) rename sim/testsuite/{sim => }/frv/cldbfu.cgs (100%) rename sim/testsuite/{sim => }/frv/cldd.cgs (100%) rename sim/testsuite/{sim => }/frv/clddf.cgs (100%) rename sim/testsuite/{sim => }/frv/clddfu.cgs (100%) rename sim/testsuite/{sim => }/frv/clddu.cgs (100%) rename sim/testsuite/{sim => }/frv/cldf.cgs (100%) rename sim/testsuite/{sim => }/frv/cldfu.cgs (100%) rename sim/testsuite/{sim => }/frv/cldhf.cgs (100%) rename sim/testsuite/{sim => }/frv/cldhfu.cgs (100%) rename sim/testsuite/{sim => }/frv/cldq.cgs (100%) rename sim/testsuite/{sim => }/frv/cldqu.cgs (100%) rename sim/testsuite/{sim => }/frv/cldsb.cgs (100%) rename sim/testsuite/{sim => }/frv/cldsbu.cgs (100%) rename sim/testsuite/{sim => }/frv/cldsh.cgs (100%) rename sim/testsuite/{sim => }/frv/cldshu.cgs (100%) rename sim/testsuite/{sim => }/frv/cldu.cgs (100%) rename sim/testsuite/{sim => }/frv/cldub.cgs (100%) rename sim/testsuite/{sim => }/frv/cldubu.cgs (100%) rename sim/testsuite/{sim => }/frv/clduh.cgs (100%) rename sim/testsuite/{sim => }/frv/clduhu.cgs (100%) rename sim/testsuite/{sim => }/frv/clrfa.cgs (100%) rename sim/testsuite/{sim => }/frv/clrfr.cgs (100%) rename sim/testsuite/{sim => }/frv/clrga.cgs (100%) rename sim/testsuite/{sim => }/frv/clrgr.cgs (100%) rename sim/testsuite/{sim => }/frv/cmaddhss.cgs (100%) rename sim/testsuite/{sim => }/frv/cmaddhus.cgs (100%) rename sim/testsuite/{sim => }/frv/cmand.cgs (100%) rename sim/testsuite/{sim => }/frv/cmbtoh.cgs (100%) rename sim/testsuite/{sim => }/frv/cmbtohe.cgs (100%) rename sim/testsuite/{sim => }/frv/cmcpxis.cgs (100%) rename sim/testsuite/{sim => }/frv/cmcpxiu.cgs (100%) rename sim/testsuite/{sim => }/frv/cmcpxrs.cgs (100%) rename sim/testsuite/{sim => }/frv/cmcpxru.cgs (100%) rename sim/testsuite/{sim => }/frv/cmexpdhd.cgs (100%) rename sim/testsuite/{sim => }/frv/cmexpdhw.cgs (100%) rename sim/testsuite/{sim => }/frv/cmhtob.cgs (100%) rename sim/testsuite/{sim => }/frv/cmmachs.cgs (100%) rename sim/testsuite/{sim => }/frv/cmmachu.cgs (100%) rename sim/testsuite/{sim => }/frv/cmmulhs.cgs (100%) rename sim/testsuite/{sim => }/frv/cmmulhu.cgs (100%) rename sim/testsuite/{sim => }/frv/cmnot.cgs (100%) rename sim/testsuite/{sim => }/frv/cmor.cgs (100%) rename sim/testsuite/{sim => }/frv/cmov.cgs (100%) rename sim/testsuite/{sim => }/frv/cmovfg.cgs (100%) rename sim/testsuite/{sim => }/frv/cmovfgd.cgs (100%) rename sim/testsuite/{sim => }/frv/cmovgf.cgs (100%) rename sim/testsuite/{sim => }/frv/cmovgfd.cgs (100%) rename sim/testsuite/{sim => }/frv/cmp.cgs (100%) rename sim/testsuite/{sim => }/frv/cmpb.cgs (100%) rename sim/testsuite/{sim => }/frv/cmpba.cgs (100%) rename sim/testsuite/{sim => }/frv/cmpi.cgs (100%) rename sim/testsuite/{sim => }/frv/cmqmachs.cgs (100%) rename sim/testsuite/{sim => }/frv/cmqmachu.cgs (100%) rename sim/testsuite/{sim => }/frv/cmqmulhs.cgs (100%) rename sim/testsuite/{sim => }/frv/cmqmulhu.cgs (100%) rename sim/testsuite/{sim => }/frv/cmsubhss.cgs (100%) rename sim/testsuite/{sim => }/frv/cmsubhus.cgs (100%) rename sim/testsuite/{sim => }/frv/cmxor.cgs (100%) rename sim/testsuite/{sim => }/frv/cnot.cgs (100%) rename sim/testsuite/{sim => }/frv/commitfa.cgs (100%) rename sim/testsuite/{sim => }/frv/commitfr.cgs (100%) rename sim/testsuite/{sim => }/frv/commitga.cgs (100%) rename sim/testsuite/{sim => }/frv/commitgr.cgs (100%) rename sim/testsuite/{sim => }/frv/cop1.cgs (100%) rename sim/testsuite/{sim => }/frv/cop2.cgs (100%) rename sim/testsuite/{sim => }/frv/cor.cgs (100%) rename sim/testsuite/{sim => }/frv/corcc.cgs (100%) rename sim/testsuite/{sim => }/frv/cscan.cgs (100%) rename sim/testsuite/{sim => }/frv/csdiv.cgs (100%) rename sim/testsuite/{sim => }/frv/csll.cgs (100%) rename sim/testsuite/{sim => }/frv/csllcc.cgs (100%) rename sim/testsuite/{sim => }/frv/csmul.cgs (100%) rename sim/testsuite/{sim => }/frv/csmulcc.cgs (100%) rename sim/testsuite/{sim => }/frv/csra.cgs (100%) rename sim/testsuite/{sim => }/frv/csracc.cgs (100%) rename sim/testsuite/{sim => }/frv/csrl.cgs (100%) rename sim/testsuite/{sim => }/frv/csrlcc.cgs (100%) rename sim/testsuite/{sim => }/frv/cst.cgs (100%) rename sim/testsuite/{sim => }/frv/cstb.cgs (100%) rename sim/testsuite/{sim => }/frv/cstbf.cgs (100%) rename sim/testsuite/{sim => }/frv/cstbfu.cgs (100%) rename sim/testsuite/{sim => }/frv/cstbu.cgs (100%) rename sim/testsuite/{sim => }/frv/cstd.cgs (100%) rename sim/testsuite/{sim => }/frv/cstdf.cgs (100%) rename sim/testsuite/{sim => }/frv/cstdfu.cgs (100%) rename sim/testsuite/{sim => }/frv/cstdu.cgs (100%) rename sim/testsuite/{sim => }/frv/cstf.cgs (100%) rename sim/testsuite/{sim => }/frv/cstfu.cgs (100%) rename sim/testsuite/{sim => }/frv/csth.cgs (100%) rename sim/testsuite/{sim => }/frv/csthf.cgs (100%) rename sim/testsuite/{sim => }/frv/csthfu.cgs (100%) rename sim/testsuite/{sim => }/frv/csthu.cgs (100%) rename sim/testsuite/{sim => }/frv/cstq.cgs (100%) rename sim/testsuite/{sim => }/frv/cstu.cgs (100%) rename sim/testsuite/{sim => }/frv/csub.cgs (100%) rename sim/testsuite/{sim => }/frv/csubcc.cgs (100%) rename sim/testsuite/{sim => }/frv/cswap.cgs (100%) rename sim/testsuite/{sim => }/frv/cudiv.cgs (100%) rename sim/testsuite/{sim => }/frv/cxor.cgs (100%) rename sim/testsuite/{sim => }/frv/cxorcc.cgs (100%) rename sim/testsuite/{sim => }/frv/dcef.cgs (100%) rename sim/testsuite/{sim => }/frv/dcei.cgs (100%) rename sim/testsuite/{sim => }/frv/dcf.cgs (100%) rename sim/testsuite/{sim => }/frv/dci.cgs (100%) create mode 100644 sim/testsuite/frv/exit47.ms rename sim/testsuite/{sim => }/frv/fabsd.cgs (100%) rename sim/testsuite/{sim => }/frv/fabss.cgs (100%) rename sim/testsuite/{sim => }/frv/faddd.cgs (100%) rename sim/testsuite/{sim => }/frv/fadds.cgs (100%) rename sim/testsuite/{sim => }/frv/fbeq.cgs (100%) rename sim/testsuite/{sim => }/frv/fbeqlr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbge.cgs (100%) rename sim/testsuite/{sim => }/frv/fbgelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbgt.cgs (100%) rename sim/testsuite/{sim => }/frv/fbgtlr.cgs (100%) rename sim/testsuite/{sim => }/frv/fble.cgs (100%) rename sim/testsuite/{sim => }/frv/fblelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fblg.cgs (100%) rename sim/testsuite/{sim => }/frv/fblglr.cgs (100%) rename sim/testsuite/{sim => }/frv/fblt.cgs (100%) rename sim/testsuite/{sim => }/frv/fbltlr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbne.cgs (100%) rename sim/testsuite/{sim => }/frv/fbnelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbno.cgs (100%) rename sim/testsuite/{sim => }/frv/fbnolr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbo.cgs (100%) rename sim/testsuite/{sim => }/frv/fbolr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbra.cgs (100%) rename sim/testsuite/{sim => }/frv/fbralr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbu.cgs (100%) rename sim/testsuite/{sim => }/frv/fbue.cgs (100%) rename sim/testsuite/{sim => }/frv/fbuelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbug.cgs (100%) rename sim/testsuite/{sim => }/frv/fbuge.cgs (100%) rename sim/testsuite/{sim => }/frv/fbugelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbuglr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbul.cgs (100%) rename sim/testsuite/{sim => }/frv/fbule.cgs (100%) rename sim/testsuite/{sim => }/frv/fbulelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbullr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbulr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbeqlr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbgelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbgtlr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcblelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcblglr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbltlr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbnelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbnolr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbolr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbralr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbuelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbugelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbuglr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbulelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbullr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbulr.cgs (100%) rename sim/testsuite/{sim => }/frv/fckeq.cgs (100%) rename sim/testsuite/{sim => }/frv/fckge.cgs (100%) rename sim/testsuite/{sim => }/frv/fckgt.cgs (100%) rename sim/testsuite/{sim => }/frv/fckle.cgs (100%) rename sim/testsuite/{sim => }/frv/fcklg.cgs (100%) rename sim/testsuite/{sim => }/frv/fcklt.cgs (100%) rename sim/testsuite/{sim => }/frv/fckne.cgs (100%) rename sim/testsuite/{sim => }/frv/fckno.cgs (100%) rename sim/testsuite/{sim => }/frv/fcko.cgs (100%) rename sim/testsuite/{sim => }/frv/fckra.cgs (100%) rename sim/testsuite/{sim => }/frv/fcku.cgs (100%) rename sim/testsuite/{sim => }/frv/fckue.cgs (100%) rename sim/testsuite/{sim => }/frv/fckug.cgs (100%) rename sim/testsuite/{sim => }/frv/fckuge.cgs (100%) rename sim/testsuite/{sim => }/frv/fckul.cgs (100%) rename sim/testsuite/{sim => }/frv/fckule.cgs (100%) rename sim/testsuite/{sim => }/frv/fcmpd.cgs (100%) rename sim/testsuite/{sim => }/frv/fcmps.cgs (100%) rename sim/testsuite/{sim => }/frv/fdabss.cgs (100%) rename sim/testsuite/{sim => }/frv/fdadds.cgs (100%) rename sim/testsuite/{sim => }/frv/fdcmps.cgs (100%) rename sim/testsuite/{sim => }/frv/fddivs.cgs (100%) rename sim/testsuite/{sim => }/frv/fditos.cgs (100%) rename sim/testsuite/{sim => }/frv/fdivd.cgs (100%) rename sim/testsuite/{sim => }/frv/fdivs.cgs (100%) rename sim/testsuite/{sim => }/frv/fdmadds.cgs (100%) rename sim/testsuite/{sim => }/frv/fdmas.cgs (100%) rename sim/testsuite/{sim => }/frv/fdmovs.cgs (100%) rename sim/testsuite/{sim => }/frv/fdmss.cgs (100%) rename sim/testsuite/{sim => }/frv/fdmulcs.cgs (100%) rename sim/testsuite/{sim => }/frv/fdmuls.cgs (100%) rename sim/testsuite/{sim => }/frv/fdnegs.cgs (100%) rename sim/testsuite/{sim => }/frv/fdsads.cgs (100%) rename sim/testsuite/{sim => }/frv/fdsqrts.cgs (100%) rename sim/testsuite/{sim => }/frv/fdstoi.cgs (100%) rename sim/testsuite/{sim => }/frv/fdsubs.cgs (100%) rename sim/testsuite/{sim => }/frv/fdtoi.cgs (100%) rename sim/testsuite/{sim => }/frv/fitod.cgs (100%) rename sim/testsuite/{sim => }/frv/fitos.cgs (100%) rename sim/testsuite/{sim => }/frv/fmad.cgs (100%) rename sim/testsuite/{sim => }/frv/fmaddd.cgs (100%) rename sim/testsuite/{sim => }/frv/fmadds.cgs (100%) rename sim/testsuite/{sim => }/frv/fmas.cgs (100%) rename sim/testsuite/{sim => }/frv/fmovd.cgs (100%) rename sim/testsuite/{sim => }/frv/fmovs.cgs (100%) rename sim/testsuite/{sim => }/frv/fmsd.cgs (100%) rename sim/testsuite/{sim => }/frv/fmss.cgs (100%) rename sim/testsuite/{sim => }/frv/fmsubd.cgs (100%) rename sim/testsuite/{sim => }/frv/fmsubs.cgs (100%) rename sim/testsuite/{sim => }/frv/fmuld.cgs (100%) rename sim/testsuite/{sim => }/frv/fmuls.cgs (100%) rename sim/testsuite/{sim => }/frv/fnegd.cgs (100%) rename sim/testsuite/{sim => }/frv/fnegs.cgs (100%) rename sim/testsuite/{sim => }/frv/fnop.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/addss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/allinsn.exp (100%) rename sim/testsuite/{sim => }/frv/fr400/csdiv.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/maddaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/masaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/maveh.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/mclracc.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/mhdseth.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/mhdsets.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/mhsethih.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/mhsethis.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/mhsetloh.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/mhsetlos.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/movgs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/movsg.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/msubaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/scutss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/sdiv.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/sdivi.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/slass.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/smass.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/smsss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/smu.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/subss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/udiv.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/udivi.cgs (100%) rename sim/testsuite/{sim => }/frv/fr500/allinsn.exp (100%) rename sim/testsuite/{sim => }/frv/fr500/cmqaddhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr500/cmqaddhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr500/cmqsubhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr500/cmqsubhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr500/dcpl.cgs (100%) rename sim/testsuite/{sim => }/frv/fr500/dcul.cgs (100%) rename sim/testsuite/{sim => }/frv/fr500/mclracc.cgs (100%) rename sim/testsuite/{sim => }/frv/fr500/mqaddhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr500/mqaddhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr500/mqsubhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr500/mqsubhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/allinsn.exp (100%) rename sim/testsuite/{sim => }/frv/fr550/cmaddhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmaddhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmcpxiu.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmcpxru.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmmachs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmmachu.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmqaddhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmqaddhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmqmachs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmqmachu.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmqsubhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmqsubhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmsubhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmsubhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/dcpl.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/dcul.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mabshs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/maddaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/maddhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/maddhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/masaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mdaddaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mdasaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mdsubaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mmachs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mmachu.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mmrdhs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mmrdhu.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mqaddhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mqaddhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mqmachs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mqmachu.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mqmacxhs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mqsubhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mqsubhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mqxmachs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mqxmacxhs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/msubaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/msubhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/msubhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mtrap.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/udiv.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/udivi.cgs (100%) rename sim/testsuite/{sim => }/frv/fsqrtd.cgs (100%) rename sim/testsuite/{sim => }/frv/fsqrts.cgs (100%) rename sim/testsuite/{sim => }/frv/fstoi.cgs (100%) rename sim/testsuite/{sim => }/frv/fsubd.cgs (100%) rename sim/testsuite/{sim => }/frv/fsubs.cgs (100%) rename sim/testsuite/{sim => }/frv/fteq.cgs (100%) rename sim/testsuite/{sim => }/frv/ftge.cgs (100%) rename sim/testsuite/{sim => }/frv/ftgt.cgs (100%) rename sim/testsuite/{sim => }/frv/ftieq.cgs (100%) rename sim/testsuite/{sim => }/frv/ftige.cgs (100%) rename sim/testsuite/{sim => }/frv/ftigt.cgs (100%) rename sim/testsuite/{sim => }/frv/ftile.cgs (100%) rename sim/testsuite/{sim => }/frv/ftilg.cgs (100%) rename sim/testsuite/{sim => }/frv/ftilt.cgs (100%) rename sim/testsuite/{sim => }/frv/ftine.cgs (100%) rename sim/testsuite/{sim => }/frv/ftino.cgs (100%) rename sim/testsuite/{sim => }/frv/ftio.cgs (100%) rename sim/testsuite/{sim => }/frv/ftira.cgs (100%) rename sim/testsuite/{sim => }/frv/ftiu.cgs (100%) rename sim/testsuite/{sim => }/frv/ftiue.cgs (100%) rename sim/testsuite/{sim => }/frv/ftiug.cgs (100%) rename sim/testsuite/{sim => }/frv/ftiuge.cgs (100%) rename sim/testsuite/{sim => }/frv/ftiul.cgs (100%) rename sim/testsuite/{sim => }/frv/ftle.cgs (100%) rename sim/testsuite/{sim => }/frv/ftlg.cgs (100%) rename sim/testsuite/{sim => }/frv/ftlt.cgs (100%) rename sim/testsuite/{sim => }/frv/ftne.cgs (100%) rename sim/testsuite/{sim => }/frv/ftno.cgs (100%) rename sim/testsuite/{sim => }/frv/fto.cgs (100%) rename sim/testsuite/{sim => }/frv/ftra.cgs (100%) rename sim/testsuite/{sim => }/frv/ftu.cgs (100%) rename sim/testsuite/{sim => }/frv/ftue.cgs (100%) rename sim/testsuite/{sim => }/frv/ftug.cgs (100%) rename sim/testsuite/{sim => }/frv/ftuge.cgs (100%) rename sim/testsuite/{sim => }/frv/ftul.cgs (100%) rename sim/testsuite/{sim => }/frv/ftule.cgs (100%) create mode 100644 sim/testsuite/frv/grloop.ms create mode 100644 sim/testsuite/frv/hello.ms rename sim/testsuite/{sim => }/frv/icei.cgs (100%) rename sim/testsuite/{sim => }/frv/ici.cgs (100%) rename sim/testsuite/{sim => }/frv/icpl.cgs (100%) rename sim/testsuite/{sim => }/frv/icul.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts.exp (100%) rename sim/testsuite/{sim => }/frv/interrupts/Ipipe-fr400.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/Ipipe-fr500.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/badalign-fr550.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/badalign.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/compound-fr550.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/compound.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/data_store_error-fr550.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/data_store_error.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/fp_exception-fr550.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/fp_exception.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/illinsn.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/insn_access_error-fr550.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/insn_access_error.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/mp_exception.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/privileged_instruction.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/regalign.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/reset.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/shadow_regs.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/timer.cgs (100%) rename sim/testsuite/{sim => }/frv/jmpil.cgs (100%) rename sim/testsuite/{sim => }/frv/jmpl.cgs (100%) rename sim/testsuite/{sim => }/frv/jmpl.pcgs (100%) rename sim/testsuite/{sim => }/frv/ld.cgs (100%) rename sim/testsuite/{sim => }/frv/ldbf.cgs (100%) rename sim/testsuite/{sim => }/frv/ldbfi.cgs (100%) rename sim/testsuite/{sim => }/frv/ldbfu.cgs (100%) rename sim/testsuite/{sim => }/frv/ldc.cgs (100%) rename sim/testsuite/{sim => }/frv/ldcu.cgs (100%) rename sim/testsuite/{sim => }/frv/ldd.cgs (100%) rename sim/testsuite/{sim => }/frv/lddc.cgs (100%) rename sim/testsuite/{sim => }/frv/lddcu.cgs (100%) rename sim/testsuite/{sim => }/frv/lddf.cgs (100%) rename sim/testsuite/{sim => }/frv/lddfi.cgs (100%) rename sim/testsuite/{sim => }/frv/lddfu.cgs (100%) rename sim/testsuite/{sim => }/frv/lddi.cgs (100%) rename sim/testsuite/{sim => }/frv/lddu.cgs (100%) rename sim/testsuite/{sim => }/frv/ldf.cgs (100%) rename sim/testsuite/{sim => }/frv/ldfi.cgs (100%) rename sim/testsuite/{sim => }/frv/ldfu.cgs (100%) rename sim/testsuite/{sim => }/frv/ldhf.cgs (100%) rename sim/testsuite/{sim => }/frv/ldhfi.cgs (100%) rename sim/testsuite/{sim => }/frv/ldhfu.cgs (100%) rename sim/testsuite/{sim => }/frv/ldi.cgs (100%) rename sim/testsuite/{sim => }/frv/ldq.cgs (100%) rename sim/testsuite/{sim => }/frv/ldqc.cgs (100%) rename sim/testsuite/{sim => }/frv/ldqcu.cgs (100%) rename sim/testsuite/{sim => }/frv/ldqf.cgs (100%) rename sim/testsuite/{sim => }/frv/ldqfi.cgs (100%) rename sim/testsuite/{sim => }/frv/ldqfu.cgs (100%) rename sim/testsuite/{sim => }/frv/ldqi.cgs (100%) rename sim/testsuite/{sim => }/frv/ldqu.cgs (100%) rename sim/testsuite/{sim => }/frv/ldsb.cgs (100%) rename sim/testsuite/{sim => }/frv/ldsbi.cgs (100%) rename sim/testsuite/{sim => }/frv/ldsbu.cgs (100%) rename sim/testsuite/{sim => }/frv/ldsh.cgs (100%) rename sim/testsuite/{sim => }/frv/ldshi.cgs (100%) rename sim/testsuite/{sim => }/frv/ldshu.cgs (100%) rename sim/testsuite/{sim => }/frv/ldu.cgs (100%) rename sim/testsuite/{sim => }/frv/ldub.cgs (100%) rename sim/testsuite/{sim => }/frv/ldubi.cgs (100%) rename sim/testsuite/{sim => }/frv/ldubu.cgs (100%) rename sim/testsuite/{sim => }/frv/lduh.cgs (100%) rename sim/testsuite/{sim => }/frv/lduhi.cgs (100%) rename sim/testsuite/{sim => }/frv/lduhu.cgs (100%) rename sim/testsuite/{sim => }/frv/lrbranch.pcgs (100%) rename sim/testsuite/{sim => }/frv/mabshs.cgs (100%) rename sim/testsuite/{sim => }/frv/maddhss.cgs (100%) rename sim/testsuite/{sim => }/frv/maddhus.cgs (100%) rename sim/testsuite/{sim => }/frv/mand.cgs (100%) rename sim/testsuite/{sim => }/frv/maveh.cgs (100%) rename sim/testsuite/{sim => }/frv/mbtoh.cgs (100%) rename sim/testsuite/{sim => }/frv/mbtohe.cgs (100%) rename sim/testsuite/{sim => }/frv/mclracc.cgs (100%) rename sim/testsuite/{sim => }/frv/mcmpsh.cgs (100%) rename sim/testsuite/{sim => }/frv/mcmpuh.cgs (100%) rename sim/testsuite/{sim => }/frv/mcop1.cgs (100%) rename sim/testsuite/{sim => }/frv/mcop2.cgs (100%) rename sim/testsuite/{sim => }/frv/mcplhi.cgs (100%) rename sim/testsuite/{sim => }/frv/mcpli.cgs (100%) rename sim/testsuite/{sim => }/frv/mcpxis.cgs (100%) rename sim/testsuite/{sim => }/frv/mcpxiu.cgs (100%) rename sim/testsuite/{sim => }/frv/mcpxrs.cgs (100%) rename sim/testsuite/{sim => }/frv/mcpxru.cgs (100%) rename sim/testsuite/{sim => }/frv/mcut.cgs (100%) rename sim/testsuite/{sim => }/frv/mcuti.cgs (100%) rename sim/testsuite/{sim => }/frv/mcutss.cgs (100%) rename sim/testsuite/{sim => }/frv/mcutssi.cgs (100%) rename sim/testsuite/{sim => }/frv/mdaddaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/mdasaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/mdcutssi.cgs (100%) rename sim/testsuite/{sim => }/frv/mdpackh.cgs (100%) rename sim/testsuite/{sim => }/frv/mdrotli.cgs (100%) rename sim/testsuite/{sim => }/frv/mdsubaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/mdunpackh.cgs (100%) rename sim/testsuite/{sim => }/frv/membar.cgs (100%) rename sim/testsuite/{sim => }/frv/mexpdhd.cgs (100%) rename sim/testsuite/{sim => }/frv/mexpdhw.cgs (100%) rename sim/testsuite/{sim => }/frv/mhdseth.cgs (100%) rename sim/testsuite/{sim => }/frv/mhdsets.cgs (100%) rename sim/testsuite/{sim => }/frv/mhsethih.cgs (100%) rename sim/testsuite/{sim => }/frv/mhsethis.cgs (100%) rename sim/testsuite/{sim => }/frv/mhsetloh.cgs (100%) rename sim/testsuite/{sim => }/frv/mhsetlos.cgs (100%) rename sim/testsuite/{sim => }/frv/mhtob.cgs (100%) create mode 100644 sim/testsuite/frv/misc.exp rename sim/testsuite/{sim => }/frv/mmachs.cgs (100%) rename sim/testsuite/{sim => }/frv/mmachu.cgs (100%) rename sim/testsuite/{sim => }/frv/mmrdhs.cgs (100%) rename sim/testsuite/{sim => }/frv/mmrdhu.cgs (100%) rename sim/testsuite/{sim => }/frv/mmulhs.cgs (100%) rename sim/testsuite/{sim => }/frv/mmulhu.cgs (100%) rename sim/testsuite/{sim => }/frv/mmulxhs.cgs (100%) rename sim/testsuite/{sim => }/frv/mmulxhu.cgs (100%) rename sim/testsuite/{sim => }/frv/mnop.cgs (100%) rename sim/testsuite/{sim => }/frv/mnot.cgs (100%) rename sim/testsuite/{sim => }/frv/mor.cgs (100%) rename sim/testsuite/{sim => }/frv/mov.cgs (100%) rename sim/testsuite/{sim => }/frv/movfg.cgs (100%) rename sim/testsuite/{sim => }/frv/movfgd.cgs (100%) rename sim/testsuite/{sim => }/frv/movfgq.cgs (100%) rename sim/testsuite/{sim => }/frv/movgf.cgs (100%) rename sim/testsuite/{sim => }/frv/movgfd.cgs (100%) rename sim/testsuite/{sim => }/frv/movgfq.cgs (100%) rename sim/testsuite/{sim => }/frv/movgs.cgs (100%) rename sim/testsuite/{sim => }/frv/movsg.cgs (100%) rename sim/testsuite/{sim => }/frv/mpackh.cgs (100%) rename sim/testsuite/{sim => }/frv/mqcpxis.cgs (100%) rename sim/testsuite/{sim => }/frv/mqcpxiu.cgs (100%) rename sim/testsuite/{sim => }/frv/mqcpxrs.cgs (100%) rename sim/testsuite/{sim => }/frv/mqcpxru.cgs (100%) rename sim/testsuite/{sim => }/frv/mqlclrhs.cgs (100%) rename sim/testsuite/{sim => }/frv/mqlmths.cgs (100%) rename sim/testsuite/{sim => }/frv/mqmachs.cgs (100%) rename sim/testsuite/{sim => }/frv/mqmachu.cgs (100%) rename sim/testsuite/{sim => }/frv/mqmacxhs.cgs (100%) rename sim/testsuite/{sim => }/frv/mqmulhs.cgs (100%) rename sim/testsuite/{sim => }/frv/mqmulhu.cgs (100%) rename sim/testsuite/{sim => }/frv/mqmulxhs.cgs (100%) rename sim/testsuite/{sim => }/frv/mqmulxhu.cgs (100%) rename sim/testsuite/{sim => }/frv/mqsaths.cgs (100%) rename sim/testsuite/{sim => }/frv/mqsllhi.cgs (100%) rename sim/testsuite/{sim => }/frv/mqsrahi.cgs (100%) rename sim/testsuite/{sim => }/frv/mqxmachs.cgs (100%) rename sim/testsuite/{sim => }/frv/mqxmacxhs.cgs (100%) rename sim/testsuite/{sim => }/frv/mrdacc.cgs (100%) rename sim/testsuite/{sim => }/frv/mrdaccg.cgs (100%) rename sim/testsuite/{sim => }/frv/mrotli.cgs (100%) rename sim/testsuite/{sim => }/frv/mrotri.cgs (100%) rename sim/testsuite/{sim => }/frv/msaths.cgs (100%) rename sim/testsuite/{sim => }/frv/msathu.cgs (100%) rename sim/testsuite/{sim => }/frv/msllhi.cgs (100%) rename sim/testsuite/{sim => }/frv/msrahi.cgs (100%) rename sim/testsuite/{sim => }/frv/msrlhi.cgs (100%) rename sim/testsuite/{sim => }/frv/msubhss.cgs (100%) rename sim/testsuite/{sim => }/frv/msubhus.cgs (100%) rename sim/testsuite/{sim => }/frv/mtrap.cgs (100%) rename sim/testsuite/{sim => }/frv/munpackh.cgs (100%) rename sim/testsuite/{sim => }/frv/mwcut.cgs (100%) rename sim/testsuite/{sim => }/frv/mwcuti.cgs (100%) rename sim/testsuite/{sim => }/frv/mwtacc.cgs (100%) rename sim/testsuite/{sim => }/frv/mwtaccg.cgs (100%) rename sim/testsuite/{sim => }/frv/mxor.cgs (100%) rename sim/testsuite/{sim => }/frv/nandcr.cgs (100%) rename sim/testsuite/{sim => }/frv/nandncr.cgs (100%) rename sim/testsuite/{sim => }/frv/nfadds.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdadds.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdcmps.cgs (100%) rename sim/testsuite/{sim => }/frv/nfddivs.cgs (100%) rename sim/testsuite/{sim => }/frv/nfditos.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdivs.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdmadds.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdmas.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdmss.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdmulcs.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdmuls.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdsads.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdsqrts.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdstoi.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdsubs.cgs (100%) rename sim/testsuite/{sim => }/frv/nfitos.cgs (100%) rename sim/testsuite/{sim => }/frv/nfmadds.cgs (100%) rename sim/testsuite/{sim => }/frv/nfmas.cgs (100%) rename sim/testsuite/{sim => }/frv/nfmss.cgs (100%) rename sim/testsuite/{sim => }/frv/nfmsubs.cgs (100%) rename sim/testsuite/{sim => }/frv/nfmuls.cgs (100%) rename sim/testsuite/{sim => }/frv/nfsqrts.cgs (100%) rename sim/testsuite/{sim => }/frv/nfstoi.cgs (100%) rename sim/testsuite/{sim => }/frv/nfsubs.cgs (100%) rename sim/testsuite/{sim => }/frv/nld.cgs (100%) rename sim/testsuite/{sim => }/frv/nldbf.cgs (100%) rename sim/testsuite/{sim => }/frv/nldbfi.cgs (100%) rename sim/testsuite/{sim => }/frv/nldbfu.cgs (100%) rename sim/testsuite/{sim => }/frv/nldd.cgs (100%) rename sim/testsuite/{sim => }/frv/nlddf.cgs (100%) rename sim/testsuite/{sim => }/frv/nlddfi.cgs (100%) rename sim/testsuite/{sim => }/frv/nlddfu.cgs (100%) rename sim/testsuite/{sim => }/frv/nlddi.cgs (100%) rename sim/testsuite/{sim => }/frv/nlddu.cgs (100%) rename sim/testsuite/{sim => }/frv/nldf.cgs (100%) rename sim/testsuite/{sim => }/frv/nldfi.cgs (100%) rename sim/testsuite/{sim => }/frv/nldfu.cgs (100%) rename sim/testsuite/{sim => }/frv/nldhf.cgs (100%) rename sim/testsuite/{sim => }/frv/nldhfi.cgs (100%) rename sim/testsuite/{sim => }/frv/nldhfu.cgs (100%) rename sim/testsuite/{sim => }/frv/nldi.cgs (100%) rename sim/testsuite/{sim => }/frv/nldq.cgs (100%) rename sim/testsuite/{sim => }/frv/nldqf.cgs (100%) rename sim/testsuite/{sim => }/frv/nldqfi.cgs (100%) rename sim/testsuite/{sim => }/frv/nldqfu.cgs (100%) rename sim/testsuite/{sim => }/frv/nldqu.cgs (100%) rename sim/testsuite/{sim => }/frv/nldsb.cgs (100%) rename sim/testsuite/{sim => }/frv/nldsbi.cgs (100%) rename sim/testsuite/{sim => }/frv/nldsbu.cgs (100%) rename sim/testsuite/{sim => }/frv/nldsh.cgs (100%) rename sim/testsuite/{sim => }/frv/nldshi.cgs (100%) rename sim/testsuite/{sim => }/frv/nldshu.cgs (100%) rename sim/testsuite/{sim => }/frv/nldu.cgs (100%) rename sim/testsuite/{sim => }/frv/nldub.cgs (100%) rename sim/testsuite/{sim => }/frv/nldubi.cgs (100%) rename sim/testsuite/{sim => }/frv/nldubu.cgs (100%) rename sim/testsuite/{sim => }/frv/nlduh.cgs (100%) rename sim/testsuite/{sim => }/frv/nlduhi.cgs (100%) rename sim/testsuite/{sim => }/frv/nlduhu.cgs (100%) rename sim/testsuite/{sim => }/frv/nop.cgs (100%) rename sim/testsuite/{sim => }/frv/norcr.cgs (100%) rename sim/testsuite/{sim => }/frv/norncr.cgs (100%) rename sim/testsuite/{sim => }/frv/not.cgs (100%) rename sim/testsuite/{sim => }/frv/notcr.cgs (100%) rename sim/testsuite/{sim => }/frv/nsdiv.cgs (100%) rename sim/testsuite/{sim => }/frv/nsdivi.cgs (100%) rename sim/testsuite/{sim => }/frv/nudiv.cgs (100%) rename sim/testsuite/{sim => }/frv/nudivi.cgs (100%) rename sim/testsuite/{sim => }/frv/or.cgs (100%) rename sim/testsuite/{sim => }/frv/orcc.cgs (100%) rename sim/testsuite/{sim => }/frv/orcr.cgs (100%) rename sim/testsuite/{sim => }/frv/ori.cgs (100%) rename sim/testsuite/{sim => }/frv/oricc.cgs (100%) rename sim/testsuite/{sim => }/frv/orncr.cgs (100%) rename sim/testsuite/{sim => }/frv/parallel.exp (100%) rename sim/testsuite/{sim => }/frv/ret.cgs (100%) rename sim/testsuite/{sim => }/frv/rett.cgs (100%) rename sim/testsuite/{sim => }/frv/scan.cgs (100%) rename sim/testsuite/{sim => }/frv/scani.cgs (100%) rename sim/testsuite/{sim => }/frv/sdiv.cgs (100%) rename sim/testsuite/{sim => }/frv/sdivi.cgs (100%) rename sim/testsuite/{sim => }/frv/sethi.cgs (100%) rename sim/testsuite/{sim => }/frv/sethilo.pcgs (100%) rename sim/testsuite/{sim => }/frv/setlo.cgs (100%) rename sim/testsuite/{sim => }/frv/setlos.cgs (100%) rename sim/testsuite/{sim => }/frv/sll.cgs (100%) rename sim/testsuite/{sim => }/frv/sllcc.cgs (100%) rename sim/testsuite/{sim => }/frv/slli.cgs (100%) rename sim/testsuite/{sim => }/frv/sllicc.cgs (100%) rename sim/testsuite/{sim => }/frv/smul.cgs (100%) rename sim/testsuite/{sim => }/frv/smulcc.cgs (100%) rename sim/testsuite/{sim => }/frv/smuli.cgs (100%) rename sim/testsuite/{sim => }/frv/smulicc.cgs (100%) rename sim/testsuite/{sim => }/frv/sra.cgs (100%) rename sim/testsuite/{sim => }/frv/sracc.cgs (100%) rename sim/testsuite/{sim => }/frv/srai.cgs (100%) rename sim/testsuite/{sim => }/frv/sraicc.cgs (100%) rename sim/testsuite/{sim => }/frv/srl.cgs (100%) rename sim/testsuite/{sim => }/frv/srlcc.cgs (100%) rename sim/testsuite/{sim => }/frv/srli.cgs (100%) rename sim/testsuite/{sim => }/frv/srlicc.cgs (100%) rename sim/testsuite/{sim => }/frv/st.cgs (100%) rename sim/testsuite/{sim => }/frv/stb.cgs (100%) rename sim/testsuite/{sim => }/frv/stbf.cgs (100%) rename sim/testsuite/{sim => }/frv/stbfi.cgs (100%) rename sim/testsuite/{sim => }/frv/stbfu.cgs (100%) rename sim/testsuite/{sim => }/frv/stbi.cgs (100%) rename sim/testsuite/{sim => }/frv/stbu.cgs (100%) rename sim/testsuite/{sim => }/frv/stc.cgs (100%) rename sim/testsuite/{sim => }/frv/stcu.cgs (100%) rename sim/testsuite/{sim => }/frv/std.cgs (100%) rename sim/testsuite/{sim => }/frv/std.pcgs (100%) rename sim/testsuite/{sim => }/frv/stdc.cgs (100%) rename sim/testsuite/{sim => }/frv/stdc.pcgs (100%) rename sim/testsuite/{sim => }/frv/stdcu.cgs (100%) rename sim/testsuite/{sim => }/frv/stdf.cgs (100%) rename sim/testsuite/{sim => }/frv/stdf.pcgs (100%) rename sim/testsuite/{sim => }/frv/stdfi.cgs (100%) rename sim/testsuite/{sim => }/frv/stdfu.cgs (100%) rename sim/testsuite/{sim => }/frv/stdi.cgs (100%) rename sim/testsuite/{sim => }/frv/stdu.cgs (100%) rename sim/testsuite/{sim => }/frv/stf.cgs (100%) rename sim/testsuite/{sim => }/frv/stfi.cgs (100%) rename sim/testsuite/{sim => }/frv/stfu.cgs (100%) rename sim/testsuite/{sim => }/frv/sth.cgs (100%) rename sim/testsuite/{sim => }/frv/sthf.cgs (100%) rename sim/testsuite/{sim => }/frv/sthfi.cgs (100%) rename sim/testsuite/{sim => }/frv/sthfu.cgs (100%) rename sim/testsuite/{sim => }/frv/sthi.cgs (100%) rename sim/testsuite/{sim => }/frv/sthu.cgs (100%) rename sim/testsuite/{sim => }/frv/sti.cgs (100%) rename sim/testsuite/{sim => }/frv/stq.cgs (100%) rename sim/testsuite/{sim => }/frv/stq.pcgs (100%) rename sim/testsuite/{sim => }/frv/stqc.cgs (100%) rename sim/testsuite/{sim => }/frv/stqc.pcgs (100%) rename sim/testsuite/{sim => }/frv/stqcu.cgs (100%) rename sim/testsuite/{sim => }/frv/stqf.cgs (100%) rename sim/testsuite/{sim => }/frv/stqf.pcgs (100%) rename sim/testsuite/{sim => }/frv/stqfi.cgs (100%) rename sim/testsuite/{sim => }/frv/stqfu.cgs (100%) rename sim/testsuite/{sim => }/frv/stqi.cgs (100%) rename sim/testsuite/{sim => }/frv/stqu.cgs (100%) rename sim/testsuite/{sim => }/frv/stu.cgs (100%) rename sim/testsuite/{sim => }/frv/sub.cgs (100%) rename sim/testsuite/{sim => }/frv/subcc.cgs (100%) rename sim/testsuite/{sim => }/frv/subi.cgs (100%) rename sim/testsuite/{sim => }/frv/subicc.cgs (100%) rename sim/testsuite/{sim => }/frv/subx.cgs (100%) rename sim/testsuite/{sim => }/frv/subxcc.cgs (100%) rename sim/testsuite/{sim => }/frv/subxi.cgs (100%) rename sim/testsuite/{sim => }/frv/subxicc.cgs (100%) rename sim/testsuite/{sim => }/frv/swap.cgs (100%) rename sim/testsuite/{sim => }/frv/swapi.cgs (100%) rename sim/testsuite/{sim => }/frv/tc.cgs (100%) rename sim/testsuite/{sim => }/frv/teq.cgs (100%) rename sim/testsuite/{sim => }/frv/testutils.inc (100%) rename sim/testsuite/{sim => }/frv/tge.cgs (100%) rename sim/testsuite/{sim => }/frv/tgt.cgs (100%) rename sim/testsuite/{sim => }/frv/thi.cgs (100%) rename sim/testsuite/{sim => }/frv/tic.cgs (100%) rename sim/testsuite/{sim => }/frv/tieq.cgs (100%) rename sim/testsuite/{sim => }/frv/tige.cgs (100%) rename sim/testsuite/{sim => }/frv/tigt.cgs (100%) rename sim/testsuite/{sim => }/frv/tihi.cgs (100%) rename sim/testsuite/{sim => }/frv/tile.cgs (100%) rename sim/testsuite/{sim => }/frv/tils.cgs (100%) rename sim/testsuite/{sim => }/frv/tilt.cgs (100%) rename sim/testsuite/{sim => }/frv/tin.cgs (100%) rename sim/testsuite/{sim => }/frv/tinc.cgs (100%) rename sim/testsuite/{sim => }/frv/tine.cgs (100%) rename sim/testsuite/{sim => }/frv/tino.cgs (100%) rename sim/testsuite/{sim => }/frv/tinv.cgs (100%) rename sim/testsuite/{sim => }/frv/tip.cgs (100%) rename sim/testsuite/{sim => }/frv/tira.cgs (100%) rename sim/testsuite/{sim => }/frv/tiv.cgs (100%) rename sim/testsuite/{sim => }/frv/tle.cgs (100%) rename sim/testsuite/{sim => }/frv/tls.cgs (100%) rename sim/testsuite/{sim => }/frv/tlt.cgs (100%) rename sim/testsuite/{sim => }/frv/tn.cgs (100%) rename sim/testsuite/{sim => }/frv/tnc.cgs (100%) rename sim/testsuite/{sim => }/frv/tne.cgs (100%) rename sim/testsuite/{sim => }/frv/tno.cgs (100%) rename sim/testsuite/{sim => }/frv/tnv.cgs (100%) rename sim/testsuite/{sim => }/frv/tp.cgs (100%) rename sim/testsuite/{sim => }/frv/tra.cgs (100%) rename sim/testsuite/{sim => }/frv/tv.cgs (100%) rename sim/testsuite/{sim => }/frv/udiv.cgs (100%) rename sim/testsuite/{sim => }/frv/udivi.cgs (100%) rename sim/testsuite/{sim => }/frv/umul.cgs (100%) rename sim/testsuite/{sim => }/frv/umulcc.cgs (100%) rename sim/testsuite/{sim => }/frv/umuli.cgs (100%) rename sim/testsuite/{sim => }/frv/umulicc.cgs (100%) rename sim/testsuite/{sim => }/frv/xor.cgs (100%) rename sim/testsuite/{sim => }/frv/xorcc.cgs (100%) rename sim/testsuite/{sim => }/frv/xorcr.cgs (100%) rename sim/testsuite/{sim => }/frv/xori.cgs (100%) rename sim/testsuite/{sim => }/frv/xoricc.cgs (100%) rename sim/testsuite/{sim => }/ft32/ChangeLog (100%) rename sim/testsuite/{sim => }/ft32/allinsn.exp (100%) rename sim/testsuite/{sim => }/ft32/basic.s (100%) rename sim/testsuite/{sim => }/ft32/testutils.inc (100%) rename sim/testsuite/{sim => }/h8300/ChangeLog (100%) rename sim/testsuite/{sim => }/h8300/addb.s (100%) rename sim/testsuite/{sim => }/h8300/addl.s (100%) rename sim/testsuite/{sim => }/h8300/adds.s (100%) rename sim/testsuite/{sim => }/h8300/addw.s (100%) rename sim/testsuite/{sim => }/h8300/addx.s (100%) rename sim/testsuite/{sim => }/h8300/allinsn.exp (100%) rename sim/testsuite/{sim => }/h8300/andb.s (100%) rename sim/testsuite/{sim => }/h8300/andl.s (100%) rename sim/testsuite/{sim => }/h8300/andw.s (100%) rename sim/testsuite/{sim => }/h8300/band.s (100%) rename sim/testsuite/{sim => }/h8300/bfld.s (100%) rename sim/testsuite/{sim => }/h8300/biand.s (100%) rename sim/testsuite/{sim => }/h8300/bra.s (100%) rename sim/testsuite/{sim => }/h8300/brabc.s (100%) rename sim/testsuite/{sim => }/h8300/bset.s (100%) rename sim/testsuite/{sim => }/h8300/cmpb.s (100%) rename sim/testsuite/{sim => }/h8300/cmpl.s (100%) rename sim/testsuite/{sim => }/h8300/cmpw.s (100%) rename sim/testsuite/{sim => }/h8300/daa.s (100%) rename sim/testsuite/{sim => }/h8300/das.s (100%) rename sim/testsuite/{sim => }/h8300/dec.s (100%) rename sim/testsuite/{sim => }/h8300/div.s (100%) rename sim/testsuite/{sim => }/h8300/extl.s (100%) rename sim/testsuite/{sim => }/h8300/extw.s (100%) rename sim/testsuite/{sim => }/h8300/inc.s (100%) rename sim/testsuite/{sim => }/h8300/jmp.s (100%) rename sim/testsuite/{sim => }/h8300/ldc.s (100%) rename sim/testsuite/{sim => }/h8300/ldm.s (100%) rename sim/testsuite/{sim => }/h8300/mac.s (100%) rename sim/testsuite/{sim => }/h8300/mova.s (100%) rename sim/testsuite/{sim => }/h8300/movb.s (100%) rename sim/testsuite/{sim => }/h8300/movl.s (100%) rename sim/testsuite/{sim => }/h8300/movmd.s (100%) rename sim/testsuite/{sim => }/h8300/movsd.s (100%) rename sim/testsuite/{sim => }/h8300/movw.s (100%) rename sim/testsuite/{sim => }/h8300/mul.s (100%) rename sim/testsuite/{sim => }/h8300/neg.s (100%) rename sim/testsuite/{sim => }/h8300/nop.s (100%) rename sim/testsuite/{sim => }/h8300/not.s (100%) rename sim/testsuite/{sim => }/h8300/orb.s (100%) rename sim/testsuite/{sim => }/h8300/orl.s (100%) rename sim/testsuite/{sim => }/h8300/orw.s (100%) rename sim/testsuite/{sim => }/h8300/rotl.s (100%) rename sim/testsuite/{sim => }/h8300/rotr.s (100%) rename sim/testsuite/{sim => }/h8300/rotxl.s (100%) rename sim/testsuite/{sim => }/h8300/rotxr.s (100%) rename sim/testsuite/{sim => }/h8300/shal.s (100%) rename sim/testsuite/{sim => }/h8300/shar.s (100%) rename sim/testsuite/{sim => }/h8300/shll.s (100%) rename sim/testsuite/{sim => }/h8300/shlr.s (100%) rename sim/testsuite/{sim => }/h8300/stack.s (100%) rename sim/testsuite/{sim => }/h8300/stc.s (100%) rename sim/testsuite/{sim => }/h8300/subb.s (100%) rename sim/testsuite/{sim => }/h8300/subl.s (100%) rename sim/testsuite/{sim => }/h8300/subs.s (100%) rename sim/testsuite/{sim => }/h8300/subw.s (100%) rename sim/testsuite/{sim => }/h8300/subx.s (100%) rename sim/testsuite/{sim => }/h8300/tas.s (100%) rename sim/testsuite/{sim => }/h8300/testutils.inc (100%) rename sim/testsuite/{sim => }/h8300/xorb.s (100%) rename sim/testsuite/{sim => }/h8300/xorl.s (100%) rename sim/testsuite/{sim => }/h8300/xorw.s (100%) rename sim/testsuite/{sim => }/iq2000/ChangeLog (100%) rename sim/testsuite/{sim => }/iq2000/allinsn.exp (100%) rename sim/testsuite/{sim => }/iq2000/pass.s (100%) rename sim/testsuite/{sim => }/iq2000/testutils.inc (100%) rename sim/testsuite/{sim => }/lm32/ChangeLog (100%) rename sim/testsuite/{sim => }/lm32/allinsn.exp (100%) rename sim/testsuite/{sim => }/lm32/pass.s (100%) rename sim/testsuite/{sim => }/lm32/testutils.inc (100%) rename sim/testsuite/{sim => }/m32c/ChangeLog (100%) rename sim/testsuite/{sim => }/m32c/allinsn.exp (100%) rename sim/testsuite/{sim => }/m32c/blinky.s (100%) rename sim/testsuite/{sim => }/m32c/fail.s (100%) rename sim/testsuite/{sim => }/m32c/gloss.s (100%) rename sim/testsuite/{sim => }/m32c/pass.s (100%) rename sim/testsuite/{sim => }/m32c/sample.ld (100%) rename sim/testsuite/{sim => }/m32c/sample.s (100%) rename sim/testsuite/{sim => }/m32c/sample2.c (100%) rename sim/testsuite/{sim => }/m32c/testutils.inc (100%) delete mode 100644 sim/testsuite/m32r-elf/ChangeLog delete mode 100644 sim/testsuite/m32r-elf/Makefile.in delete mode 100755 sim/testsuite/m32r-elf/configure delete mode 100644 sim/testsuite/m32r-elf/configure.ac delete mode 100644 sim/testsuite/m32r-elf/exit47.s delete mode 100644 sim/testsuite/m32r-elf/hello.s delete mode 100644 sim/testsuite/m32r-elf/loop.s create mode 100644 sim/testsuite/m32r/ChangeLog rename sim/testsuite/{sim => }/m32r/add.cgs (100%) rename sim/testsuite/{sim => }/m32r/add3.cgs (100%) rename sim/testsuite/{sim => }/m32r/addi.cgs (100%) rename sim/testsuite/{sim => }/m32r/addv.cgs (100%) rename sim/testsuite/{sim => }/m32r/addv3.cgs (100%) rename sim/testsuite/{sim => }/m32r/addx.cgs (100%) rename sim/testsuite/{sim => }/m32r/allinsn.exp (100%) rename sim/testsuite/{sim => }/m32r/and.cgs (100%) rename sim/testsuite/{sim => }/m32r/and3.cgs (100%) rename sim/testsuite/{sim => }/m32r/bc24.cgs (100%) rename sim/testsuite/{sim => }/m32r/bc8.cgs (100%) rename sim/testsuite/{sim => }/m32r/beq.cgs (100%) rename sim/testsuite/{sim => }/m32r/beqz.cgs (100%) rename sim/testsuite/{sim => }/m32r/bgez.cgs (100%) rename sim/testsuite/{sim => }/m32r/bgtz.cgs (100%) rename sim/testsuite/{sim => }/m32r/bl24.cgs (100%) rename sim/testsuite/{sim => }/m32r/bl8.cgs (100%) rename sim/testsuite/{sim => }/m32r/blez.cgs (100%) rename sim/testsuite/{sim => }/m32r/bltz.cgs (100%) rename sim/testsuite/{sim => }/m32r/bnc24.cgs (100%) rename sim/testsuite/{sim => }/m32r/bnc8.cgs (100%) rename sim/testsuite/{sim => }/m32r/bne.cgs (100%) rename sim/testsuite/{sim => }/m32r/bnez.cgs (100%) rename sim/testsuite/{sim => }/m32r/bra24.cgs (100%) rename sim/testsuite/{sim => }/m32r/bra8.cgs (100%) rename sim/testsuite/{sim => }/m32r/cmp.cgs (100%) rename sim/testsuite/{sim => }/m32r/cmpi.cgs (100%) rename sim/testsuite/{sim => }/m32r/cmpu.cgs (100%) rename sim/testsuite/{sim => }/m32r/cmpui.cgs (100%) rename sim/testsuite/{sim => }/m32r/div.cgs (100%) rename sim/testsuite/{sim => }/m32r/divu.cgs (100%) create mode 100644 sim/testsuite/m32r/exit47.ms rename sim/testsuite/{sim => }/m32r/hello.ms (100%) rename sim/testsuite/{sim => }/m32r/hw-trap.ms (100%) rename sim/testsuite/{sim => }/m32r/jl.cgs (100%) rename sim/testsuite/{sim => }/m32r/jmp.cgs (100%) rename sim/testsuite/{sim => }/m32r/ld-d.cgs (100%) rename sim/testsuite/{sim => }/m32r/ld-plus.cgs (100%) rename sim/testsuite/{sim => }/m32r/ld.cgs (100%) rename sim/testsuite/{sim => }/m32r/ld24.cgs (100%) rename sim/testsuite/{sim => }/m32r/ldb-d.cgs (100%) rename sim/testsuite/{sim => }/m32r/ldb.cgs (100%) rename sim/testsuite/{sim => }/m32r/ldh-d.cgs (100%) rename sim/testsuite/{sim => }/m32r/ldh.cgs (100%) rename sim/testsuite/{sim => }/m32r/ldi16.cgs (100%) rename sim/testsuite/{sim => }/m32r/ldi8.cgs (100%) rename sim/testsuite/{sim => }/m32r/ldub-d.cgs (100%) rename sim/testsuite/{sim => }/m32r/ldub.cgs (100%) rename sim/testsuite/{sim => }/m32r/lduh-d.cgs (100%) rename sim/testsuite/{sim => }/m32r/lduh.cgs (100%) rename sim/testsuite/{sim => }/m32r/lock.cgs (100%) rename sim/testsuite/{sim => }/m32r/machi.cgs (100%) rename sim/testsuite/{sim => }/m32r/maclo.cgs (100%) rename sim/testsuite/{sim => }/m32r/macwhi.cgs (100%) rename sim/testsuite/{sim => }/m32r/macwlo.cgs (100%) rename sim/testsuite/{sim => }/m32r/misc.exp (100%) rename sim/testsuite/{sim => }/m32r/mul.cgs (100%) rename sim/testsuite/{sim => }/m32r/mulhi.cgs (100%) rename sim/testsuite/{sim => }/m32r/mullo.cgs (100%) rename sim/testsuite/{sim => }/m32r/mulwhi.cgs (100%) rename sim/testsuite/{sim => }/m32r/mulwlo.cgs (100%) rename sim/testsuite/{sim => }/m32r/mv.cgs (100%) rename sim/testsuite/{sim => }/m32r/mvfachi.cgs (100%) rename sim/testsuite/{sim => }/m32r/mvfaclo.cgs (100%) rename sim/testsuite/{sim => }/m32r/mvfacmi.cgs (100%) rename sim/testsuite/{sim => }/m32r/mvfc.cgs (100%) rename sim/testsuite/{sim => }/m32r/mvtachi.cgs (100%) rename sim/testsuite/{sim => }/m32r/mvtaclo.cgs (100%) rename sim/testsuite/{sim => }/m32r/mvtc.cgs (100%) rename sim/testsuite/{sim => }/m32r/neg.cgs (100%) rename sim/testsuite/{sim => }/m32r/nop.cgs (100%) rename sim/testsuite/{sim => }/m32r/not.cgs (100%) rename sim/testsuite/{sim => }/m32r/or.cgs (100%) rename sim/testsuite/{sim => }/m32r/or3.cgs (100%) rename sim/testsuite/{sim => }/m32r/rac.cgs (100%) rename sim/testsuite/{sim => }/m32r/rach.cgs (100%) rename sim/testsuite/{sim => }/m32r/rem.cgs (100%) rename sim/testsuite/{sim => }/m32r/remu.cgs (100%) rename sim/testsuite/{sim => }/m32r/rte.cgs (100%) rename sim/testsuite/{sim => }/m32r/seth.cgs (100%) rename sim/testsuite/{sim => }/m32r/sll.cgs (100%) rename sim/testsuite/{sim => }/m32r/sll3.cgs (100%) rename sim/testsuite/{sim => }/m32r/slli.cgs (100%) rename sim/testsuite/{sim => }/m32r/sra.cgs (100%) rename sim/testsuite/{sim => }/m32r/sra3.cgs (100%) rename sim/testsuite/{sim => }/m32r/srai.cgs (100%) rename sim/testsuite/{sim => }/m32r/srl.cgs (100%) rename sim/testsuite/{sim => }/m32r/srl3.cgs (100%) rename sim/testsuite/{sim => }/m32r/srli.cgs (100%) rename sim/testsuite/{sim => }/m32r/st-d.cgs (100%) rename sim/testsuite/{sim => }/m32r/st-minus.cgs (100%) rename sim/testsuite/{sim => }/m32r/st-plus.cgs (100%) rename sim/testsuite/{sim => }/m32r/st.cgs (100%) rename sim/testsuite/{sim => }/m32r/stb-d.cgs (100%) rename sim/testsuite/{sim => }/m32r/stb.cgs (100%) rename sim/testsuite/{sim => }/m32r/sth-d.cgs (100%) rename sim/testsuite/{sim => }/m32r/sth.cgs (100%) rename sim/testsuite/{sim => }/m32r/sub.cgs (100%) rename sim/testsuite/{sim => }/m32r/subv.cgs (100%) rename sim/testsuite/{sim => }/m32r/subx.cgs (100%) rename sim/testsuite/{sim => }/m32r/testutils.inc (100%) rename sim/testsuite/{sim => }/m32r/trap.cgs (100%) rename sim/testsuite/{sim => }/m32r/unlock.cgs (100%) rename sim/testsuite/{sim => }/m32r/uread16.ms (100%) rename sim/testsuite/{sim => }/m32r/uread32.ms (100%) rename sim/testsuite/{sim => }/m32r/uwrite16.ms (100%) rename sim/testsuite/{sim => }/m32r/uwrite32.ms (100%) rename sim/testsuite/{sim => }/m32r/xor.cgs (100%) rename sim/testsuite/{sim => }/m32r/xor3.cgs (100%) rename sim/testsuite/{sim => }/m68hc11/ChangeLog (100%) rename sim/testsuite/{sim => }/m68hc11/allinsn.exp (100%) rename sim/testsuite/{sim => }/m68hc11/pass.s (100%) rename sim/testsuite/{sim => }/m68hc11/testutils.inc (100%) rename sim/testsuite/{sim => }/mcore/ChangeLog (100%) rename sim/testsuite/{sim => }/mcore/allinsn.exp (100%) rename sim/testsuite/{sim => }/mcore/fail.s (100%) rename sim/testsuite/{sim => }/mcore/pass.s (100%) rename sim/testsuite/{sim => }/mcore/testutils.inc (100%) rename sim/testsuite/{sim => }/microblaze/ChangeLog (100%) rename sim/testsuite/{sim => }/microblaze/allinsn.exp (100%) rename sim/testsuite/{sim => }/microblaze/pass.s (100%) rename sim/testsuite/{sim => }/microblaze/testutils.inc (100%) rename sim/testsuite/{sim => }/mips/ChangeLog (100%) rename sim/testsuite/{sim => }/mips/basic.exp (100%) rename sim/testsuite/{sim => }/mips/fpu64-ps-sb1.s (100%) rename sim/testsuite/{sim => }/mips/fpu64-ps.s (100%) rename sim/testsuite/{sim => }/mips/hilo-hazard-1.s (100%) rename sim/testsuite/{sim => }/mips/hilo-hazard-2.s (100%) rename sim/testsuite/{sim => }/mips/hilo-hazard-3.s (100%) rename sim/testsuite/{sim => }/mips/hilo-hazard-4.s (100%) rename sim/testsuite/{sim => }/mips/mdmx-ob-sb1.s (100%) rename sim/testsuite/{sim => }/mips/mdmx-ob.s (100%) rename sim/testsuite/{sim => }/mips/mips32-dsp.s (100%) rename sim/testsuite/{sim => }/mips/mips32-dsp2.s (100%) rename sim/testsuite/{sim => }/mips/sanity.s (100%) rename sim/testsuite/{sim => }/mips/testutils.inc (100%) rename sim/testsuite/{sim => }/mips/utils-dsp.inc (100%) rename sim/testsuite/{sim => }/mips/utils-fpu.inc (100%) rename sim/testsuite/{sim => }/mips/utils-mdmx.inc (100%) delete mode 100644 sim/testsuite/mips64el-elf/ChangeLog delete mode 100644 sim/testsuite/mips64el-elf/Makefile.in delete mode 100755 sim/testsuite/mips64el-elf/configure delete mode 100644 sim/testsuite/mips64el-elf/configure.ac rename sim/testsuite/{sim => }/mn10300/ChangeLog (100%) rename sim/testsuite/{sim => }/mn10300/allinsn.exp (100%) rename sim/testsuite/{sim => }/mn10300/pass.s (100%) rename sim/testsuite/{sim => }/mn10300/testutils.inc (100%) rename sim/testsuite/{sim => }/moxie/ChangeLog (100%) rename sim/testsuite/{sim => }/moxie/allinsn.exp (100%) rename sim/testsuite/{sim => }/moxie/pass.s (100%) rename sim/testsuite/{sim => }/moxie/testutils.inc (100%) rename sim/testsuite/{sim => }/msp430/ChangeLog (100%) rename sim/testsuite/{sim => }/msp430/add.s (100%) rename sim/testsuite/{sim => }/msp430/allinsn.exp (100%) rename sim/testsuite/{sim => }/msp430/mpyull_hwmult.s (100%) rename sim/testsuite/{sim => }/msp430/rrux.s (100%) rename sim/testsuite/{sim => }/msp430/testutils.inc (100%) rename sim/testsuite/{sim => }/or1k/ChangeLog (100%) rename sim/testsuite/{sim => }/or1k/add.S (100%) rename sim/testsuite/{sim => }/or1k/adrp.S (100%) rename sim/testsuite/{sim => }/or1k/alltests.exp (100%) rename sim/testsuite/{sim => }/or1k/and.S (100%) rename sim/testsuite/{sim => }/or1k/basic.S (100%) rename sim/testsuite/{sim => }/or1k/div.S (100%) rename sim/testsuite/{sim => }/or1k/ext.S (100%) rename sim/testsuite/{sim => }/or1k/find.S (100%) rename sim/testsuite/{sim => }/or1k/flag.S (100%) rename sim/testsuite/{sim => }/or1k/fpu-unordered.S (100%) rename sim/testsuite/{sim => }/or1k/fpu.S (100%) rename sim/testsuite/{sim => }/or1k/fpu64a32-unordered.S (100%) rename sim/testsuite/{sim => }/or1k/fpu64a32.S (100%) rename sim/testsuite/{sim => }/or1k/jump.S (100%) rename sim/testsuite/{sim => }/or1k/load.S (100%) rename sim/testsuite/{sim => }/or1k/mac.S (100%) rename sim/testsuite/{sim => }/or1k/mfspr.S (100%) rename sim/testsuite/{sim => }/or1k/mul.S (100%) rename sim/testsuite/{sim => }/or1k/or.S (100%) rename sim/testsuite/{sim => }/or1k/or1k-asm-test-env.h (100%) rename sim/testsuite/{sim => }/or1k/or1k-asm-test-helpers.h (100%) rename sim/testsuite/{sim => }/or1k/or1k-asm-test.h (100%) rename sim/testsuite/{sim => }/or1k/or1k-asm.h (100%) rename sim/testsuite/{sim => }/or1k/or1k-test.ld (100%) rename sim/testsuite/{sim => }/or1k/ror.S (100%) rename sim/testsuite/{sim => }/or1k/shift.S (100%) rename sim/testsuite/{sim => }/or1k/spr-defs.h (100%) rename sim/testsuite/{sim => }/or1k/sub.S (100%) rename sim/testsuite/{sim => }/or1k/xor.S (100%) rename sim/testsuite/{sim => }/pru/ChangeLog (100%) rename sim/testsuite/{sim => }/pru/add.s (100%) rename sim/testsuite/{sim => }/pru/allinsn.exp (100%) rename sim/testsuite/{sim => }/pru/dmem-zero-pass.s (100%) rename sim/testsuite/{sim => }/pru/dmem-zero-trap.s (100%) rename sim/testsuite/{sim => }/pru/dram.s (100%) rename sim/testsuite/{sim => }/pru/jmp.s (100%) rename sim/testsuite/{sim => }/pru/lmbd.s (100%) rename sim/testsuite/{sim => }/pru/loop-imm.s (100%) rename sim/testsuite/{sim => }/pru/loop-reg.s (100%) rename sim/testsuite/{sim => }/pru/mul.s (100%) rename sim/testsuite/{sim => }/pru/subreg.s (100%) rename sim/testsuite/{sim => }/pru/testutils.inc (100%) create mode 100644 sim/testsuite/riscv/ChangeLog create mode 100644 sim/testsuite/riscv/allinsn.exp create mode 100644 sim/testsuite/riscv/pass.s create mode 100644 sim/testsuite/riscv/testutils.inc rename sim/testsuite/{sim => }/sh/ChangeLog (100%) rename sim/testsuite/{sim => }/sh/add.s (100%) rename sim/testsuite/{sim => }/sh/allinsn.exp (100%) rename sim/testsuite/{sim => }/sh/and.s (100%) rename sim/testsuite/{sim => }/sh/bandor.s (100%) rename sim/testsuite/{sim => }/sh/bandornot.s (100%) rename sim/testsuite/{sim => }/sh/bclr.s (100%) rename sim/testsuite/{sim => }/sh/bld.s (100%) rename sim/testsuite/{sim => }/sh/bldnot.s (100%) rename sim/testsuite/{sim => }/sh/bset.s (100%) rename sim/testsuite/{sim => }/sh/bst.s (100%) rename sim/testsuite/{sim => }/sh/bxor.s (100%) rename sim/testsuite/{sim => }/sh/clip.s (100%) rename sim/testsuite/{sim => }/sh/div.s (100%) rename sim/testsuite/{sim => }/sh/dmxy.s (100%) rename sim/testsuite/{sim => }/sh/fabs.s (100%) rename sim/testsuite/{sim => }/sh/fadd.s (100%) rename sim/testsuite/{sim => }/sh/fail.s (100%) rename sim/testsuite/{sim => }/sh/fcmpeq.s (100%) rename sim/testsuite/{sim => }/sh/fcmpgt.s (100%) rename sim/testsuite/{sim => }/sh/fcnvds.s (100%) rename sim/testsuite/{sim => }/sh/fcnvsd.s (100%) rename sim/testsuite/{sim => }/sh/fdiv.s (100%) rename sim/testsuite/{sim => }/sh/fipr.s (100%) rename sim/testsuite/{sim => }/sh/fldi0.s (100%) rename sim/testsuite/{sim => }/sh/fldi1.s (100%) rename sim/testsuite/{sim => }/sh/flds.s (100%) rename sim/testsuite/{sim => }/sh/float.s (100%) rename sim/testsuite/{sim => }/sh/fmac.s (100%) rename sim/testsuite/{sim => }/sh/fmov.s (100%) rename sim/testsuite/{sim => }/sh/fmul.s (100%) rename sim/testsuite/{sim => }/sh/fneg.s (100%) rename sim/testsuite/{sim => }/sh/fpchg.s (100%) rename sim/testsuite/{sim => }/sh/frchg.s (100%) rename sim/testsuite/{sim => }/sh/fsca.s (100%) rename sim/testsuite/{sim => }/sh/fschg.s (100%) rename sim/testsuite/{sim => }/sh/fsqrt.s (100%) rename sim/testsuite/{sim => }/sh/fsrra.s (100%) rename sim/testsuite/{sim => }/sh/fsub.s (100%) rename sim/testsuite/{sim => }/sh/ftrc.s (100%) rename sim/testsuite/{sim => }/sh/ldrc.s (100%) rename sim/testsuite/{sim => }/sh/loop.s (100%) rename sim/testsuite/{sim => }/sh/macl.s (100%) rename sim/testsuite/{sim => }/sh/macw.s (100%) rename sim/testsuite/{sim => }/sh/mov.s (100%) rename sim/testsuite/{sim => }/sh/movi.s (100%) rename sim/testsuite/{sim => }/sh/movli.s (100%) rename sim/testsuite/{sim => }/sh/movua.s (100%) rename sim/testsuite/{sim => }/sh/movxy.s (100%) rename sim/testsuite/{sim => }/sh/mulr.s (100%) rename sim/testsuite/{sim => }/sh/pabs.s (100%) rename sim/testsuite/{sim => }/sh/padd.s (100%) rename sim/testsuite/{sim => }/sh/paddc.s (100%) rename sim/testsuite/{sim => }/sh/pand.s (100%) rename sim/testsuite/{sim => }/sh/pass.s (100%) rename sim/testsuite/{sim => }/sh/pclr.s (100%) rename sim/testsuite/{sim => }/sh/pdec.s (100%) rename sim/testsuite/{sim => }/sh/pdmsb.s (100%) rename sim/testsuite/{sim => }/sh/pinc.s (100%) rename sim/testsuite/{sim => }/sh/pmuls.s (100%) rename sim/testsuite/{sim => }/sh/prnd.s (100%) rename sim/testsuite/{sim => }/sh/pshai.s (100%) rename sim/testsuite/{sim => }/sh/pshar.s (100%) rename sim/testsuite/{sim => }/sh/pshli.s (100%) rename sim/testsuite/{sim => }/sh/pshlr.s (100%) rename sim/testsuite/{sim => }/sh/psub.s (100%) rename sim/testsuite/{sim => }/sh/pswap.s (100%) rename sim/testsuite/{sim => }/sh/pushpop.s (100%) rename sim/testsuite/{sim => }/sh/resbank.s (100%) rename sim/testsuite/{sim => }/sh/sett.s (100%) rename sim/testsuite/{sim => }/sh/shll.s (100%) rename sim/testsuite/{sim => }/sh/shll16.s (100%) rename sim/testsuite/{sim => }/sh/shll2.s (100%) rename sim/testsuite/{sim => }/sh/shll8.s (100%) rename sim/testsuite/{sim => }/sh/shlr.s (100%) rename sim/testsuite/{sim => }/sh/shlr16.s (100%) rename sim/testsuite/{sim => }/sh/shlr2.s (100%) rename sim/testsuite/{sim => }/sh/shlr8.s (100%) rename sim/testsuite/{sim => }/sh/swap.s (100%) rename sim/testsuite/{sim => }/sh/testutils.inc (100%) delete mode 100644 sim/testsuite/sim/bfin/ChangeLog delete mode 100644 sim/testsuite/sim/bfin/s21.s delete mode 100644 sim/testsuite/sim/cris/ChangeLog delete mode 100644 sim/testsuite/sim/cris/c/c.exp delete mode 100644 sim/testsuite/sim/cris/c/readlink4.c delete mode 100644 sim/testsuite/sim/cris/hw/rv-n-cris/rvc.exp delete mode 100644 sim/testsuite/sim/frv/ChangeLog delete mode 100644 sim/testsuite/sim/m32r/ChangeLog delete mode 100644 sim/testsuite/sim/sh64/ChangeLog delete mode 100644 sim/testsuite/sim/sh64/compact.exp delete mode 100644 sim/testsuite/sim/sh64/compact/ChangeLog delete mode 100644 sim/testsuite/sim/sh64/compact/add.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/addc.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/addi.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/addv.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/and.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/andb.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/andi.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/bf.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/bfs.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/bra.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/braf.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/brk.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/bsr.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/bsrf.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/bt.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/bts.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/clrmac.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/clrs.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/clrt.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/cmpeq.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/cmpeqi.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/cmpge.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/cmpgt.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/cmphi.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/cmphs.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/cmppl.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/cmppz.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/cmpstr.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/div0s.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/div0u.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/div1.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/dmulsl.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/dmulul.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/dt.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/extsb.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/extsw.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/extub.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/extuw.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/fabs.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/fadd.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/fcmpeq.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/fcmpgt.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/fcnvds.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/fcnvsd.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/fdiv.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/fipr.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/fldi0.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/fldi1.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/flds.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/float.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/fmac.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/fmov.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/fmul.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/fneg.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/frchg.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/fschg.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/fsqrt.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/fsts.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/fsub.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/ftrc.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/ftrv.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/jmp.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/jsr.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/ldc-gbr.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/ldcl-gbr.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/lds-fpscr.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/lds-fpul.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/lds-mach.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/lds-macl.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/lds-pr.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/ldsl-fpscr.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/ldsl-fpul.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/ldsl-mach.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/ldsl-macl.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/ldsl-pr.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/macl.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/macw.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/mov.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/mova.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movb1.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movb10.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movb2.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movb3.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movb4.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movb5.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movb6.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movb7.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movb8.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movb9.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movcal.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movi.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movl1.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movl10.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movl11.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movl2.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movl3.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movl4.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movl5.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movl6.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movl7.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movl8.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movl9.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movt.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movw1.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movw10.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movw11.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movw2.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movw3.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movw4.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movw5.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movw6.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movw7.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movw8.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movw9.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/mull.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/mulsw.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/muluw.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/neg.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/negc.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/nop.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/not.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/ocbi.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/ocbp.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/ocbwb.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/or.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/orb.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/ori.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/pref.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/rotcl.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/rotcr.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/rotl.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/rotr.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/rts.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/sets.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/sett.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/shad.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/shal.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/shar.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/shld.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/shll.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/shll16.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/shll2.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/shll8.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/shlr.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/shlr16.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/shlr2.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/shlr8.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/stc-gbr.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/stcl-gbr.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/sts-fpscr.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/sts-fpul.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/sts-mach.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/sts-macl.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/sts-pr.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/stsl-fpscr.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/stsl-fpul.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/stsl-mach.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/stsl-macl.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/stsl-pr.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/sub.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/subc.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/subv.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/swapb.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/swapw.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/tasb.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/testutils.inc delete mode 100644 sim/testsuite/sim/sh64/compact/trapa.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/tst.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/tstb.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/tsti.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/xor.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/xorb.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/xori.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/xtrct.cgs delete mode 100644 sim/testsuite/sim/sh64/interwork.exp delete mode 100644 sim/testsuite/sim/sh64/media.exp delete mode 100644 sim/testsuite/sim/sh64/media/ChangeLog delete mode 100644 sim/testsuite/sim/sh64/media/add.cgs delete mode 100644 sim/testsuite/sim/sh64/media/addi.cgs delete mode 100644 sim/testsuite/sim/sh64/media/addil.cgs delete mode 100644 sim/testsuite/sim/sh64/media/addl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/addzl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/alloco.cgs delete mode 100644 sim/testsuite/sim/sh64/media/and.cgs delete mode 100644 sim/testsuite/sim/sh64/media/andc.cgs delete mode 100644 sim/testsuite/sim/sh64/media/andi.cgs delete mode 100644 sim/testsuite/sim/sh64/media/beq.cgs delete mode 100644 sim/testsuite/sim/sh64/media/beqi.cgs delete mode 100644 sim/testsuite/sim/sh64/media/bge.cgs delete mode 100644 sim/testsuite/sim/sh64/media/bgeu.cgs delete mode 100644 sim/testsuite/sim/sh64/media/bgt.cgs delete mode 100644 sim/testsuite/sim/sh64/media/bgtu.cgs delete mode 100644 sim/testsuite/sim/sh64/media/blink.cgs delete mode 100644 sim/testsuite/sim/sh64/media/bne.cgs delete mode 100644 sim/testsuite/sim/sh64/media/bnei.cgs delete mode 100644 sim/testsuite/sim/sh64/media/brk.cgs delete mode 100644 sim/testsuite/sim/sh64/media/byterev.cgs delete mode 100644 sim/testsuite/sim/sh64/media/cmpeq.cgs delete mode 100644 sim/testsuite/sim/sh64/media/cmpgt.cgs delete mode 100644 sim/testsuite/sim/sh64/media/cmpgtu.cgs delete mode 100644 sim/testsuite/sim/sh64/media/cmveq.cgs delete mode 100644 sim/testsuite/sim/sh64/media/cmvne.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fabsd.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fabss.cgs delete mode 100644 sim/testsuite/sim/sh64/media/faddd.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fadds.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fcmpeqd.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fcmpeqs.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fcmpged.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fcmpges.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fcmpgtd.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fcmpgts.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fcmpund.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fcmpuns.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fcnvds.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fcnvsd.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fdivd.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fdivs.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fgetscr.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fiprs.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fldd.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fldp.cgs delete mode 100644 sim/testsuite/sim/sh64/media/flds.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fldxd.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fldxp.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fldxs.cgs delete mode 100644 sim/testsuite/sim/sh64/media/floatld.cgs delete mode 100644 sim/testsuite/sim/sh64/media/floatls.cgs delete mode 100644 sim/testsuite/sim/sh64/media/floatqd.cgs delete mode 100644 sim/testsuite/sim/sh64/media/floatqs.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fmacs.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fmovd.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fmovdq.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fmovls.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fmovqd.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fmovs.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fmovsl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fmuld.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fmuls.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fnegd.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fnegs.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fputscr.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fsqrtd.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fsqrts.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fstd.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fstp.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fsts.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fstxd.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fstxp.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fstxs.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fsubd.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fsubs.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ftrcdl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ftrcdq.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ftrcsl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ftrcsq.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ftrvs.cgs delete mode 100644 sim/testsuite/sim/sh64/media/getcfg.cgs delete mode 100644 sim/testsuite/sim/sh64/media/getcon.cgs delete mode 100644 sim/testsuite/sim/sh64/media/gettr.cgs delete mode 100644 sim/testsuite/sim/sh64/media/icbi.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ldb.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ldhil.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ldhiq.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ldl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ldlol.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ldloq.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ldq.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ldub.cgs delete mode 100644 sim/testsuite/sim/sh64/media/lduw.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ldw.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ldxb.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ldxl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ldxq.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ldxub.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ldxuw.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ldxw.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mabsl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mabsw.cgs delete mode 100644 sim/testsuite/sim/sh64/media/maddl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/maddsl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/maddsub.cgs delete mode 100644 sim/testsuite/sim/sh64/media/maddsw.cgs delete mode 100644 sim/testsuite/sim/sh64/media/maddw.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mcmpeqb.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mcmpeql.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mcmpeqw.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mcmpgtl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mcmpgtub.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mcmpgtw.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mcmv.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mcnvslw.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mcnvswb.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mcnvswub.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mextr1.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mextr2.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mextr3.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mextr4.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mextr5.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mextr6.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mextr7.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mmacfxwl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mmacnfx-wl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mmulfxl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mmulfxrpw.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mmulfxw.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mmulhiwl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mmull.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mmullowl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mmulsumwq.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mmulw.cgs delete mode 100644 sim/testsuite/sim/sh64/media/movi.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mpermw.cgs delete mode 100644 sim/testsuite/sim/sh64/media/msadubq.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mshaldsl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mshaldsw.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mshardl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mshardsq.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mshardw.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mshfhib.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mshfhil.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mshfhiw.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mshflob.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mshflol.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mshflow.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mshlldl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mshlldw.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mshlrdl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mshlrdw.cgs delete mode 100644 sim/testsuite/sim/sh64/media/msubl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/msubsl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/msubsub.cgs delete mode 100644 sim/testsuite/sim/sh64/media/msubsw.cgs delete mode 100644 sim/testsuite/sim/sh64/media/msubw.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mulsl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mulul.cgs delete mode 100644 sim/testsuite/sim/sh64/media/nop.cgs delete mode 100644 sim/testsuite/sim/sh64/media/nsb.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ocbi.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ocbp.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ocbwb.cgs delete mode 100644 sim/testsuite/sim/sh64/media/or.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ori.cgs delete mode 100644 sim/testsuite/sim/sh64/media/prefi.cgs delete mode 100644 sim/testsuite/sim/sh64/media/pta.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ptabs.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ptb.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ptrel.cgs delete mode 100644 sim/testsuite/sim/sh64/media/putcfg.cgs delete mode 100644 sim/testsuite/sim/sh64/media/putcon.cgs delete mode 100644 sim/testsuite/sim/sh64/media/rte.cgs delete mode 100644 sim/testsuite/sim/sh64/media/shard.cgs delete mode 100644 sim/testsuite/sim/sh64/media/shardl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/shari.cgs delete mode 100644 sim/testsuite/sim/sh64/media/sharil.cgs delete mode 100644 sim/testsuite/sim/sh64/media/shlld.cgs delete mode 100644 sim/testsuite/sim/sh64/media/shlldl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/shlli.cgs delete mode 100644 sim/testsuite/sim/sh64/media/shllil.cgs delete mode 100644 sim/testsuite/sim/sh64/media/shlrd.cgs delete mode 100644 sim/testsuite/sim/sh64/media/shlrdl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/shlri.cgs delete mode 100644 sim/testsuite/sim/sh64/media/shlril.cgs delete mode 100644 sim/testsuite/sim/sh64/media/shori.cgs delete mode 100644 sim/testsuite/sim/sh64/media/sleep.cgs delete mode 100644 sim/testsuite/sim/sh64/media/stb.cgs delete mode 100644 sim/testsuite/sim/sh64/media/sthil.cgs delete mode 100644 sim/testsuite/sim/sh64/media/sthiq.cgs delete mode 100644 sim/testsuite/sim/sh64/media/stl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/stlol.cgs delete mode 100644 sim/testsuite/sim/sh64/media/stloq.cgs delete mode 100644 sim/testsuite/sim/sh64/media/stq.cgs delete mode 100644 sim/testsuite/sim/sh64/media/stw.cgs delete mode 100644 sim/testsuite/sim/sh64/media/stxb.cgs delete mode 100644 sim/testsuite/sim/sh64/media/stxl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/stxq.cgs delete mode 100644 sim/testsuite/sim/sh64/media/stxw.cgs delete mode 100644 sim/testsuite/sim/sh64/media/sub.cgs delete mode 100644 sim/testsuite/sim/sh64/media/subl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/swapq.cgs delete mode 100644 sim/testsuite/sim/sh64/media/synci.cgs delete mode 100644 sim/testsuite/sim/sh64/media/synco.cgs delete mode 100644 sim/testsuite/sim/sh64/media/testutils.inc delete mode 100644 sim/testsuite/sim/sh64/media/trapa.cgs delete mode 100644 sim/testsuite/sim/sh64/media/xor.cgs delete mode 100644 sim/testsuite/sim/sh64/media/xori.cgs delete mode 100644 sim/testsuite/sim/sh64/misc/fr-dr.s rename sim/testsuite/{sim => }/v850/ChangeLog (100%) rename sim/testsuite/{sim => }/v850/allinsns.exp (100%) rename sim/testsuite/{sim => }/v850/bsh.cgs (100%) rename sim/testsuite/{sim => }/v850/div.cgs (100%) rename sim/testsuite/{sim => }/v850/divh.cgs (100%) rename sim/testsuite/{sim => }/v850/divh_3.cgs (100%) rename sim/testsuite/{sim => }/v850/divhu.cgs (100%) rename sim/testsuite/{sim => }/v850/divu.cgs (100%) rename sim/testsuite/{sim => }/v850/sar.cgs (100%) rename sim/testsuite/{sim => }/v850/satadd.cgs (100%) rename sim/testsuite/{sim => }/v850/satsub.cgs (100%) rename sim/testsuite/{sim => }/v850/satsubi.cgs (100%) rename sim/testsuite/{sim => }/v850/satsubr.cgs (100%) rename sim/testsuite/{sim => }/v850/shl.cgs (100%) rename sim/testsuite/{sim => }/v850/shr.cgs (100%) rename sim/testsuite/{sim => }/v850/testutils.cgs (100%) rename sim/testsuite/{sim => }/v850/testutils.inc (100%) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 9 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-stable-defconfig updated (79b4f844 -> 9601b2f3)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-stable-defconfig in repository toolchain/ci/base-artifacts. discards 79b4f844 0: update: llvm-linux-qemu: boot new 9601b2f3 0: update: binutils-llvm-linux-qemu: boot This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (79b4f844) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-master-aarch [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 70 +- 02-prepare_abe/console.log | 368 +- 03-build_abe-binutils/console.log | 6346 ++++ 03-build_llvm/console.log | 6985 ----- 04-build_linux/console.log | 462 - 04-build_llvm/console.log | 7156 +++++ 05-build_abe-qemu/console.log | 3499 --- 05-build_linux/console.log | 467 + 06-boot_linux/console.log | 254 - 06-build_abe-qemu/console.log | 3550 +++ 07-boot_linux/console.log | 254 + .../console.log | 32 +- .../results.regressions | 0 .../console.log | 18 +- .../results.regressions | 0 console.log | 28807 ++++++++++++------- jenkins/manifest.sh | 25 +- results | 4 +- 18 files changed, 35724 insertions(+), 22573 deletions(-) create mode 100644 03-build_abe-binutils/console.log delete mode 100644 03-build_llvm/console.log delete mode 100644 04-build_linux/console.log create mode 100644 04-build_llvm/console.log delete mode 100644 05-build_abe-qemu/console.log create mode 100644 05-build_linux/console.log delete mode 100644 06-boot_linux/console.log create mode 100644 06-build_abe-qemu/console.log create mode 100644 07-boot_linux/console.log rename {07-check_regression => 08-check_regression}/console.log (61%) rename {07-check_regression => 08-check_regression}/results.regressions (100%) rename {08-update_baseline => 09-update_baseline}/console.log (76%) rename {08-update_baseline => 09-update_baseline}/results.regressions (100%) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 9 months

[gcc] branch master updated (26a3f288f18 -> 92941cea2f0)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository gcc. from 26a3f288f18 libstdc++: Make coroutine_handle<_Promise>::from_address() [...] new 92941cea2f0 c++: Fix indirect partitions [PR 98944] The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/cp/module.cc | 23 ++++++++++++----------- gcc/testsuite/g++.dg/modules/pr98944_a.C | 9 +++++++++ gcc/testsuite/g++.dg/modules/pr98944_b.C | 8 ++++++++ gcc/testsuite/g++.dg/modules/pr98944_c.C | 8 ++++++++ gcc/testsuite/g++.dg/modules/pr98944_d.C | 8 ++++++++ 5 files changed, 45 insertions(+), 11 deletions(-) create mode 100644 gcc/testsuite/g++.dg/modules/pr98944_a.C create mode 100644 gcc/testsuite/g++.dg/modules/pr98944_b.C create mode 100644 gcc/testsuite/g++.dg/modules/pr98944_c.C create mode 100644 gcc/testsuite/g++.dg/modules/pr98944_d.C -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 9 months

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_gnu/gnu-release-aarch64-bootstrap_O1 updated (a0291f87579 -> fa183497cf2)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu/gnu-release-aarch64-bootstrap_O1 in repository toolchain/ci/gcc. from a0291f87579 Daily bump. adds 6f9841684fd Daily bump. adds e916d7381f9 Daily bump. new fa183497cf2 libstdc++: Make coroutine_handle<_Promise>::from_address() [...] The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/DATESTAMP | 2 +- libstdc++-v3/include/std/coroutine | 2 +- 2 files changed, 2 insertions(+), 2 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 9 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_gnu/gnu-release-aarch64-bootstrap_O1 updated (08f3375e -> 08aa7369)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu/gnu-release-aarch64-bootstrap_O1 in repository toolchain/ci/base-artifacts. discards 08f3375e 0: update: gcc-a0291f87579674bd05de966857da5ebfc865a376: 1 new 08aa7369 0: update: gcc-fa183497cf25b604f5b76bc16766f30f5ec7e05b: 1 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (08f3375e) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_gnu/gnu-release-aarch64- [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 94 +- 02-prepare_abe/console.log | 346 +- 04-build_abe-bootstrap_O1/console.log | 63146 +++++++++++++++---------------- 05-check_regression/console.log | 2 +- 06-update_baseline/console.log | 4 +- console.log | 63588 ++++++++++++++++---------------- jenkins/manifest.sh | 10 +- 7 files changed, 63607 insertions(+), 63583 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 9 months

[newlib] branch master updated (3192da8f8 -> 89b383321)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository newlib. from 3192da8f8 Cygwin: drop ftw.h in favor of new newlib ftw.h new 89b383321 Revert "Cygwin: fstat_helper: always use handle in call to ge [...] The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: winsup/cygwin/fhandler_disk_file.cc | 7 +++---- 1 file changed, 3 insertions(+), 4 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 9 months

Jump to page:

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

Tcwg-commits February 2021