Tcwg-commits December 2021

tcwg-commits@lists.linaro.org

4 participants
15423 discussions

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-mainline-allyesconfig updated (f0b1b77e9 -> 74e1f0bb0)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-mainline-allyesconfig in repository toolchain/ci/base-artifacts. from f0b1b77e9 4: update: qemu-212a33d3b0c65ae2583bb1d06cb140cd0890894c: 19797 new 74e1f0bb0 5: reset: gcc-422f9eb7011b76c12ff00ffaee2bcc9cdddf16d5: 19796 The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log.xz | Bin 1612 -> 1552 bytes 02-prepare_abe/console.log.xz | Bin 2760 -> 2760 bytes 03-build_abe-binutils/console.log.xz | Bin 29952 -> 29448 bytes 04-build_abe-stage1/console.log.xz | Bin 72804 -> 71840 bytes 05-build_abe-qemu/console.log.xz | Bin 30328 -> 30384 bytes 06-build_linux/console.log.xz | Bin 47816 -> 48076 bytes 08-check_regression/console.log.xz | Bin 480 -> 1260 bytes 08-check_regression/jira-body.txt | 2 + 08-check_regression/mail-body.txt | 37 +++++++++++ 08-check_regression/mail-subject.txt | 1 + 08-check_regression/results.regressions | 11 ++++ 08-check_regression/trigger-bisect | 2 + 09-update_baseline/console.log | 107 +++----------------------------- jenkins/manifest.sh | 10 +-- mail/jira-body.txt | 5 ++ mail/mail-body.txt | 40 ++++++++++++ mail/mail-subject.txt | 1 + reset-baseline | 0 results | 13 +++- 19 files changed, 124 insertions(+), 105 deletions(-) create mode 100644 08-check_regression/jira-body.txt create mode 100644 08-check_regression/mail-body.txt create mode 100644 08-check_regression/mail-subject.txt create mode 100644 08-check_regression/results.regressions create mode 100644 08-check_regression/trigger-bisect create mode 100644 mail/jira-body.txt create mode 100644 mail/mail-body.txt create mode 100644 mail/mail-subject.txt create mode 100644 reset-baseline -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 11 months

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_gcc_check_bootstrap/master-arm-check_bootstrap updated (19dcecd9632 -> 51a24e4a984)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gcc_check_bootstrap/master-arm-check_bootstrap in repository toolchain/ci/gcc. from 19dcecd9632 Optimize bit_and op1 float_vector_all_ones_operands to op1. adds 8d1e342b4af Fix handling of deferred SSA names in modref dataflow adds 8d081c0093a opts: Support -Oz in -Ox option hints. adds 7424323bd5e jit: Fix -Wodr warning adds 2decd2cabe5 c++: ahead-of-time overload set pruning for non-dep calls adds 1f56dbe2daa Obsolete m32c-rtems target adds c9c466ea33d x86_64: Improve code expanded for highpart multiplications. adds 7d5d5032c72 Fix static array size in gcc.dg/vect/vect-simd-20.c adds b3f58f87d78 d: Merge upstream dmd ad8412530, druntime fd9a4544, phobos [...] adds ab85331c582 c++: memfn lookup consistency in incomplete-class ctx adds 72c68d7ad90 i386: Fix <sse2p4_1>_pinsr<ssemodesuffix> and its splitters [...] adds bb42d680d5c Update cpplib es.po adds 7631a4d1de0 Daily bump. adds 460d53f816f rs6000: Replace UNSPECS with ss_plus/us_plus and ss_minus/us_minus adds 46bfe1b0e11 Fix incorrect loop exit edge probability [PR103270] adds cd5ae148c47 Fix loop split incorrect count and probability adds 51a24e4a984 Don't move cold code out of loop by checking bb count No new revisions were added by this update. Summary of changes: gcc/ChangeLog | 41 +++++ gcc/DATESTAMP | 2 +- gcc/config.gcc | 1 + gcc/config/i386/i386.md | 112 ++++++++++--- gcc/config/i386/sse.md | 31 +--- gcc/config/rs6000/altivec.md | 29 ++-- gcc/cp/ChangeLog | 19 +++ gcc/cp/call.c | 28 ++++ gcc/cp/cp-tree.h | 5 + gcc/cp/pt.c | 91 ++++++++++- gcc/cp/search.c | 4 + gcc/cp/semantics.c | 15 ++ gcc/d/ChangeLog | 7 + gcc/d/dmd/MERGE | 2 +- gcc/d/dmd/canthrow.d | 16 ++ gcc/d/dmd/dcast.d | 73 ++++----- gcc/d/dmd/dinterpret.d | 41 +++++ gcc/d/dmd/dsymbol.d | 16 +- gcc/d/dmd/dsymbolsem.d | 24 ++- gcc/d/dmd/expressionsem.d | 26 ++- gcc/d/dmd/id.d | 3 + gcc/d/dmd/initsem.d | 106 ++++++------ gcc/d/dmd/nogc.d | 14 ++ gcc/d/dmd/semantic3.d | 3 +- gcc/d/dmd/tokens.d | 26 +-- gcc/d/dmd/tokens.h | 11 +- gcc/d/dmd/typesem.d | 178 ++++++++++----------- gcc/d/expr.cc | 12 +- gcc/d/runtime.def | 2 - gcc/ipa-modref.c | 50 +++--- gcc/jit/ChangeLog | 8 + gcc/jit/libgccjit.c | 10 +- gcc/opts.c | 2 +- gcc/predict.c | 10 +- gcc/testsuite/ChangeLog | 36 +++++ gcc/testsuite/g++.dg/cpp0x/error2.C | 4 +- gcc/testsuite/g++.dg/cpp0x/fntmp-equiv1.C | 18 +-- gcc/testsuite/g++.dg/lookup/memfn1.C | 16 ++ gcc/testsuite/g++.dg/template/non-dependent16.C | 37 +++++ gcc/testsuite/g++.dg/template/non-dependent16a.C | 36 +++++ gcc/testsuite/g++.dg/template/non-dependent16b.C | 37 +++++ gcc/testsuite/g++.dg/template/non-dependent17.C | 21 +++ gcc/testsuite/g++.dg/torture/pr103669.C | 22 +++ gcc/testsuite/gcc.dg/pr103270.c | 19 +++ gcc/testsuite/gcc.dg/tree-ssa/recip-3.c | 2 +- gcc/testsuite/gcc.dg/tree-ssa/ssa-lim-19.c | 29 ++++ gcc/testsuite/gcc.dg/tree-ssa/ssa-lim-20.c | 25 +++ gcc/testsuite/gcc.dg/tree-ssa/ssa-lim-21.c | 35 ++++ gcc/testsuite/gcc.dg/tree-ssa/ssa-lim-22.c | 32 ++++ gcc/testsuite/gcc.dg/tree-ssa/ssa-lim-23.c | 21 +++ gcc/testsuite/gcc.dg/vect/vect-simd-20.c | 2 +- gcc/testsuite/gcc.target/i386/smuldi3_highpart.c | 11 ++ gcc/testsuite/gdc.test/compilable/test22593.d | 13 ++ gcc/testsuite/gdc.test/fail_compilation/ice17074.d | 12 +- .../gdc.test/fail_compilation/test22593.d | 23 +++ gcc/tree-ssa-loop-im.c | 152 +++++++++++++++++- gcc/tree-ssa-loop-split.c | 85 +++++++++- libcpp/po/ChangeLog | 4 + libcpp/po/es.po | 45 ++---- libphobos/ChangeLog | 5 + libphobos/libdruntime/MERGE | 2 +- libphobos/libdruntime/core/builtins.d | 48 +++++- libphobos/libdruntime/core/lifetime.d | 20 +-- libphobos/libdruntime/core/sys/linux/sched.d | 3 + libphobos/libdruntime/object.d | 30 +++- libphobos/src/MERGE | 2 +- libphobos/src/std/format/write.d | 23 +++ libphobos/src/std/range/interfaces.d | 9 ++ libphobos/src/std/typecons.d | 2 +- 69 files changed, 1471 insertions(+), 428 deletions(-) create mode 100644 gcc/testsuite/g++.dg/lookup/memfn1.C create mode 100644 gcc/testsuite/g++.dg/template/non-dependent16.C create mode 100644 gcc/testsuite/g++.dg/template/non-dependent16a.C create mode 100644 gcc/testsuite/g++.dg/template/non-dependent16b.C create mode 100644 gcc/testsuite/g++.dg/template/non-dependent17.C create mode 100644 gcc/testsuite/g++.dg/torture/pr103669.C create mode 100644 gcc/testsuite/gcc.dg/pr103270.c create mode 100644 gcc/testsuite/gcc.dg/tree-ssa/ssa-lim-19.c create mode 100644 gcc/testsuite/gcc.dg/tree-ssa/ssa-lim-20.c create mode 100644 gcc/testsuite/gcc.dg/tree-ssa/ssa-lim-21.c create mode 100644 gcc/testsuite/gcc.dg/tree-ssa/ssa-lim-22.c create mode 100644 gcc/testsuite/gcc.dg/tree-ssa/ssa-lim-23.c create mode 100644 gcc/testsuite/gcc.target/i386/smuldi3_highpart.c create mode 100644 gcc/testsuite/gdc.test/compilable/test22593.d create mode 100644 gcc/testsuite/gdc.test/fail_compilation/test22593.d -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 11 months

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_gcc_check_bootstrap/master-arm-check_bootstrap updated (cc6d00f13b -> 443279aa9c)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gcc_check_bootstrap/master-arm-check_bootstrap in repository toolchain/ci/binutils-gdb. from cc6d00f13b gdb/ada-exp.y: Reformat comment to follow GDB's coding standards adds db956d66c9 Add Enze Li to gdb/MAINTAINERS adds dde238e063 Make n_spaces return a const char * adds b0715493df Remove puts_debug adds 6bebf813ac Remove print_spaces adds 443279aa9c Automatic date update in version.in No new revisions were added by this update. Summary of changes: bfd/version.h | 2 +- gdb/MAINTAINERS | 1 + gdb/cli-out.c | 2 +- gdb/compile/compile-loc2c.c | 2 +- gdb/dwarf2/read.c | 32 +++++++--------- gdb/symmisc.c | 6 +-- gdb/utils.c | 93 +-------------------------------------------- gdb/utils.h | 6 +-- 8 files changed, 23 insertions(+), 121 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 11 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_gcc_check_bootstrap/master-arm-check_bootstrap updated (5e428ec62 -> cabad892a)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gcc_check_bootstrap/master-arm-check_bootstrap in repository toolchain/ci/base-artifacts. discards 5e428ec62 0: update: binutils-gcc: 1 new cabad892a 0: update: binutils-gcc: 1 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (5e428ec62) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_gcc_check_bootstrap/mast [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log.xz | Bin 1576 -> 1552 bytes 02-prepare_abe/console.log.xz | Bin 2752 -> 2748 bytes 03-build_abe-binutils/console.log.xz | Bin 52964 -> 51936 bytes 04-build_abe-bootstrap/console.log.xz | Bin 465252 -> 464264 bytes 05-build_abe-dejagnu/console.log.xz | Bin 3824 -> 3804 bytes 06-build_abe-check_bootstrap/console.log.xz | Bin 2488 -> 3844 bytes 07-check_regression/console.log.xz | Bin 4128 -> 4104 bytes 07-check_regression/extra-bisect-params | 2 +- 07-check_regression/fails.sum | 10 +- 07-check_regression/results.compare | 64 +- 07-check_regression/results.compare2 | 166 +- 07-check_regression/results.regressions | 64 +- 08-update_baseline/console.log | 506 ++- 08-update_baseline/extra-bisect-params | 2 +- 08-update_baseline/fails.sum | 10 +- 08-update_baseline/results.compare | 64 +- 08-update_baseline/results.compare2 | 166 +- 08-update_baseline/results.regressions | 64 +- jenkins/manifest.sh | 14 +- sumfiles/g++.log.xz | Bin 2803196 -> 2781344 bytes sumfiles/g++.sum | 160 +- sumfiles/gcc.log.xz | Bin 2425736 -> 2444280 bytes sumfiles/gcc.sum | 4498 ++++++++++++++------------- sumfiles/gfortran.log.xz | Bin 931776 -> 938064 bytes sumfiles/gfortran.sum | 46 +- sumfiles/libatomic.log.xz | Bin 2308 -> 2308 bytes sumfiles/libatomic.sum | 4 +- sumfiles/libgomp.log.xz | Bin 179620 -> 180376 bytes sumfiles/libgomp.sum | 16 +- sumfiles/libitm.log.xz | Bin 2728 -> 2724 bytes sumfiles/libitm.sum | 6 +- sumfiles/libstdc++.log.xz | Bin 467084 -> 467116 bytes sumfiles/libstdc++.sum | 10 +- 33 files changed, 2901 insertions(+), 2971 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 11 months

[binutils-gdb] branch master updated (443279aa9c5 -> 5ab88688f06)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository binutils-gdb. from 443279aa9c5 Automatic date update in version.in new 5ab88688f06 Typo fixes in binutils doc The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: binutils/doc/binutils.texi | 8 ++++---- 1 file changed, 4 insertions(+), 4 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 11 months

[toolchain/ci/qemu] branch linaro-local/ci/tcwg_kernel/llvm-release-arm-stable-allyesconfig updated (29eb5c2c86 -> 2bf40d0841)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-release-arm-stable-allyesconfig in repository toolchain/ci/qemu. from 29eb5c2c86 Merge tag 'for-upstream' of https://gitlab.com/bonzini/qemu [...] adds c35aff184b s390: kvm: adjust diag318 resets to retain data adds 2c092950a4 MAINTAINERS: update email address of Christian Borntraeger adds b2892a2b9d s390x/pci: use a reserved ID for the default PCI group adds df7ce0a94d s390x/pci: don't use hard-coded dma range in reg_ioat adds cb6d6a3e6a s390x/pci: use the passthrough measurement update interval adds ac6aa30ac4 s390x/pci: add supported DT information to clp response adds 9f8e6cad65 gitlab-ci: Speed up the msys2-64bit job by using --without-d [...] adds 48c03a0e13 Merge tag 's390x-2021-12-17' of https://gitlab.com/thuth/qem [...] adds 73944a4bf4 pseries: Update SLOF firmware image adds 2307ddc15b Merge tag 'qemu-slof-20211112' of github.com:aik/qemu into ppc-next adds 83234b8289 hw/ppc/mac.h: Remove MAX_CPUS macro adds c3a824b0cf target/ppc: Fixed call to deferred exception adds 00d3880251 test/tcg/ppc64le: test mtfsf adds 25ee608d79 target/ppc: ppc_store_fpscr doesn't update bits 0 to 28 and 52 adds 5f1470b091 target/ppc: Implement Vector Expand Mask adds 17868d81e0 target/ppc: Implement Vector Extract Mask adds 9193eaa901 target/ppc: Implement Vector Mask Move insns adds ef80a708b5 ivshmem.c: change endianness to LITTLE_ENDIAN adds d04aeb6862 ivshmem-test.c: enable test_ivshmem_server for ppc64 arch adds fa4b5eaaf9 pci-host: Allow extended config space access for PowerNV PHB4 model adds 58c49ef5c4 docs: Minor updates on the powernv documentation. adds ebe6c3fab8 ppc/pnv.c: add a friendly warning when accel=kvm is used adds 3e8f715815 docs/system/ppc/powernv.rst: document KVM support status adds bbfbbff5fc ppc/pnv.c: fix "system-id" FDT when -uuid is set adds 88581cc43b docs: Introducing pseries documentation. adds d483f2b53a docs: rSTify ppc-spapr-hcalls.txt adds d55b123d14 docs: Rename ppc-spapr-hcalls.txt to ppc-spapr-hcalls.rst. adds 9befbe4f62 Link new ppc-spapr-hcalls.rst file to pseries.rst. adds 149a48f6e6 softfloat: Extend float_exception_flags to 16 bits adds ba11446c40 softfloat: Add flag specific to Inf - Inf adds bead3c9b0f softfloat: Add flag specific to Inf * 0 adds 10cc964030 softfloat: Add flags specific to Inf / Inf and 0 / 0 adds f8718aab89 softfloat: Add flag specific to sqrt(-x) adds 81254b02eb softfloat: Add flag specific to convert non-nan to int adds e706d4455b softfloat: Add flag specific to signaling nans adds 941298ecd7 target/ppc: Update float_invalid_op_addsub for new flags adds 4edf55698f target/ppc: Update float_invalid_op_mul for new flags adds c07f82416c target/ppc: Update float_invalid_op_div for new flags adds f2e2504676 target/ppc: Move float_check_status from FPU_FCTI to translate adds 353464ea16 target/ppc: Update float_invalid_cvt for new flags adds fed12f3b2d target/ppc: Fix VXCVI return value adds b891757e44 target/ppc: Remove inline from do_fri adds 6bce077777 target/ppc: Use FloatRoundMode in do_fri adds 1348d20b16 target/ppc: Tidy inexact handling in do_fri adds a496352736 target/ppc: Clean up do_fri adds e4052bb773 target/ppc: Update fmadd for new flags adds ffdaff8e9c target/ppc: Split out do_fmadd adds 2125ac18bf target/ppc: Do not call do_float_check_status from do_fmadd adds 7238e55bd6 target/ppc: Split out do_frsp adds 734cfbd84e target/ppc: Update do_frsp for new flags adds 58c7edef61 target/ppc: Use helper_todouble in do_frsp adds 3d3050cc8d target/ppc: Update sqrt for new flags adds 053e23a694 target/ppc: Update xsrqpi and xsrqpxp to new flags adds 8ea0b1408e target/ppc: Update fre to new flags adds 42636fb923 softfloat: Add float64r32 arithmetic routines adds d04ca895dc target/ppc: Add helpers for fmadds et al adds 41ae890d08 target/ppc: Add helper for fsqrts adds d9e792a1c1 target/ppc: Add helpers for fadds, fsubs, fdivs adds 7f87214e3b target/ppc: Add helper for fmuls adds dedbfda765 target/ppc: Add helper for frsqrtes adds 7d82ea3484 target/ppc: Update fres to new flags and float64r32 adds a1f1c731c6 target/ppc: Use helper_todouble/tosingle in helper_xststdcsp adds 1da666cd8e target/ppc: Disable software TLB for the 7450 family adds b137fb72d7 target/ppc: Disable unused facilities in the e600 CPU adds a09410ed1f target/ppc: Remove the software TLB model of 7450 CPUs adds 6328a3bb4b target/ppc: Fix MPCxxx FPU interrupt address adds fd77f75710 target/ppc: Remove 603e exception model adds 84835acbbf target/ppc: Set 601v exception model id adds c8f49e6b93 target/ppc: remove 401/403 CPUs adds 82f64c2384 ppc/ppc405: Change kernel load address adds 26e8bed611 ppc: Mark the 'taihu' machine as deprecated adds de82dabead ppc: Add trace-events for DCR accesses adds 09960a5be3 ppc/ppc405: Convert printfs to trace-events adds af9e361512 ppc/ppc405: Drop flag parameter in ppc405_set_bootinfo() adds a3e973e1bf ppc/ppc405: Change ppc405ep_init() return value adds f61b99d35e ppc/ppc405: Add some address space definitions adds 9fb100efa1 ppc/ppc405: Remove flash support adds 13d63de59b ppc/ppc405: Rework FW load adds e3931ecab3 ppc/ppc405: Introduce ppc405_set_default_bootinfo() adds 337270b2a5 ppc/ppc405: Fix boot from kernel adds cada9f30d3 ppc/ppc405: Change default PLL values at reset adds e0caa8e64d ppc/ppc405: Fix bi_pci_enetaddr2 field in U-Boot board information adds 6518c0ede9 ppc/ppc405: Add update of bi_procfreq field adds 201fc774e0 target/ppc: Fix xs{max, min}[cj]dp to use VSX registers adds c5df1898a1 target/ppc: Move xs{max,min}[cj]dp to decodetree adds 38d4914c50 target/ppc: fix xscvqpdp register access adds caf6f9b568 target/ppc: move xscvqpdp to decodetree adds 7fc1dc8313 target/ppc: Fix e6500 boot adds 29c4a3363b Revert "target/ppc: Move SPR_DSISR setting to powerpc_excp" adds 8f2e9d4003 target/ppc: introduce PMUEventType and PMU overflow timers adds c2eff582a3 target/ppc: PMU basic cycle count for pseries TCG adds 308b9fad2a target/ppc: PMU: update counters on PMCs r/w adds a6f91249e0 target/ppc: PMU: update counters on MMCR1 write adds 1474ba6d10 target/ppc: enable PMU counter overflow with cycle events adds 46d396bde9 target/ppc: enable PMU instruction count adds 7aeac354a6 target/ppc/power8-pmu.c: add PM_RUN_INST_CMPL (0xFA) event adds 1f26c75191 PPC64/TCG: Implement 'rfebb' instruction adds 2c4d3a501e ppc/pnv: Introduce a "chip" property under PHB3 adds a8fa95c7e6 ppc/pnv: Use the chip class to check the index of PHB3 devices adds 9e59b09ccf ppc/pnv: Drop the "num-phbs" property adds 10841a76eb ppc/pnv: Move mapping of the PHB3 CQ regions under pnv_pbcq_ [...] adds 2ff73dda02 ppc/pnv: Use QOM hierarchy to scan PHB3 devices adds 422fd92e61 ppc/pnv: Introduce a num_pecs class attribute for PHB4 PEC devices adds 12060cbd3f ppc/pnv: Introduce version and device_id class atributes for [...] adds 6f43d2551f ppc/pnv: Introduce a "chip" property under the PHB4 model adds cf0ee6955c ppc/pnv: Introduce a num_stack class attribute adds aa8cc84d88 ppc/pnv: Compute the PHB index from the PHB4 PEC model adds 8da4f8f7b7 ppc/pnv: Remove "system-memory" property from PHB4 PEC adds 13480fc58a ppc/pnv: Move realize of PEC stacks under the PEC model adds 0e6232bc3c ppc/pnv: Use QOM hierarchy to scan PEC PHB4 devices adds 93dc314c92 Merge tag 'pull-ppc-20211217' of https://github.com/legoater [...] adds 57a93f16e8 configure: Symlink binaries using .exe suffix with MinGW adds dc7d6cafce target/i386/kvm: Replace use of __u32 type adds 4455922f7b qemu-keymap: Add license in generated files adds 74fb2f4f4c hw/avr: Realize AVRCPU qdev object using qdev_realize() adds f71d31fa81 hw/virtio/vhost: Fix typo in comment. adds 036ef344b6 docs/block-replication.txt: Fix replication top-id command demo adds 2c674fada7 glib-compat: Introduce g_memdup2() wrapper adds 460056dbe6 tests/qtest: Replace g_memdup() by g_memdup2() adds ce2ff9cccf checkpatch: Do not allow deprecated g_memdup() adds 90978e15bc Merge tag 'trivial-branch-for-7.0-pull-request' of https://g [...] adds ba7c60c203 configure: make $targetos lowercase, use windows instead of MINGW32 adds 65eff01bcf configure: move target detection before CPU detection adds e4da0e39df configure: unify two case statements on $cpu adds d8ff892dc2 configure: unify ppc64 and ppc64le adds 4da270be1c configure: unify x86_64 and x32 adds ffb91f68b1 meson: rename "arch" variable adds 823eb01345 configure, meson: move ARCH to meson.build adds 0f457147f4 configure: remove unnecessary symlinks adds 5dce7b8d8c configure: remove DIRS adds 7a82413dbd meson: reenable test-fdmon-epoll adds ad5439bb53 cpu: remove unnecessary #ifdef CONFIG_TCG adds b20a7ee6f0 meson: add "check" argument to run_command adds 7a3ce79c06 hw/scsi: Fix scsi_bus_init_named() docstring adds 97a2b074d1 hw/scsi/megasas: Fails command if SGL buffer overflows adds 08c34c642d tests/qtest/fuzz-megasas-test: Add test for GitLab issue #521 adds 5a3a2eb3b1 hw/i386/vmmouse: Require 'i8042' property to be set adds 212a33d3b0 Merge tag 'for-upstream' of https://gitlab.com/bonzini/qemu [...] adds 915f77b211 target/riscv: zfh: half-precision load and store adds 00c1899f12 target/riscv: zfh: half-precision computational adds 7b03c8e5b5 target/riscv: zfh: half-precision convert and move adds 11f9c450a6 target/riscv: zfh: half-precision floating-point compare adds 6bc6fc96d1 target/riscv: zfh: half-precision floating-point classify adds 13fb8c7b42 target/riscv: zfh: add Zfh cpu property adds 2d258b428b target/riscv: zfh: implement zfhmin extension adds e523773040 target/riscv: zfh: add Zfhmin cpu property adds 9ec6622db3 target/riscv: drop vector 0.7.1 and add 1.0 support adds 52561f2a80 target/riscv: Use FIELD_EX32() to extract wd field adds 61b4b69d12 target/riscv: rvv-1.0: add mstatus VS field adds c36b2f1a4d target/riscv: rvv-1.0: set mstatus.SD bit if mstatus.VS is dirty adds 89a81e376a target/riscv: rvv-1.0: add sstatus VS field adds 7b07a37c2c target/riscv: rvv-1.0: introduce writable misa.v field adds 8e1ee1fb57 target/riscv: rvv-1.0: add translation-time vector context status adds 9bd291f6e3 target/riscv: rvv-1.0: remove rvv related codes from fcsr registers adds 4594fa5a96 target/riscv: rvv-1.0: add vcsr register adds 2e56505475 target/riscv: rvv-1.0: add vlenb register adds 6bc3dfa96d target/riscv: rvv-1.0: check MSTATUS_VS when accessing vecto [...] adds f9298de514 target/riscv: rvv-1.0: remove MLEN calculations adds 33f1beaf12 target/riscv: rvv-1.0: add fractional LMUL adds 3479a814e4 target/riscv: rvv-1.0: add VMA and VTA adds f31dacd720 target/riscv: rvv-1.0: update check functions adds ff64fc91d1 target/riscv: introduce more imm value modes in translator f [...] adds 9b4a40a786 target/riscv: rvv:1.0: add translation-time nan-box helper function adds 57a2d89a82 target/riscv: rvv-1.0: remove amo operations instructions adds d9b7609a1f target/riscv: rvv-1.0: configure instructions adds 79556fb6fa target/riscv: rvv-1.0: stride load and store instructions adds 08b9d0ed4a target/riscv: rvv-1.0: index load and store instructions adds 83fcd573b1 target/riscv: rvv-1.0: fix address index overflow bug of ind [...] adds d3e5e2ff4f target/riscv: rvv-1.0: fault-only-first unit stride load adds 30206bd842 target/riscv: rvv-1.0: load/store whole register instructions adds 5a9f8e1552 target/riscv: rvv-1.0: update vext_max_elems() for load/store insns adds a689a82b7f target/riscv: rvv-1.0: take fractional LMUL into vector max [...] adds 20f2079acf target/riscv: rvv-1.0: floating-point square-root instruction adds 0676d8e3dc target/riscv: rvv-1.0: floating-point classify instructions adds 0014aa741d target/riscv: rvv-1.0: count population in mask instruction adds d71a24fc82 target/riscv: rvv-1.0: find-first-set mask bit instruction adds 40c1495d69 target/riscv: rvv-1.0: set-X-first mask bit instructions adds ee17eaa120 target/riscv: rvv-1.0: iota instruction adds f4f47e04de target/riscv: rvv-1.0: element index instruction adds 308ee80578 target/riscv: rvv-1.0: allow load element with sign-extended adds 50bfb45b2c target/riscv: rvv-1.0: register gather instructions adds dedc53cbc9 target/riscv: rvv-1.0: integer scalar move instructions adds c4b3e46f00 target/riscv: rvv-1.0: floating-point move instruction adds 5c4eb8fb56 target/riscv: rvv-1.0: floating-point scalar move instructions adds 6b85975e11 target/riscv: rvv-1.0: whole register move instructions adds cd01340e75 target/riscv: rvv-1.0: integer extension instructions adds 8b99a110f7 target/riscv: rvv-1.0: single-width averaging add and subtra [...] adds a75ae09f2a target/riscv: rvv-1.0: single-width bit shift instructions adds bb45485ad1 target/riscv: rvv-1.0: integer add-with-carry/subtract-with-borrow adds 7daa5852bc target/riscv: rvv-1.0: narrowing integer right shift instructions adds f51c3cf1fa target/riscv: rvv-1.0: widening integer multiply-add instructions adds d6be7a3504 target/riscv: rvv-1.0: single-width saturating add and subtr [...] adds 063f8bbca0 target/riscv: rvv-1.0: integer comparison instructions adds e70aa16e5e target/riscv: rvv-1.0: floating-point compare instructions adds 50f6696c0f target/riscv: rvv-1.0: mask-register logical instructions adds 6438ed61de target/riscv: rvv-1.0: slide instructions adds 8500d4ab2e target/riscv: rvv-1.0: floating-point slide instructions adds a70b3a73e7 target/riscv: rvv-1.0: narrowing fixed-point clip instructions adds 08b60eebc4 target/riscv: rvv-1.0: single-width floating-point reduction adds b8dd99f2d1 target/riscv: rvv-1.0: widening floating-point reduction ins [...] adds 74eb7834bc target/riscv: rvv-1.0: single-width scaling shift instructions adds a12c812d19 target/riscv: rvv-1.0: remove widening saturating scaled mul [...] adds e29c5cefd8 target/riscv: rvv-1.0: remove vmford.vv and vmford.vf adds c3536f2f55 target/riscv: rvv-1.0: remove integer extract instruction adds 49c5611a97 target/riscv: rvv-1.0: floating-point min/max instructions adds 986c895de1 target/riscv: introduce floating-point rounding mode enum adds 900da87ab9 target/riscv: rvv-1.0: floating-point/integer type-convert i [...] adds 3ce4c09df7 target/riscv: rvv-1.0: widening floating-point/integer type-convert adds 75804f7131 target/riscv: add "set round to odd" rounding mode helper function adds ff679b58e3 target/riscv: rvv-1.0: narrowing floating-point/integer type [...] adds 8a4b52575a target/riscv: rvv-1.0: relax RV_VLEN_MAX to 1024-bits adds f714361ed7 target/riscv: rvv-1.0: implement vstart CSR adds d6c4d3f2a6 target/riscv: rvv-1.0: trigger illegal instruction exception [...] adds 719d3561b2 target/riscv: gdb: support vector registers for rv64 & rv32 adds e848a1e563 target/riscv: rvv-1.0: floating-point reciprocal square-root [...] adds 55c35407c3 target/riscv: rvv-1.0: floating-point reciprocal estimate in [...] adds 6b5c8eb3e7 target/riscv: rvv-1.0: rename r2_zimm to r2_zimm11 adds 34a2c2d81a target/riscv: rvv-1.0: add vsetivli instruction adds 5c89e9c096 target/riscv: rvv-1.0: add evl parameter to vext_ldst_us() adds 26086aea0d target/riscv: rvv-1.0: add vector unit-stride mask load/store insns adds 9c0d2559de target/riscv: rvv-1.0: rename vmandnot.mm and vmornot.mm to [...] adds 45ca2ca6bd target/riscv: rvv-1.0: update opivv_vadc_check() comment adds cc13aa3614 target/riscv: rvv-1.0: Add ELEN checks for widening and narr [...] adds a7cad953fa riscv: Set 5.4 as minimum kernel version for riscv32 adds 0643c12e4b target/riscv: Enable bitmanip Zb[abcs] instructions adds 7e322a7f23 hw/riscv: Use load address rather than entry point for fw_dy [...] adds c7d773ae49 Merge tag 'pull-riscv-to-apply-20211220-1' of github.com:ali [...] adds b9d2af3c62 linux-user: Untabify all safe-syscall.inc.S adds a3310c0397 linux-user: Move syscall error detection into safe_syscall_base adds 4542adef5b linux-user/host/mips: Add safe-syscall.inc.S adds 95c021dac8 linux-user/host/sparc64: Add safe-syscall.inc.S adds 0a7e01904d linux-user: Remove HAVE_SAFE_SYSCALL and hostdep.h adds af254a2792 linux-user: Rename TARGET_ERESTARTSYS to QEMU_ERESTARTSYS adds ea8ee3ee93 bsd-user: Rename TARGET_ERESTARTSYS to QEMU_ERESTARTSYS adds 57a0c9384c linux-user: Rename TARGET_QEMU_ESIGRETURN to QEMU_ESIGRETURN adds 5da4063f64 linux-user: Create special-errno.h adds 2ac16d01e3 bsd-user: Create special-errno.h adds bbf15aaf7c common-user: Move safe-syscall.* from linux-user adds 5bfd125ec8 common-user: Adjust system call return on FreeBSD adds ff9c1e5500 linux-user: Move thunk.c from top-level adds 4d06bb4e03 meson: Move linux_user_ss to linux-user/ adds 3363615a65 meson: Move bsd_user_ss to bsd-user/ adds 2bf40d0841 Merge tag 'pull-user-20211220' of https://gitlab.com/rth7680 [...] No new revisions were added by this update. Summary of changes: .gitlab-ci.d/windows.yml | 2 +- .mailmap | 1 + MAINTAINERS | 9 +- bsd-user/errno_defs.h | 6 +- bsd-user/meson.build | 6 + bsd-user/special-errno.h | 24 + common-user/host/aarch64/safe-syscall.inc.S | 88 + common-user/host/arm/safe-syscall.inc.S | 108 + common-user/host/i386/safe-syscall.inc.S | 126 + common-user/host/mips/safe-syscall.inc.S | 148 + common-user/host/ppc64/safe-syscall.inc.S | 94 + common-user/host/riscv/safe-syscall.inc.S | 79 + common-user/host/s390x/safe-syscall.inc.S | 98 + common-user/host/sparc64/safe-syscall.inc.S | 89 + .../host/x86_64/safe-syscall.inc.S | 42 +- common-user/meson.build | 6 + common-user/safe-syscall-error.c | 25 + {linux-user => common-user}/safe-syscall.S | 5 +- configure | 255 +- cpu.c | 5 - docs/about/deprecated.rst | 9 + docs/block-replication.txt | 2 +- docs/meson.build | 6 +- docs/specs/ppc-spapr-hcalls.rst | 100 + docs/specs/ppc-spapr-hcalls.txt | 78 - docs/system/ppc/powernv.rst | 68 +- docs/system/ppc/pseries.rst | 226 ++ fpu/softfloat-parts.c.inc | 57 +- fpu/softfloat-specialize.c.inc | 12 +- fpu/softfloat.c | 114 +- hw/avr/atmega.c | 2 +- hw/i386/vmmouse.c | 4 + hw/misc/ivshmem.c | 2 +- hw/pci-host/pnv_phb3.c | 3 +- hw/pci-host/pnv_phb3_pbcq.c | 11 + hw/pci-host/pnv_phb4.c | 1 + hw/pci-host/pnv_phb4_pec.c | 75 +- hw/ppc/mac.h | 3 - hw/ppc/mac_newworld.c | 3 +- hw/ppc/mac_oldworld.c | 3 +- hw/ppc/pnv.c | 177 +- hw/ppc/ppc.c | 2 + hw/ppc/ppc405.h | 14 +- hw/ppc/ppc405_boards.c | 245 +- hw/ppc/ppc405_uc.c | 225 +- hw/ppc/spapr_cpu_core.c | 1 + hw/ppc/trace-events | 23 + hw/riscv/boot.c | 13 +- hw/s390x/s390-pci-bus.c | 1 + hw/s390x/s390-pci-inst.c | 15 +- hw/s390x/s390-pci-vfio.c | 1 + hw/scsi/megasas.c | 1 + hw/virtio/vhost.c | 2 +- include/exec/cpu-all.h | 2 - include/fpu/softfloat-types.h | 23 +- include/fpu/softfloat.h | 14 +- include/glib-compat.h | 37 + include/hw/pci-host/pnv_phb3.h | 3 + include/hw/pci-host/pnv_phb4.h | 5 + include/hw/ppc/pnv.h | 2 + include/hw/s390x/s390-pci-bus.h | 3 +- include/hw/s390x/s390-pci-clp.h | 3 +- include/hw/scsi/scsi.h | 2 +- {linux-user => include/user}/safe-syscall.h | 37 +- linux-user/aarch64/cpu_loop.c | 4 +- linux-user/aarch64/signal.c | 4 +- linux-user/alpha/cpu_loop.c | 4 +- linux-user/alpha/signal.c | 8 +- linux-user/arm/cpu_loop.c | 4 +- linux-user/arm/signal.c | 8 +- linux-user/cpu_loop-common.h | 1 + linux-user/cris/cpu_loop.c | 4 +- linux-user/cris/signal.c | 4 +- linux-user/generic/target_errno_defs.h | 17 - linux-user/hexagon/cpu_loop.c | 4 +- linux-user/hexagon/signal.c | 2 +- linux-user/host/aarch64/hostdep.h | 18 - linux-user/host/aarch64/safe-syscall.inc.S | 75 - linux-user/host/arm/hostdep.h | 18 - linux-user/host/arm/safe-syscall.inc.S | 90 - linux-user/host/i386/hostdep.h | 18 - linux-user/host/i386/safe-syscall.inc.S | 100 - linux-user/host/ia64/hostdep.h | 15 - linux-user/host/mips/hostdep.h | 15 - linux-user/host/ppc/hostdep.h | 15 - linux-user/host/ppc64/hostdep.h | 18 - linux-user/host/ppc64/safe-syscall.inc.S | 96 - linux-user/host/riscv/hostdep.h | 14 - linux-user/host/riscv/safe-syscall.inc.S | 77 - linux-user/host/s390/hostdep.h | 15 - linux-user/host/s390x/hostdep.h | 18 - linux-user/host/s390x/safe-syscall.inc.S | 90 - linux-user/host/sparc/hostdep.h | 15 - linux-user/host/sparc64/hostdep.h | 15 - linux-user/host/x32/hostdep.h | 15 - linux-user/host/x86_64/hostdep.h | 18 - linux-user/hppa/cpu_loop.c | 4 +- linux-user/hppa/signal.c | 4 +- linux-user/i386/cpu_loop.c | 12 +- linux-user/i386/signal.c | 8 +- linux-user/m68k/cpu_loop.c | 4 +- linux-user/m68k/signal.c | 8 +- linux-user/meson.build | 9 +- linux-user/microblaze/cpu_loop.c | 4 +- linux-user/microblaze/signal.c | 4 +- linux-user/mips/cpu_loop.c | 4 +- linux-user/mips/signal.c | 8 +- linux-user/openrisc/cpu_loop.c | 4 +- linux-user/ppc/cpu_loop.c | 4 +- linux-user/ppc/signal.c | 10 +- linux-user/riscv/cpu_loop.c | 4 +- linux-user/riscv/signal.c | 2 +- linux-user/riscv/target_syscall.h | 3 +- linux-user/s390x/cpu_loop.c | 4 +- linux-user/s390x/signal.c | 8 +- linux-user/sh4/cpu_loop.c | 4 +- linux-user/sh4/signal.c | 8 +- linux-user/signal-common.h | 4 +- linux-user/signal.c | 10 +- linux-user/sparc/cpu_loop.c | 2 +- linux-user/sparc/signal.c | 8 +- linux-user/special-errno.h | 32 + linux-user/syscall.c | 21 +- thunk.c => linux-user/thunk.c | 0 linux-user/user-internals.h | 1 - linux-user/xtensa/cpu_loop.c | 4 +- linux-user/xtensa/signal.c | 4 +- meson.build | 60 +- pc-bios/README | 2 +- pc-bios/meson.build | 2 +- pc-bios/slof.bin | Bin 991744 -> 991920 bytes qemu-keymap.c | 1 + roms/SLOF | 2 +- scripts/checkpatch.pl | 5 + target/i386/kvm/kvm.c | 2 +- target/ppc/cpu-models.c | 34 - target/ppc/cpu-models.h | 19 - target/ppc/cpu-qom.h | 12 +- target/ppc/cpu.c | 2 +- target/ppc/cpu.h | 63 +- target/ppc/cpu_init.c | 658 +--- target/ppc/excp_helper.c | 95 +- target/ppc/fpu_helper.c | 593 ++-- target/ppc/helper.h | 29 +- target/ppc/helper_regs.c | 7 + target/ppc/insn32.decode | 54 +- target/ppc/meson.build | 1 + target/ppc/mmu_common.c | 60 +- target/ppc/mmu_helper.c | 32 - target/ppc/power8-pmu-regs.c.inc | 69 +- target/ppc/power8-pmu.c | 350 ++ target/ppc/power8-pmu.h | 26 + target/ppc/spr_tcg.h | 5 + target/ppc/translate.c | 104 +- target/ppc/translate/branch-impl.c.inc | 33 + target/ppc/translate/fp-impl.c.inc | 53 +- target/ppc/translate/vmx-impl.c.inc | 231 ++ target/ppc/translate/vsx-impl.c.inc | 55 +- target/ppc/translate/vsx-ops.c.inc | 5 - target/riscv/cpu.c | 28 +- target/riscv/cpu.h | 63 +- target/riscv/cpu_bits.h | 10 + target/riscv/cpu_helper.c | 39 +- target/riscv/csr.c | 63 +- target/riscv/fpu_helper.c | 197 +- target/riscv/gdbstub.c | 184 + target/riscv/helper.h | 464 ++- target/riscv/insn32.decode | 332 +- target/riscv/insn_trans/trans_rvv.c.inc | 2429 ++++++++----- target/riscv/insn_trans/trans_rvzfh.c.inc | 537 +++ target/riscv/internals.h | 40 +- target/riscv/translate.c | 93 +- target/riscv/vector_helper.c | 3601 ++++++++++---------- target/s390x/cpu.h | 4 +- target/s390x/kvm/kvm.c | 4 + tests/qtest/fuzz-megasas-test.c | 30 + tests/qtest/ivshmem-test.c | 5 +- tests/qtest/libqos/ahci.c | 6 +- tests/qtest/libqos/qgraph.c | 2 +- tests/tcg/configure.sh | 4 +- tests/tcg/ppc64/Makefile.target | 1 + tests/tcg/ppc64le/Makefile.target | 1 + tests/tcg/ppc64le/mtfsf.c | 61 + tests/unit/meson.build | 2 +- 184 files changed, 8859 insertions(+), 5876 deletions(-) create mode 100644 bsd-user/special-errno.h create mode 100644 common-user/host/aarch64/safe-syscall.inc.S create mode 100644 common-user/host/arm/safe-syscall.inc.S create mode 100644 common-user/host/i386/safe-syscall.inc.S create mode 100644 common-user/host/mips/safe-syscall.inc.S create mode 100644 common-user/host/ppc64/safe-syscall.inc.S create mode 100644 common-user/host/riscv/safe-syscall.inc.S create mode 100644 common-user/host/s390x/safe-syscall.inc.S create mode 100644 common-user/host/sparc64/safe-syscall.inc.S rename {linux-user => common-user}/host/x86_64/safe-syscall.inc.S (81%) create mode 100644 common-user/meson.build create mode 100644 common-user/safe-syscall-error.c rename {linux-user => common-user}/safe-syscall.S (91%) create mode 100644 docs/specs/ppc-spapr-hcalls.rst delete mode 100644 docs/specs/ppc-spapr-hcalls.txt rename {linux-user => include/user}/safe-syscall.h (83%) delete mode 100644 linux-user/host/aarch64/hostdep.h delete mode 100644 linux-user/host/aarch64/safe-syscall.inc.S delete mode 100644 linux-user/host/arm/hostdep.h delete mode 100644 linux-user/host/arm/safe-syscall.inc.S delete mode 100644 linux-user/host/i386/hostdep.h delete mode 100644 linux-user/host/i386/safe-syscall.inc.S delete mode 100644 linux-user/host/ia64/hostdep.h delete mode 100644 linux-user/host/mips/hostdep.h delete mode 100644 linux-user/host/ppc/hostdep.h delete mode 100644 linux-user/host/ppc64/hostdep.h delete mode 100644 linux-user/host/ppc64/safe-syscall.inc.S delete mode 100644 linux-user/host/riscv/hostdep.h delete mode 100644 linux-user/host/riscv/safe-syscall.inc.S delete mode 100644 linux-user/host/s390/hostdep.h delete mode 100644 linux-user/host/s390x/hostdep.h delete mode 100644 linux-user/host/s390x/safe-syscall.inc.S delete mode 100644 linux-user/host/sparc/hostdep.h delete mode 100644 linux-user/host/sparc64/hostdep.h delete mode 100644 linux-user/host/x32/hostdep.h delete mode 100644 linux-user/host/x86_64/hostdep.h create mode 100644 linux-user/special-errno.h rename thunk.c => linux-user/thunk.c (100%) create mode 100644 target/ppc/power8-pmu.c create mode 100644 target/ppc/power8-pmu.h create mode 100644 target/ppc/translate/branch-impl.c.inc create mode 100644 target/riscv/insn_trans/trans_rvzfh.c.inc create mode 100644 tests/tcg/ppc64le/mtfsf.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 11 months

[toolchain/ci/linux] branch linaro-local/ci/tcwg_kernel/llvm-release-arm-stable-allyesconfig updated (3c47e8b60621 -> 6e94a3c18397)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-release-arm-stable-allyesconfig in repository toolchain/ci/linux. from 3c47e8b60621 Merge v5.15.9 adds d89e4211b517 nfc: fix segfault in nfc_genl_dump_devices_done adds c0d44c58afdd hwmon: (corsair-psu) fix plain integer used as NULL pointer adds acb53e47db1f RDMA: Fix use-after-free in rxe_queue_cleanup adds e3bc4d4b50ca RDMA/mlx5: Fix releasing unallocated memory in dereg MR flow adds 0c7b48887c34 mtd: rawnand: Fix nand_erase_op delay adds c6aa8873468c mtd: rawnand: Fix nand_choose_best_timings() on unsupporte [...] adds d17a8d12a6da inet: use #ifdef CONFIG_SOCK_RX_QUEUE_MAPPING consistently adds 439250c09785 dt-bindings: media: nxp,imx7-mipi-csi2: Drop bad if/then schema adds 134151c3b11d clk: qcom: sm6125-gcc: Swap ops of ice and apps on sdcc1 adds cff728217a2b perf bpf_skel: Do not use typedef to avoid error on old clang adds 1ac287b7b615 netfs: Fix lockdep warning from taking sb_writers whilst h [...] adds 11eebcf63e98 RDMA/irdma: Fix a user-after-free in add_pble_prm adds b260dfed222b RDMA/irdma: Fix a potential memory allocation issue in 'ir [...] adds 918e62519834 RDMA/irdma: Report correct WC errors adds 76db15314582 RDMA/irdma: Don't arm the CQ more than two times if no CE [...] adds 569670a02e21 ice: fix FDIR init missing when reset VF adds 304aa6a73189 vmxnet3: fix minimum vectors alloc issue adds 9cbb957441ed i2c: virtio: fix completion handling adds f6db3d98f876 drm/msm: Fix null ptr access msm_ioctl_gem_submit() adds d2db21103d84 drm/msm/a6xx: Fix uinitialized use of gpu_scid adds dc6c1eddfc74 drm/msm/dsi: set default num_data_lanes adds 906f7797a38f drm/msm/dp: Avoid unpowered AUX xfers that caused crashes adds 2b12c89527ae KVM: arm64: Save PSTATE early on exit adds 0700eab4df5b s390/test_unwind: use raw opcode instead of invalid instruction adds 8605743472c5 Revert "tty: serial: fsl_lpuart: drop earlycon entry for i [...] adds 095a04e0b320 net/mlx4_en: Update reported link modes for 1/10G adds ced9b762f2d6 loop: Use pr_warn_once() for loop_control_remove() warning adds 5eceb6a60a53 ALSA: hda: Add Intel DG2 PCI ID and HDMI codec vid adds f66f84309623 ALSA: hda/hdmi: fix HDA codec entry table order for ADL-P adds a5a0cc7c7b84 parisc/agp: Annotate parisc agp init functions with __init adds 2d5ba2f40e73 i2c: rk3x: Handle a spurious start completion interrupt flag adds 4c986072a8c9 net: netlink: af_netlink: Prevent empty skb by adding a ch [...] adds 796ddc81437b drm/amdgpu: cancel the correct hrtimer on exit adds 62477b3a86d6 drm/amdgpu: check atomic flag to differeniate with legacy path adds 00a3f7fb7ae3 drm/amd/display: Fix for the no Audio bug with Tiled Displays adds d9e63f180fc8 drm/amdkfd: fix double free mem structure adds c21cff0ea6b2 drm/amd/display: add connector type check for CRC source set adds 43b145f3a20a drm/amdkfd: process_info lock not needed for svm adds 9985d29c4755 tracing: Fix a kmemleak false positive in tracing_map adds 18fc0ba9b10e staging: most: dim2: use device release method adds 5b4a8fbe4b0b fuse: make sure reclaim doesn't write the inode adds dbcda209899a perf inject: Fix itrace space allowed for new attributes adds 57dcae4a8b93 Linux 5.15.10 adds 6e94a3c18397 Merge v5.15.10 No new revisions were added by this update. Summary of changes: .../bindings/media/nxp,imx7-mipi-csi2.yaml | 14 +----- Makefile | 2 +- arch/arm64/kvm/hyp/include/hyp/switch.h | 6 +++ arch/arm64/kvm/hyp/include/hyp/sysreg-sr.h | 7 ++- arch/s390/lib/test_unwind.c | 5 +- drivers/block/loop.c | 2 +- drivers/char/agp/parisc-agp.c | 6 +-- drivers/clk/qcom/gcc-sm6125.c | 4 +- drivers/gpu/drm/amd/amdgpu/amdgpu_amdkfd_gpuvm.c | 8 ++-- drivers/gpu/drm/amd/amdgpu/amdgpu_device.c | 4 +- drivers/gpu/drm/amd/amdgpu/amdgpu_vkms.c | 4 +- drivers/gpu/drm/amd/amdkfd/kfd_svm.c | 9 ---- .../gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_crc.c | 8 ++++ drivers/gpu/drm/amd/display/dc/core/dc_resource.c | 4 ++ drivers/gpu/drm/msm/adreno/a6xx_gpu.c | 18 +++---- drivers/gpu/drm/msm/dp/dp_aux.c | 17 +++++++ drivers/gpu/drm/msm/dsi/dsi_host.c | 2 + drivers/gpu/drm/msm/msm_gem_submit.c | 1 + drivers/hwmon/corsair-psu.c | 2 +- drivers/i2c/busses/i2c-rk3x.c | 4 +- drivers/i2c/busses/i2c-virtio.c | 32 +++++-------- drivers/infiniband/hw/irdma/hw.c | 7 ++- drivers/infiniband/hw/irdma/main.h | 1 + drivers/infiniband/hw/irdma/pble.c | 8 ++-- drivers/infiniband/hw/irdma/pble.h | 1 - drivers/infiniband/hw/irdma/utils.c | 24 +++++++--- drivers/infiniband/hw/irdma/verbs.c | 23 +++++++-- drivers/infiniband/hw/irdma/verbs.h | 2 + drivers/infiniband/hw/mlx5/mlx5_ib.h | 6 +-- drivers/infiniband/hw/mlx5/mr.c | 26 +++++----- drivers/infiniband/sw/rxe/rxe_qp.c | 1 + drivers/mtd/nand/raw/nand_base.c | 6 +-- drivers/net/ethernet/intel/ice/ice_virtchnl_pf.c | 2 + drivers/net/ethernet/mellanox/mlx4/en_ethtool.c | 6 +-- drivers/net/vmxnet3/vmxnet3_drv.c | 13 ++--- drivers/staging/most/dim2/dim2.c | 55 ++++++++++++---------- drivers/tty/serial/fsl_lpuart.c | 1 + fs/fuse/dir.c | 8 ++++ fs/fuse/file.c | 15 ++++++ fs/fuse/fuse_i.h | 1 + fs/fuse/inode.c | 3 ++ fs/netfs/read_helper.c | 15 ++---- kernel/trace/tracing_map.c | 3 ++ net/ipv4/inet_connection_sock.c | 2 +- net/netlink/af_netlink.c | 5 ++ net/nfc/netlink.c | 6 ++- sound/pci/hda/hda_intel.c | 12 ++++- sound/pci/hda/patch_hdmi.c | 3 +- tools/perf/builtin-inject.c | 2 +- tools/perf/util/bpf_skel/bperf.h | 14 ------ tools/perf/util/bpf_skel/bperf_follower.bpf.c | 16 +++++-- tools/perf/util/bpf_skel/bperf_leader.bpf.c | 16 +++++-- 52 files changed, 283 insertions(+), 179 deletions(-) delete mode 100644 tools/perf/util/bpf_skel/bperf.h -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 11 months

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-release-arm-stable-allyesconfig updated (9fb79e6940b2 -> c1b51f098751)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-release-arm-stable-allyesconfig in repository toolchain/ci/llvm-project. from 9fb79e6940b2 [PowerPC] Handle base load with reservation mnemonic adds c446ac46746e [Passes] Fix relative lookup table converter pass adds d96358a28193 [compiler-rt] Increase kDlsymAllocPoolSize to fix test failures adds d4a57c84834c workflows: Update workaround for lldb on Mac OS adds cd4ebb2918ae [LazyCallGraph] Skip blockaddresses adds 578e500fe5ba [Sparc] Create an error when `__builtin_longjmp` is used new c1b51f098751 [msan] Disabled test failing on new GLIBC The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: .github/workflows/lldb-tests.yml | 4 +- clang/lib/Basic/Targets/Sparc.h | 3 - clang/test/Sema/builtin-longjmp.c | 2 +- compiler-rt/lib/asan/asan_malloc_linux.cpp | 2 +- compiler-rt/test/lit.common.cfg.py | 2 +- compiler-rt/test/msan/preinit_array.cpp | 3 + llvm/include/llvm/Analysis/LazyCallGraph.h | 24 +------ .../Transforms/Utils/RelLookupTableConverter.cpp | 4 ++ llvm/test/Analysis/LazyCallGraph/blockaddress.ll | 28 ++++++++ .../IPConstantProp/dangling-block-address.ll | 58 ++++++---------- llvm/test/Transforms/Attributor/liveness.ll | 12 ++-- .../X86/relative_lookup_table.ll | 80 ++++++++++++++++++++++ llvm/unittests/Analysis/LazyCallGraphTest.cpp | 3 +- 13 files changed, 153 insertions(+), 72 deletions(-) create mode 100644 llvm/test/Analysis/LazyCallGraph/blockaddress.ll -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 11 months

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_kernel/llvm-release-arm-stable-allyesconfig updated (a2fbc5eec7 -> 6e67642edc)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-release-arm-stable-allyesconfig in repository toolchain/ci/binutils-gdb. from a2fbc5eec7 Automatic date update in version.in adds 25a297446c Automatic date update in version.in adds 446864d6d6 Automatic date update in version.in adds 72a45cec0f Automatic date update in version.in new 6e67642edc Automatic date update in version.in The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: bfd/version.h | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 11 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-release-arm-stable-allyesconfig updated (dfc1a6a5d -> 34cbf0361)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-release-arm-stable-allyesconfig in repository toolchain/ci/base-artifacts. discards dfc1a6a5d 2: update: binutils-llvm-linux-qemu: 19900 new 34cbf0361 2: update: binutils-llvm-linux-qemu: 19900 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (dfc1a6a5d) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-release-arm- [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log.xz | Bin 1608 -> 1816 bytes 02-prepare_abe/console.log.xz | Bin 2768 -> 2784 bytes 03-build_abe-binutils/console.log.xz | Bin 41452 -> 42012 bytes 04-build_llvm/console.log.xz | Bin 57444 -> 59400 bytes 05-build_abe-qemu/console.log.xz | Bin 30332 -> 30072 bytes 06-build_linux/console.log.xz | Bin 5204 -> 5256 bytes 08-check_regression/console.log.xz | Bin 476 -> 476 bytes 09-update_baseline/console.log | 16 ++++++++-------- jenkins/manifest.sh | 22 +++++++++++----------- 9 files changed, 19 insertions(+), 19 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 11 months

Jump to page:

2025

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

Tcwg-commits December 2021