December 2021 - Tcwg-commits - lists.linaro.org

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_gcc_bootstrap/master-arm-bootstrap updated (7d01da81b80 -> 43dadcf3e7b)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gcc_bootstrap/master-arm-bootstrap in repository toolchain/ci/gcc. from 7d01da81b80 Daily bump. adds 9a4a29eaf23 Darwin: Define OBJECT_FORMAT_MACHO. adds 8381075ff3f Darwin: Check for that flag-reorder-and-partition. adds 19bf83a9a06 Darwin: Update rules for handling alignment of globals. adds 43dadcf3e7b Darwin: Amend a comment to be more inclusive [NFC]. No new revisions were added by this update. Summary of changes: gcc/config.gcc | 14 ++++++++++++++ gcc/config/darwin.c | 24 +++++++++++++++++------- gcc/config/darwin.h | 11 ++++++----- gcc/testsuite/gcc.dg/attr-aligned.c | 8 ++++++-- gcc/testsuite/gcc.dg/darwin-aligned-globals.c | 24 ++++++++++++++++++++++++ gcc/testsuite/gcc.dg/darwin-comm-1.c | 5 +++++ gcc/testsuite/gcc.target/i386/pr89261.c | 3 ++- 7 files changed, 74 insertions(+), 15 deletions(-) create mode 100644 gcc/testsuite/gcc.dg/darwin-aligned-globals.c create mode 100644 gcc/testsuite/gcc.dg/darwin-comm-1.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

1
0
0 0

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_gcc_bootstrap/master-arm-bootstrap updated (791d98399 -> 54b9d38e8)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gcc_bootstrap/master-arm-bootstrap in repository toolchain/ci/base-artifacts. discards 791d98399 0: update: binutils-gcc: 2 new 54b9d38e8 0: update: binutils-gcc: 2 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (791d98399) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_gcc_bootstrap/master-arm [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log.xz | Bin 1648 -> 1488 bytes 02-prepare_abe/console.log.xz | Bin 2748 -> 2728 bytes 04-build_abe-binutils/console.log.xz | Bin 52712 -> 52512 bytes 05-build_abe-bootstrap/console.log.xz | Bin 468776 -> 460932 bytes 06-check_regression/console.log.xz | Bin 420 -> 416 bytes 07-update_baseline/console.log | 16 ++++++++-------- jenkins/manifest.sh | 8 ++++---- 7 files changed, 12 insertions(+), 12 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

1
0
0 0

[toolchain/ci/qemu] branch linaro-local/ci/tcwg_kernel/gnu-release-arm-mainline-defconfig updated (212a33d3b0 -> 89f3bfa326)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-arm-mainline-defconfig in repository toolchain/ci/qemu. from 212a33d3b0 Merge tag 'for-upstream' of https://gitlab.com/bonzini/qemu [...] adds 915f77b211 target/riscv: zfh: half-precision load and store adds 00c1899f12 target/riscv: zfh: half-precision computational adds 7b03c8e5b5 target/riscv: zfh: half-precision convert and move adds 11f9c450a6 target/riscv: zfh: half-precision floating-point compare adds 6bc6fc96d1 target/riscv: zfh: half-precision floating-point classify adds 13fb8c7b42 target/riscv: zfh: add Zfh cpu property adds 2d258b428b target/riscv: zfh: implement zfhmin extension adds e523773040 target/riscv: zfh: add Zfhmin cpu property adds 9ec6622db3 target/riscv: drop vector 0.7.1 and add 1.0 support adds 52561f2a80 target/riscv: Use FIELD_EX32() to extract wd field adds 61b4b69d12 target/riscv: rvv-1.0: add mstatus VS field adds c36b2f1a4d target/riscv: rvv-1.0: set mstatus.SD bit if mstatus.VS is dirty adds 89a81e376a target/riscv: rvv-1.0: add sstatus VS field adds 7b07a37c2c target/riscv: rvv-1.0: introduce writable misa.v field adds 8e1ee1fb57 target/riscv: rvv-1.0: add translation-time vector context status adds 9bd291f6e3 target/riscv: rvv-1.0: remove rvv related codes from fcsr registers adds 4594fa5a96 target/riscv: rvv-1.0: add vcsr register adds 2e56505475 target/riscv: rvv-1.0: add vlenb register adds 6bc3dfa96d target/riscv: rvv-1.0: check MSTATUS_VS when accessing vecto [...] adds f9298de514 target/riscv: rvv-1.0: remove MLEN calculations adds 33f1beaf12 target/riscv: rvv-1.0: add fractional LMUL adds 3479a814e4 target/riscv: rvv-1.0: add VMA and VTA adds f31dacd720 target/riscv: rvv-1.0: update check functions adds ff64fc91d1 target/riscv: introduce more imm value modes in translator f [...] adds 9b4a40a786 target/riscv: rvv:1.0: add translation-time nan-box helper function adds 57a2d89a82 target/riscv: rvv-1.0: remove amo operations instructions adds d9b7609a1f target/riscv: rvv-1.0: configure instructions adds 79556fb6fa target/riscv: rvv-1.0: stride load and store instructions adds 08b9d0ed4a target/riscv: rvv-1.0: index load and store instructions adds 83fcd573b1 target/riscv: rvv-1.0: fix address index overflow bug of ind [...] adds d3e5e2ff4f target/riscv: rvv-1.0: fault-only-first unit stride load adds 30206bd842 target/riscv: rvv-1.0: load/store whole register instructions adds 5a9f8e1552 target/riscv: rvv-1.0: update vext_max_elems() for load/store insns adds a689a82b7f target/riscv: rvv-1.0: take fractional LMUL into vector max [...] adds 20f2079acf target/riscv: rvv-1.0: floating-point square-root instruction adds 0676d8e3dc target/riscv: rvv-1.0: floating-point classify instructions adds 0014aa741d target/riscv: rvv-1.0: count population in mask instruction adds d71a24fc82 target/riscv: rvv-1.0: find-first-set mask bit instruction adds 40c1495d69 target/riscv: rvv-1.0: set-X-first mask bit instructions adds ee17eaa120 target/riscv: rvv-1.0: iota instruction adds f4f47e04de target/riscv: rvv-1.0: element index instruction adds 308ee80578 target/riscv: rvv-1.0: allow load element with sign-extended adds 50bfb45b2c target/riscv: rvv-1.0: register gather instructions adds dedc53cbc9 target/riscv: rvv-1.0: integer scalar move instructions adds c4b3e46f00 target/riscv: rvv-1.0: floating-point move instruction adds 5c4eb8fb56 target/riscv: rvv-1.0: floating-point scalar move instructions adds 6b85975e11 target/riscv: rvv-1.0: whole register move instructions adds cd01340e75 target/riscv: rvv-1.0: integer extension instructions adds 8b99a110f7 target/riscv: rvv-1.0: single-width averaging add and subtra [...] adds a75ae09f2a target/riscv: rvv-1.0: single-width bit shift instructions adds bb45485ad1 target/riscv: rvv-1.0: integer add-with-carry/subtract-with-borrow adds 7daa5852bc target/riscv: rvv-1.0: narrowing integer right shift instructions adds f51c3cf1fa target/riscv: rvv-1.0: widening integer multiply-add instructions adds d6be7a3504 target/riscv: rvv-1.0: single-width saturating add and subtr [...] adds 063f8bbca0 target/riscv: rvv-1.0: integer comparison instructions adds e70aa16e5e target/riscv: rvv-1.0: floating-point compare instructions adds 50f6696c0f target/riscv: rvv-1.0: mask-register logical instructions adds 6438ed61de target/riscv: rvv-1.0: slide instructions adds 8500d4ab2e target/riscv: rvv-1.0: floating-point slide instructions adds a70b3a73e7 target/riscv: rvv-1.0: narrowing fixed-point clip instructions adds 08b60eebc4 target/riscv: rvv-1.0: single-width floating-point reduction adds b8dd99f2d1 target/riscv: rvv-1.0: widening floating-point reduction ins [...] adds 74eb7834bc target/riscv: rvv-1.0: single-width scaling shift instructions adds a12c812d19 target/riscv: rvv-1.0: remove widening saturating scaled mul [...] adds e29c5cefd8 target/riscv: rvv-1.0: remove vmford.vv and vmford.vf adds c3536f2f55 target/riscv: rvv-1.0: remove integer extract instruction adds 49c5611a97 target/riscv: rvv-1.0: floating-point min/max instructions adds 986c895de1 target/riscv: introduce floating-point rounding mode enum adds 900da87ab9 target/riscv: rvv-1.0: floating-point/integer type-convert i [...] adds 3ce4c09df7 target/riscv: rvv-1.0: widening floating-point/integer type-convert adds 75804f7131 target/riscv: add "set round to odd" rounding mode helper function adds ff679b58e3 target/riscv: rvv-1.0: narrowing floating-point/integer type [...] adds 8a4b52575a target/riscv: rvv-1.0: relax RV_VLEN_MAX to 1024-bits adds f714361ed7 target/riscv: rvv-1.0: implement vstart CSR adds d6c4d3f2a6 target/riscv: rvv-1.0: trigger illegal instruction exception [...] adds 719d3561b2 target/riscv: gdb: support vector registers for rv64 & rv32 adds e848a1e563 target/riscv: rvv-1.0: floating-point reciprocal square-root [...] adds 55c35407c3 target/riscv: rvv-1.0: floating-point reciprocal estimate in [...] adds 6b5c8eb3e7 target/riscv: rvv-1.0: rename r2_zimm to r2_zimm11 adds 34a2c2d81a target/riscv: rvv-1.0: add vsetivli instruction adds 5c89e9c096 target/riscv: rvv-1.0: add evl parameter to vext_ldst_us() adds 26086aea0d target/riscv: rvv-1.0: add vector unit-stride mask load/store insns adds 9c0d2559de target/riscv: rvv-1.0: rename vmandnot.mm and vmornot.mm to [...] adds 45ca2ca6bd target/riscv: rvv-1.0: update opivv_vadc_check() comment adds cc13aa3614 target/riscv: rvv-1.0: Add ELEN checks for widening and narr [...] adds a7cad953fa riscv: Set 5.4 as minimum kernel version for riscv32 adds 0643c12e4b target/riscv: Enable bitmanip Zb[abcs] instructions adds 7e322a7f23 hw/riscv: Use load address rather than entry point for fw_dy [...] adds c7d773ae49 Merge tag 'pull-riscv-to-apply-20211220-1' of github.com:ali [...] adds b9d2af3c62 linux-user: Untabify all safe-syscall.inc.S adds a3310c0397 linux-user: Move syscall error detection into safe_syscall_base adds 4542adef5b linux-user/host/mips: Add safe-syscall.inc.S adds 95c021dac8 linux-user/host/sparc64: Add safe-syscall.inc.S adds 0a7e01904d linux-user: Remove HAVE_SAFE_SYSCALL and hostdep.h adds af254a2792 linux-user: Rename TARGET_ERESTARTSYS to QEMU_ERESTARTSYS adds ea8ee3ee93 bsd-user: Rename TARGET_ERESTARTSYS to QEMU_ERESTARTSYS adds 57a0c9384c linux-user: Rename TARGET_QEMU_ESIGRETURN to QEMU_ESIGRETURN adds 5da4063f64 linux-user: Create special-errno.h adds 2ac16d01e3 bsd-user: Create special-errno.h adds bbf15aaf7c common-user: Move safe-syscall.* from linux-user adds 5bfd125ec8 common-user: Adjust system call return on FreeBSD adds ff9c1e5500 linux-user: Move thunk.c from top-level adds 4d06bb4e03 meson: Move linux_user_ss to linux-user/ adds 3363615a65 meson: Move bsd_user_ss to bsd-user/ adds 2bf40d0841 Merge tag 'pull-user-20211220' of https://gitlab.com/rth7680 [...] adds ddece46576 ui/vdagent: add CHECK_SPICE_PROTOCOL_VERSION adds 5912745288 ui/vdagent: replace #if 0 with protocol version check adds 1b17f1e9f9 ui: generalize clipboard notifier adds 835f69f4e6 ui/vdagent: add serial capability support adds 349504e5a1 ui/clipboard: add qemu_clipboard_check_serial() adds 505dbf9b99 ui/clipboard: add a clipboard reset serial event adds 8f5f1ea0c0 hw/display: report an error if virgl initialization failed adds 46e4609e33 virtio-gpu: use VIRTIO_GPU_RESOURCE_FLAG_Y_0_TOP adds ca19ef5299 ui: do not delay further remote resize adds 4f41814991 ui: factor out qemu_console_set_display_gl_ctx() adds ac32b2fff1 ui: associate GL context outside of display listener registration adds a4ddc31417 ui: make gl_block use a counter adds a9b1e471e1 ui: add a gl-unblock warning timer adds f6413cbfd0 ui: simplify gl unblock & flush adds 7cc712e986 ui: dispatch GL events to all listeners adds 5e79d516e8 ui: split the GL context in a different object adds f6ef71bded ui: move qemu_spice_fill_device_address to ui/util.c adds ebced09185 console: save current scanout details adds 20f19713ef scripts: teach modinfo to skip non-C sources adds 2668dc7b5d docs/sphinx: add sphinx modules to include D-Bus documentation adds 61534882e7 backends: move dbus-vmstate1.xml to backends/ adds d2f25776ca docs: move D-Bus VMState documentation to source XML adds ef20c5ba08 docs: add dbus-display documentation adds d83acfd013 build-sys: set glib dependency version adds 142ca628a7 ui: add a D-Bus display backend adds 99997823bb ui/dbus: add p2p=on/off option adds 2c7294d72c tests/qtests: add qtest_qmp_add_client() adds b4dd5b6a60 tests: start dbus-display-test adds 739362d420 audio: add "dbus" audio backend adds ff1a5810f6 ui/dbus: add clipboard interface adds 1b87751fb1 chardev: teach socket to accept no addresses adds fa670c808a chardev: make socket derivable adds 4085b87ff0 option: add g_auto for QemuOpts adds 3e301c8d7e ui/dbus: add chardev backend & interface adds 7f767ca35e ui/dbus: register D-Bus VC handler adds 89f4df9595 MAINTAINERS: update D-Bus section adds 5316e12bb2 Merge tag 'dbus-pull-request' of https://gitlab.com/marcandr [...] adds e788cd2972 elf: Add machine type value for LoongArch adds afa33258f3 MAINTAINERS: Add tcg/loongarch64 entry with myself as maintainer adds 6cb14e4de2 tcg/loongarch64: Add the tcg-target.h file adds 71bb0283f5 tcg/loongarch64: Add generated instruction opcodes and encod [...] adds 1bcfbf03df tcg/loongarch64: Add register names, allocation order and in [...] adds ba0cdd8040 tcg/loongarch64: Define the operand constraints adds bf8c1c8140 tcg/loongarch64: Implement necessary relocation operations adds fae2361dc9 tcg/loongarch64: Implement the memory barrier op adds dacc51720d tcg/loongarch64: Implement tcg_out_mov and tcg_out_movi adds e3b15766b9 tcg/loongarch64: Implement goto_ptr adds 6be08fcfc3 tcg/loongarch64: Implement sign-/zero-extension ops adds 97b2fafbf7 tcg/loongarch64: Implement not/and/or/xor/nor/andc/orc ops adds 7257809f62 tcg/loongarch64: Implement deposit/extract ops adds 4ab2aff0db tcg/loongarch64: Implement bswap{16,32,64} ops adds fde6930160 tcg/loongarch64: Implement clz/ctz ops adds a164010b05 tcg/loongarch64: Implement shl/shr/sar/rotl/rotr ops adds 39f54ce5c4 tcg/loongarch64: Implement add/sub ops adds ff13c19689 tcg/loongarch64: Implement mul/mulsh/muluh/div/divu/rem/remu ops adds 94505c02f4 tcg/loongarch64: Implement br/brcond ops adds 9ee775cf29 tcg/loongarch64: Implement setcond ops adds a26d99d72f tcg/loongarch64: Implement tcg_out_call adds 251ebcd812 tcg/loongarch64: Implement simple load/store ops adds d3a1727c19 tcg/loongarch64: Add softmmu load/store helpers, implement q [...] adds 697a598059 tcg/loongarch64: Implement tcg_target_qemu_prologue adds 30d420e4d3 tcg/loongarch64: Implement exit_tb/goto_tb adds 8df89cf0ae tcg/loongarch64: Implement tcg_target_init adds a9ae47486a tcg/loongarch64: Register the JIT adds 6016b7b46e common-user: Add safe syscall handling for loongarch64 hosts adds ad812c3bd6 linux-user: Implement CPU-specific signal handler for loonga [...] adds dfcf900ba6 configure, meson.build: Mark support for loongarch64 hosts adds 8c5f94cd41 Merge tag 'pull-loong-20211221-2' of https://gitlab.com/rth7 [...] adds 1b529d908d failover: Silence warning messages during qtest adds 046da5ef57 tests/qtest/boot-serial-test: Silence the warning about depr [...] adds 31fb263c29 tests/qtest: Make the filter tests independent from a specific NIC adds 487cf3f2b2 MAINTAINERS: Update COLO Proxy section adds ad9e129b01 tests/qtest: Add a function that checks whether a device is [...] adds 9cbd66028b tests/qtest: Improve endianness-test to work with missing ma [...] adds 95c0b77018 tests/qtest/cdrom-test: Check whether devices are available [...] adds d6a3dd7418 tests/qtest/boot-order-test: Check whether machines are available adds e63ed64c6d tests/qtest/virtio-net-failover: Use g_file_open_tmp() to cr [...] adds 8d29feca83 Merge tag 'pull-request-2021-12-22' of https://gitlab.com/th [...] adds 02dd48f859 iotests/testrunner.py: add doc string for run_test() adds 1f257b70d1 iotests/testrunner.py: move updating last_elapsed to run_tests adds 722f87df25 iotests: check: multiprocessing support adds 6f016a2f79 Merge tag 'pull-block-2021-12-22' of https://gitlab.com/hrei [...] adds be16b8bf9f nbd: allow reconnect on open, with corresponding new options adds 169b9a94ed nbd/client-connection: nbd_co_establish_connection(): return [...] adds 9e14491af4 nbd/client-connection: improve error message of cancelled attempt adds c34ec5137d iotests.py: add qemu_tool_popen() adds 94a781f220 iotests.py: add and use qemu_io_wrap_args() adds 75c90eeeaf iotests.py: add qemu_io_popen() adds ab7f7e67a7 iotests: add nbd-reconnect-on-open test adds 1bd88c4542 Merge tag 'pull-nbd-2021-12-22-v2' of https://src.openvz.org [...] adds 3d2f73ef75 build: use "meson test" as the test harness adds f18155a207 Merge tag 'for-upstream-mtest' of https://gitlab.com/bonzini [...] adds 05bfd4db08 target/hppa: Fix deposit assert from trans_shrpw_imm adds 89f3bfa326 Merge tag 'pull-pa-20211223' of https://gitlab.com/rth7680/q [...] No new revisions were added by this update. Summary of changes: MAINTAINERS | 19 +- Makefile | 3 +- audio/audio.c | 1 + audio/audio_int.h | 7 + audio/audio_template.h | 2 + audio/dbusaudio.c | 654 ++++ audio/meson.build | 6 + audio/trace-events | 5 + backends/dbus-vmstate1.xml | 52 + block/nbd.c | 45 +- bsd-user/errno_defs.h | 6 +- bsd-user/meson.build | 6 + bsd-user/special-errno.h | 24 + chardev/char-socket.c | 72 +- common-user/host/aarch64/safe-syscall.inc.S | 88 + common-user/host/arm/safe-syscall.inc.S | 108 + common-user/host/i386/safe-syscall.inc.S | 126 + common-user/host/loongarch64/safe-syscall.inc.S | 90 + common-user/host/mips/safe-syscall.inc.S | 148 + common-user/host/ppc64/safe-syscall.inc.S | 94 + common-user/host/riscv/safe-syscall.inc.S | 79 + common-user/host/s390x/safe-syscall.inc.S | 98 + common-user/host/sparc64/safe-syscall.inc.S | 89 + .../host/x86_64/safe-syscall.inc.S | 42 +- common-user/meson.build | 6 + common-user/safe-syscall-error.c | 25 + {linux-user => common-user}/safe-syscall.S | 5 +- configure | 6 + docs/conf.py | 8 + docs/interop/dbus-display.rst | 31 + docs/interop/dbus-vmstate.rst | 52 +- docs/interop/dbus.rst | 2 + docs/interop/index.rst | 1 + docs/sphinx/dbusdoc.py | 166 + docs/sphinx/dbusdomain.py | 406 +++ docs/sphinx/dbusparser.py | 373 ++ docs/sphinx/fakedbusdoc.py | 25 + hw/display/qxl.c | 7 +- hw/display/vhost-user-gpu.c | 2 +- hw/display/virtio-gpu-base.c | 5 +- hw/display/virtio-gpu-virgl.c | 3 +- hw/display/virtio-vga.c | 11 - hw/net/virtio-net.c | 7 +- hw/riscv/boot.c | 13 +- include/chardev/char-socket.h | 86 + include/elf.h | 2 + include/qemu/cutils.h | 5 + include/qemu/dbus.h | 24 + include/qemu/option.h | 2 + include/ui/clipboard.h | 55 +- include/ui/console.h | 70 +- include/ui/dbus-display.h | 17 + include/ui/dbus-module.h | 11 + include/ui/egl-context.h | 6 +- include/ui/gtk.h | 11 +- include/ui/sdl2.h | 7 +- include/ui/spice-display.h | 5 +- {linux-user => include/user}/safe-syscall.h | 37 +- linux-user/aarch64/cpu_loop.c | 4 +- linux-user/aarch64/signal.c | 4 +- linux-user/alpha/cpu_loop.c | 4 +- linux-user/alpha/signal.c | 8 +- linux-user/arm/cpu_loop.c | 4 +- linux-user/arm/signal.c | 8 +- linux-user/cpu_loop-common.h | 1 + linux-user/cris/cpu_loop.c | 4 +- linux-user/cris/signal.c | 4 +- linux-user/generic/target_errno_defs.h | 17 - linux-user/hexagon/cpu_loop.c | 4 +- linux-user/hexagon/signal.c | 2 +- linux-user/host/aarch64/hostdep.h | 18 - linux-user/host/aarch64/safe-syscall.inc.S | 75 - linux-user/host/arm/hostdep.h | 18 - linux-user/host/arm/safe-syscall.inc.S | 90 - linux-user/host/i386/hostdep.h | 18 - linux-user/host/i386/safe-syscall.inc.S | 100 - linux-user/host/ia64/hostdep.h | 15 - linux-user/host/loongarch64/host-signal.h | 87 + linux-user/host/mips/hostdep.h | 15 - linux-user/host/ppc/hostdep.h | 15 - linux-user/host/ppc64/hostdep.h | 18 - linux-user/host/ppc64/safe-syscall.inc.S | 96 - linux-user/host/riscv/hostdep.h | 14 - linux-user/host/riscv/safe-syscall.inc.S | 77 - linux-user/host/s390/hostdep.h | 15 - linux-user/host/s390x/hostdep.h | 18 - linux-user/host/s390x/safe-syscall.inc.S | 90 - linux-user/host/sparc/hostdep.h | 15 - linux-user/host/sparc64/hostdep.h | 15 - linux-user/host/x32/hostdep.h | 15 - linux-user/host/x86_64/hostdep.h | 18 - linux-user/hppa/cpu_loop.c | 4 +- linux-user/hppa/signal.c | 4 +- linux-user/i386/cpu_loop.c | 12 +- linux-user/i386/signal.c | 8 +- linux-user/m68k/cpu_loop.c | 4 +- linux-user/m68k/signal.c | 8 +- linux-user/meson.build | 9 +- linux-user/microblaze/cpu_loop.c | 4 +- linux-user/microblaze/signal.c | 4 +- linux-user/mips/cpu_loop.c | 4 +- linux-user/mips/signal.c | 8 +- linux-user/openrisc/cpu_loop.c | 4 +- linux-user/ppc/cpu_loop.c | 4 +- linux-user/ppc/signal.c | 10 +- linux-user/riscv/cpu_loop.c | 4 +- linux-user/riscv/signal.c | 2 +- linux-user/riscv/target_syscall.h | 3 +- linux-user/s390x/cpu_loop.c | 4 +- linux-user/s390x/signal.c | 8 +- linux-user/sh4/cpu_loop.c | 4 +- linux-user/sh4/signal.c | 8 +- linux-user/signal-common.h | 4 +- linux-user/signal.c | 10 +- linux-user/sparc/cpu_loop.c | 2 +- linux-user/sparc/signal.c | 8 +- linux-user/special-errno.h | 32 + linux-user/syscall.c | 21 +- thunk.c => linux-user/thunk.c | 0 linux-user/user-internals.h | 1 - linux-user/xtensa/cpu_loop.c | 4 +- linux-user/xtensa/signal.c | 4 +- meson.build | 50 +- meson_options.txt | 2 + migration/migration.c | 4 +- monitor/qmp-cmds.c | 13 + nbd/client-connection.c | 57 +- qapi/audio.json | 3 +- qapi/block-core.json | 9 +- qapi/char.json | 27 + qapi/misc.json | 4 +- qapi/ui.json | 34 +- qemu-options.hx | 20 + scripts/meson-buildoptions.sh | 3 + scripts/modinfo-collect.py | 3 + scripts/mtest2make.py | 112 +- scripts/tap-driver.pl | 379 -- scripts/tap-merge.pl | 111 - target/hppa/translate.c | 19 +- target/riscv/cpu.c | 28 +- target/riscv/cpu.h | 63 +- target/riscv/cpu_bits.h | 10 + target/riscv/cpu_helper.c | 39 +- target/riscv/csr.c | 63 +- target/riscv/fpu_helper.c | 197 +- target/riscv/gdbstub.c | 184 + target/riscv/helper.h | 464 ++- target/riscv/insn32.decode | 332 +- target/riscv/insn_trans/trans_rvv.c.inc | 2429 ++++++++----- target/riscv/insn_trans/trans_rvzfh.c.inc | 537 +++ target/riscv/internals.h | 40 +- target/riscv/translate.c | 93 +- target/riscv/vector_helper.c | 3601 ++++++++++---------- tcg/loongarch64/tcg-insn-defs.c.inc | 979 ++++++ tcg/loongarch64/tcg-target-con-set.h | 31 + tcg/loongarch64/tcg-target-con-str.h | 28 + tcg/loongarch64/tcg-target.c.inc | 1677 +++++++++ tcg/loongarch64/tcg-target.h | 180 + tests/fp/meson.build | 2 +- tests/qemu-iotests/check | 4 +- tests/qemu-iotests/iotests.py | 37 +- tests/qemu-iotests/testrunner.py | 86 +- tests/qemu-iotests/tests/nbd-reconnect-on-open | 71 + tests/qemu-iotests/tests/nbd-reconnect-on-open.out | 11 + tests/qtest/boot-order-test.c | 5 + tests/qtest/boot-serial-test.c | 10 +- tests/qtest/cdrom-test.c | 60 +- tests/qtest/dbus-display-test.c | 257 ++ tests/qtest/dbus-vmstate1.xml | 12 - tests/qtest/endianness-test.c | 5 +- tests/qtest/libqos/libqtest.h | 18 + tests/qtest/libqtest.c | 63 + tests/qtest/meson.build | 50 +- tests/qtest/test-filter-mirror.c | 10 +- tests/qtest/test-filter-redirector.c | 20 +- tests/qtest/test-netfilter.c | 8 +- tests/qtest/virtio-net-failover.c | 8 +- ui/clipboard.c | 34 +- ui/cocoa.m | 22 +- ui/console.c | 305 +- ui/dbus-chardev.c | 296 ++ ui/dbus-clipboard.c | 457 +++ ui/dbus-console.c | 497 +++ ui/dbus-display1.xml | 761 +++++ ui/dbus-error.c | 48 + ui/dbus-listener.c | 486 +++ ui/dbus-module.c | 35 + ui/dbus.c | 482 +++ ui/dbus.h | 144 + ui/egl-context.c | 6 +- ui/egl-headless.c | 20 +- ui/gtk-clipboard.c | 23 +- ui/gtk-egl.c | 12 +- ui/gtk-gl-area.c | 10 +- ui/gtk.c | 28 +- ui/meson.build | 28 + ui/sdl2-gl.c | 12 +- ui/sdl2.c | 16 +- ui/spice-core.c | 50 - ui/spice-display.c | 27 +- ui/trace-events | 15 + ui/util.c | 75 + ui/vdagent.c | 94 +- ui/vnc-clipboard.c | 23 +- ui/vnc.c | 4 +- 205 files changed, 15928 insertions(+), 5112 deletions(-) create mode 100644 audio/dbusaudio.c create mode 100644 backends/dbus-vmstate1.xml create mode 100644 bsd-user/special-errno.h create mode 100644 common-user/host/aarch64/safe-syscall.inc.S create mode 100644 common-user/host/arm/safe-syscall.inc.S create mode 100644 common-user/host/i386/safe-syscall.inc.S create mode 100644 common-user/host/loongarch64/safe-syscall.inc.S create mode 100644 common-user/host/mips/safe-syscall.inc.S create mode 100644 common-user/host/ppc64/safe-syscall.inc.S create mode 100644 common-user/host/riscv/safe-syscall.inc.S create mode 100644 common-user/host/s390x/safe-syscall.inc.S create mode 100644 common-user/host/sparc64/safe-syscall.inc.S rename {linux-user => common-user}/host/x86_64/safe-syscall.inc.S (81%) create mode 100644 common-user/meson.build create mode 100644 common-user/safe-syscall-error.c rename {linux-user => common-user}/safe-syscall.S (91%) create mode 100644 docs/interop/dbus-display.rst create mode 100644 docs/sphinx/dbusdoc.py create mode 100644 docs/sphinx/dbusdomain.py create mode 100644 docs/sphinx/dbusparser.py create mode 100644 docs/sphinx/fakedbusdoc.py create mode 100644 include/chardev/char-socket.h create mode 100644 include/ui/dbus-display.h create mode 100644 include/ui/dbus-module.h rename {linux-user => include/user}/safe-syscall.h (83%) delete mode 100644 linux-user/host/aarch64/hostdep.h delete mode 100644 linux-user/host/aarch64/safe-syscall.inc.S delete mode 100644 linux-user/host/arm/hostdep.h delete mode 100644 linux-user/host/arm/safe-syscall.inc.S delete mode 100644 linux-user/host/i386/hostdep.h delete mode 100644 linux-user/host/i386/safe-syscall.inc.S delete mode 100644 linux-user/host/ia64/hostdep.h create mode 100644 linux-user/host/loongarch64/host-signal.h delete mode 100644 linux-user/host/mips/hostdep.h delete mode 100644 linux-user/host/ppc/hostdep.h delete mode 100644 linux-user/host/ppc64/hostdep.h delete mode 100644 linux-user/host/ppc64/safe-syscall.inc.S delete mode 100644 linux-user/host/riscv/hostdep.h delete mode 100644 linux-user/host/riscv/safe-syscall.inc.S delete mode 100644 linux-user/host/s390/hostdep.h delete mode 100644 linux-user/host/s390x/hostdep.h delete mode 100644 linux-user/host/s390x/safe-syscall.inc.S delete mode 100644 linux-user/host/sparc/hostdep.h delete mode 100644 linux-user/host/sparc64/hostdep.h delete mode 100644 linux-user/host/x32/hostdep.h delete mode 100644 linux-user/host/x86_64/hostdep.h create mode 100644 linux-user/special-errno.h rename thunk.c => linux-user/thunk.c (100%) delete mode 100755 scripts/tap-driver.pl delete mode 100755 scripts/tap-merge.pl create mode 100644 target/riscv/insn_trans/trans_rvzfh.c.inc create mode 100644 tcg/loongarch64/tcg-insn-defs.c.inc create mode 100644 tcg/loongarch64/tcg-target-con-set.h create mode 100644 tcg/loongarch64/tcg-target-con-str.h create mode 100644 tcg/loongarch64/tcg-target.c.inc create mode 100644 tcg/loongarch64/tcg-target.h create mode 100755 tests/qemu-iotests/tests/nbd-reconnect-on-open create mode 100644 tests/qemu-iotests/tests/nbd-reconnect-on-open.out create mode 100644 tests/qtest/dbus-display-test.c delete mode 100644 tests/qtest/dbus-vmstate1.xml create mode 100644 ui/dbus-chardev.c create mode 100644 ui/dbus-clipboard.c create mode 100644 ui/dbus-console.c create mode 100644 ui/dbus-display1.xml create mode 100644 ui/dbus-error.c create mode 100644 ui/dbus-listener.c create mode 100644 ui/dbus-module.c create mode 100644 ui/dbus.c create mode 100644 ui/dbus.h create mode 100644 ui/util.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

1
0
0 0

[toolchain/ci/linux] branch linaro-local/ci/tcwg_kernel/gnu-release-arm-mainline-defconfig updated (a7904a538933 -> 7a29b11da965)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-arm-mainline-defconfig in repository toolchain/ci/linux. from a7904a538933 Linux 5.16-rc6 adds 0fd08a34e8e3 xen/blkfront: harden blkfront against event channel storms adds b27d47950e48 xen/netfront: harden netfront against event channel storms adds fe415186b43d xen/console: harden hvc_xen against event channel storms adds 6032046ec4b7 xen/netback: fix rx queue stall detection adds be81992f9086 xen/netback: don't queue unlimited number of packages adds 59b3f9448833 Merge branch 'xsa' of git://git.kernel.org/pub/scm/linux/k [...] adds 85223d609c99 regulator: dt-bindings: samsung,s5m8767: add missing op_mo [...] adds 3856c1b39835 Merge tag 'regulator-fix-v5.16-rc6' of git://git.kernel.or [...] adds db6689b643d8 spi: change clk_disable_unprepare to clk_unprepare adds 86085fe79e3c Merge tag 'spi-fix-v5.16-rc6' of git://git.kernel.org/pub/ [...] adds 4ad8181426df RDMA/hns: Fix RNR retransmission issue for HIP08 adds bee90911e013 IB/qib: Fix memory leak in qib_user_sdma_queue_pkts() adds 12d3bbdd6bd2 RDMA/hns: Replace kfree() with kvfree() adds 6e0567b73052 Merge tag 'for-linus' of git://git.kernel.org/pub/scm/linu [...] adds 93a2207c254c HID: holtek: fix mouse probing adds 13251ce1dd9b HID: potential dereference of null pointer adds 1c3e979bf3e2 Merge branch 'for-linus' of git://git.kernel.org/pub/scm/l [...] adds 53b1119a6e50 NFSD: Fix READDIR buffer overflow adds 5dbdc4c565e3 Merge tag 'nfsd-5.16-3' of git://git.kernel.org/pub/scm/li [...] adds 9fb12fe5b93b KVM: x86: remove PMU FIXED_CTR3 from msrs_to_save_all adds 3a0f64de479c KVM: x86/mmu: Don't advance iterator after restart due to [...] adds c5063551bfca KVM: x86: Always set kvm_run->if_flag adds 577e022b7b41 selftests: KVM: Fix non-x86 compiling adds a80dfc025924 KVM: VMX: Always clear vmx->fail on emulation_required adds cd0e615c49e5 KVM: nVMX: Synthesize TRIPLE_FAULT for L2 if emulation is [...] adds 0ff29701ffad KVM: VMX: Fix stale docs for kvm-intel.emulate_invalid_gue [...] adds ab1ef34416a6 KVM: selftests: Add test to verify TRIPLE_FAULT on invalid [...] adds fdba608f15e2 KVM: VMX: Wake vCPU when delivering posted IRQ even if vCP [...] adds ca0ea8a60b40 Merge tag 'for-linus' of git://git.kernel.org/pub/scm/virt [...] adds 544e737dea5a PM: sleep: Fix error handling in dpm_prepare() adds 2f47a9a4dfa3 Merge tag 'pm-5.16-rc7' of git://git.kernel.org/pub/scm/li [...] adds 27750a315aba crypto: qat - do not handle PFVF sources for qat_4xxx adds e19e22634519 Merge branch 'linus' of git://git.kernel.org/pub/scm/linux [...] adds 04e57a2d952b tomoyo: Check exceeded quota early in tomoyo_domain_quota_ [...] adds f702e1107601 tomoyo: use hwight16() in tomoyo_domain_quota_is_ok() adds c9ea870c6e33 Merge tag 'tomoyo-pr-20211222' of git://git.osdn.net/gitro [...] adds 34f35f8f14bc ipmi: ssif: initialize ssif_info->client early adds 2b5160b12091 ipmi: bail out if init_srcu_struct fails adds 75d70d76cb7b ipmi: fix initialization when workqueue allocation fails adds ffb76a86f809 ipmi: Fix UAF when uninstall ipmi_si and ipmi_msghandler module adds 074004058094 Merge tag 'for-linus-5.16-3' of git://github.com/cminyard/ [...] adds 484730e5862f parisc: Clear stale IIR value on instruction access rights trap adds 8f66fce0f465 parisc: Correct completer in lws start adds d3a5a68cff47 parisc: Fix mask used to select futex spinlock adds aacb2016063d parisc: remove ARCH_DEFCONFIG adds 3f066e882bf1 Merge tag 'for-5.16/parisc-7' of git://git.kernel.org/pub/ [...] adds d7f55471db27 memblock: fix memblock_phys_alloc() section mismatch error adds bc491fb12513 Merge tag 'fixes-2021-12-22' of git://git.kernel.org/pub/s [...] adds dfd0743f1d9e tee: handle lookup of shm with reference count 0 adds 18549bf4b21c tee: optee: Fix incorrect page free bug adds 6add87fdae9b optee: Suppress false positive kmemleak report in optee_ha [...] adds a6a476878ea9 Merge tag 'fixes-for-v5.16' of https://git.linaro.org/peop [...] adds 08d2061ff9c5 arm64: dts: allwinner: orangepi-zero-plus: fix PHY mode adds 2ac2f089de4f Merge tag 'sunxi-fixes-for-5.16-1' of git://git.kernel.org [...] adds 017a716e7b0e bus: sunxi-rsb: Fix shutdown adds 8d674d09972a Merge tag 'sunxi-drivers-for-5.17-1' of git://git.kernel.o [...] adds 39e660687ac0 ARM: dts: imx6qdl-wandboard: Fix Ethernet support adds 849e087ba68a arm64: dts: lx2160a: fix scl-gpios property name adds 7ad8b2fcb850 Merge tag 'imx-fixes-5.16-3' of git://git.kernel.org/pub/s [...] adds c8cc50a98e4f Merge tag 'arm-fixes-5.16-4' of git://git.kernel.org/pub/s [...] adds 4fc7261dbab1 mmc: sdhci-tegra: Fix switch to HS400ES mode adds 66c915d09b94 mmc: core: Disable card detect during shutdown adds f89b548ca66b mmc: meson-mx-sdhc: Set MANUAL_STOP for multi-block SDIO commands adds ff31ee0a0f47 mmc: mmci: stm32: clear DLYB_CR after sending tuning command adds 0d81b5faa234 Merge tag 'mmc-v5.16-rc5' of git://git.kernel.org/pub/scm/ [...] adds 9a5875f14b0e gpio: dln2: Fix interrupts when replugging the device adds 3e4d9a485029 gpio: virtio: remove timeout adds 3bf6f013980a Merge tag 'gpio-fixes-for-v5.16-rc7' of git://git.kernel.o [...] adds 2dee54b289fb ALSA: drivers: opl3: Fix incorrect use of vp->state adds c01c1db1dc63 ALSA: jack: Check the return value of kstrdup() adds d296a74b7b59 ALSA: hda/realtek: Amp init fixup for HP ZBook 15 G6 adds aa72394667e5 ALSA: hda/realtek: Add new alc285-hp-amp-init model adds f7ac570d0f02 ALSA: hda/realtek: fix mute/micmute LEDs for a HP ProBook adds cd57eb3c403c ASoC: SOF: Intel: pci-tgl: add ADL-N support adds de7dd9092cd3 ASoC: SOF: Intel: pci-tgl: add new ADL-P variant adds d341b427c3c3 ASoC: tegra: Add DAPM switches for headphones and mic jack adds db635ba4fadf ASoC: tegra: Restore headphones jack name on Nyan Big adds 8deb34a90f06 ASoC: rt5682: fix the wrong jack type detected adds 80d5be1a057e ASoC: tas2770: Fix setting of high sample rates adds 1bcd326631dc ASoC: meson: aiu: fifo: Add missing dma_coerce_mask_and_co [...] adds ee907afb0c39 ASoC: meson: aiu: Move AIU_I2S_MISC hold setting to aiu-fifo-i2s adds 065807d758e2 Merge tag 'asoc-fix-v5.16-rc6' of https://git.kernel.org/p [...] adds b6fd77472dea ALSA: hda/hdmi: Disable silent stream on GLK adds 385f287f9853 ALSA: hda: intel-sdw-acpi: harden detection of controller adds 78ea40efb48e ALSA: hda: intel-sdw-acpi: go through HDAS ACPI at max depth of 2 adds 39a8fc4971a0 ALSA: rawmidi - fix the uninitalized user_pversion adds edca7cc4b0ac ALSA: hda/realtek: Fix quirk for Clevo NJ51CU adds 996a18eb796a Merge tag 'sound-5.16-rc7' of git://git.kernel.org/pub/scm [...] adds b62e3317b68d net: fix typo in a comment adds 0f7d9b31ce7a netfilter: nf_tables: fix use-after-free in nft_set_catcha [...] adds ebb966d3bdfe netfilter: fix regression in looped (broad|multi)cast's MA [...] adds 76f12e632a15 netfilter: ctnetlink: remove expired entries first adds 8ca4090fec02 Merge git://git.kernel.org/pub/scm/linux/kernel/git/pablo/nf adds ec624fe740b4 net/sched: Extend qdisc control block with tc control block adds 384959586616 net/sched: flow_dissector: Fix matching on zone id for inv [...] adds 635d448a1cce net: openvswitch: Fix matching zone id for invalid conns a [...] adds 14193d57c814 Merge branch 'net-sched-fix-ct-zone-matching-for-invalid-c [...] adds 1488fc204568 net: lantiq_xrx200: increase buffer reservation adds f845fe5819ef Revert "tipc: use consistent GFP flags" adds 8b681bd7c301 net: marvell: prestera: fix incorrect return of port_find adds 2efc2256febf net: marvell: prestera: fix incorrect structure access adds 158b515f703e tun: avoid double free in tun_free_netdev adds afe8a3ba85ec ice: xsk: return xsk buffers back to pool when cleaning the ring adds 617f3e1b588c ice: xsk: allocate separate memory for XDP SW ring adds 0708b6facb4d ice: remove dead store on XSK hotpath adds 8b51a13c37c2 ice: xsk: do not clear status_error0 for ntu + nb_buffs de [...] adds 8bea15ab7485 ice: xsk: allow empty Rx descriptors on XSK ZC data path adds dcbaf72aa423 ice: xsk: fix cleaned_count setting adds aa3cc8a9e400 Merge branch '100GbE' of git://git.kernel.org/pub/scm/linu [...] adds b2f37aead1b8 hamradio: improve the incomplete fix to avoid NPD adds 1ade48d0c27d ax25: NPD bug when detaching AX25 device adds 60ec7fcfe768 qlcnic: potential dereference null pointer of rx_queue->page_ring adds 87a270625a89 mac80211: fix locking in ieee80211_start_ap error path adds 662f11d55ffd docs: networking: dpaa2: Fix DPNI header adds 75a2f3152009 phonet/pep: refuse to enable an unbound pipe adds 8f905c0e7354 inet: fully convert sk->sk_rx_dst to RCU rules adds a9725e1d3962 docs: networking: replace skb_hwtstamp_tx with skb_tstamp_tx adds 7e5cced9ca84 net: accept UFOv6 packages in virtio_net_hdr_to_skb adds 1ed1d5921139 net: skip virtio_net_hdr_set_proto if protocol already set adds 1f06f7d97f74 gve: Correct order of processing device options adds ac8c58f5b535 igb: fix deadlock caused by taking RTNL in RPM resume path adds 1c15b05baea7 bonding: fix ad_actor_system option setting to default adds db6d6afe382d fjes: Check for error irq adds cb93b3e11d40 drivers: net: smc911x: Check for error irq adds 99d7fbb5cedf net: ks8851: Check for error irq adds bdf1b5c3884f sfc: Check null pointer of rx_queue->page_ring adds 9b8bdd1eb589 sfc: falcon: Check null pointer of rx_queue->page_ring adds 8035b1a2a37a asix: fix uninit-value in asix_mdio_read() adds d1652b70d07c asix: fix wrong return value in asix_check_host_enable() adds 9695b7de5b47 veth: ensure skb entering GRO are not cloned. adds ae2778a64724 net: dsa: tag_ocelot: use traffic class to map priority on [...] adds eccffcf4657a net: stmmac: ptp: fix potentially overflowing expression adds d95a56207c07 net: bridge: fix ioctl old_deviceless bridge argument adds 45bf944e6703 r8152: fix the force speed doesn't work for RTL8156 adds b24edca30953 r8152: sync ocp base adds 65fd0c33ebe7 Merge branch 'r8152-fix-bugs' adds 391e5975c020 net: stmmac: dwmac-visconti: Fix value of ETHER_CLK_SEL_FR [...] adds 76657eaef4a7 Merge tag 'net-5.16-rc7' of git://git.kernel.org/pub/scm/l [...] adds 59ec71575ab4 ucounts: Fix rlimit max values check adds 7fe2bc1b6465 Merge branch 'ucount-rlimit-fixes-for-v5.16' of git://git. [...] adds 7b9762a5e883 io_uring: zero iocb->ki_pos for stream file types adds a026fa540431 Merge tag 'io_uring-5.16-2021-12-23' of git://git.kernel.d [...] adds 3b8e19a0aa39 drm/mediatek: hdmi: Perform NULL pointer check for mtk_hdmi_conf adds ae95af975528 Merge tag 'mediatek-drm-fixes-5.16' of https://git.kernel. [...] adds 64d16aca3d4f drm/i915/guc: Use correct context lock when callig clr_con [...] adds 7807bf28fe02 drm/i915/guc: Only assign guc_id.id when stealing guc_id adds dbfba788c7ef Merge tag 'drm-intel-fixes-2021-12-22' of git://anongit.fr [...] adds 95b40115a97b Merge tag 'drm-fixes-2021-12-24' of git://anongit.freedesk [...] adds ef399469d9ce ksmbd: fix error code in ndr_read_int32() adds f2e78affc48d ksmbd: fix uninitialized symbol 'pntsd_size' adds 83912d6d55be ksmbd: disable SMB2_GLOBAL_CAP_ENCRYPTION for SMB 3.1.1 adds 7a29b11da965 Merge tag '5.16-rc5-ksmbd-fixes' of git://git.samba.org/ksmbd No new revisions were added by this update. Summary of changes: Documentation/admin-guide/kernel-parameters.txt | 8 +- .../bindings/regulator/samsung,s5m8767.yaml | 25 +++ Documentation/networking/bonding.rst | 11 +- .../ethernet/freescale/dpaa2/overview.rst | 1 + Documentation/networking/timestamping.rst | 4 +- Documentation/sound/hd-audio/models.rst | 2 + arch/arm/boot/dts/imx6qdl-wandboard.dtsi | 1 + .../dts/allwinner/sun50i-h5-orangepi-zero-plus.dts | 2 +- arch/arm64/boot/dts/freescale/fsl-lx2160a.dtsi | 4 +- arch/parisc/Kconfig | 5 - arch/parisc/include/asm/futex.h | 4 +- arch/parisc/kernel/syscall.S | 2 +- arch/parisc/kernel/traps.c | 2 + arch/x86/include/asm/kvm-x86-ops.h | 1 + arch/x86/include/asm/kvm_host.h | 1 + arch/x86/kvm/mmu/tdp_iter.c | 6 + arch/x86/kvm/mmu/tdp_iter.h | 6 + arch/x86/kvm/mmu/tdp_mmu.c | 29 ++-- arch/x86/kvm/svm/svm.c | 21 +-- arch/x86/kvm/vmx/vmx.c | 45 ++++-- arch/x86/kvm/x86.c | 11 +- drivers/base/power/main.c | 2 +- drivers/block/xen-blkfront.c | 15 +- drivers/bus/sunxi-rsb.c | 8 +- drivers/char/ipmi/ipmi_msghandler.c | 21 ++- drivers/char/ipmi/ipmi_ssif.c | 7 +- drivers/crypto/qat/qat_4xxx/adf_4xxx_hw_data.c | 7 + drivers/gpio/gpio-dln2.c | 19 ++- drivers/gpio/gpio-virtio.c | 6 +- drivers/gpu/drm/i915/gt/uc/intel_guc_submission.c | 6 +- drivers/gpu/drm/mediatek/mtk_hdmi.c | 12 +- drivers/hid/hid-holtek-mouse.c | 15 ++ drivers/hid/hid-vivaldi.c | 3 + drivers/infiniband/hw/hns/hns_roce_hw_v2.c | 64 +++++++- drivers/infiniband/hw/hns/hns_roce_hw_v2.h | 8 + drivers/infiniband/hw/hns/hns_roce_srq.c | 2 +- drivers/infiniband/hw/qib/qib_user_sdma.c | 2 +- drivers/mmc/core/core.c | 7 +- drivers/mmc/core/core.h | 1 + drivers/mmc/core/host.c | 9 ++ drivers/mmc/host/meson-mx-sdhc-mmc.c | 16 ++ drivers/mmc/host/mmci_stm32_sdmmc.c | 2 + drivers/mmc/host/sdhci-tegra.c | 43 +++-- drivers/net/bonding/bond_options.c | 2 +- drivers/net/ethernet/google/gve/gve_adminq.c | 8 +- drivers/net/ethernet/intel/ice/ice_base.c | 17 ++ drivers/net/ethernet/intel/ice/ice_txrx.c | 19 ++- drivers/net/ethernet/intel/ice/ice_txrx.h | 1 - drivers/net/ethernet/intel/ice/ice_xsk.c | 66 ++++---- drivers/net/ethernet/intel/igb/igb_main.c | 19 ++- drivers/net/ethernet/lantiq_xrx200.c | 34 ++-- .../net/ethernet/marvell/prestera/prestera_main.c | 35 +++-- drivers/net/ethernet/micrel/ks8851_par.c | 2 + drivers/net/ethernet/qlogic/qlcnic/qlcnic_sriov.h | 2 +- .../ethernet/qlogic/qlcnic/qlcnic_sriov_common.c | 12 +- .../net/ethernet/qlogic/qlcnic/qlcnic_sriov_pf.c | 4 +- drivers/net/ethernet/sfc/falcon/rx.c | 5 +- drivers/net/ethernet/sfc/rx_common.c | 5 +- drivers/net/ethernet/smsc/smc911x.c | 5 + .../net/ethernet/stmicro/stmmac/dwmac-visconti.c | 2 +- drivers/net/ethernet/stmicro/stmmac/stmmac_ptp.c | 2 +- drivers/net/fjes/fjes_main.c | 5 + drivers/net/hamradio/mkiss.c | 4 +- drivers/net/tun.c | 115 +++++++------- drivers/net/usb/asix_common.c | 8 +- drivers/net/usb/r8152.c | 43 ++++- drivers/net/veth.c | 8 +- drivers/net/xen-netback/common.h | 1 + drivers/net/xen-netback/rx.c | 77 +++++---- drivers/net/xen-netfront.c | 125 +++++++++++---- drivers/spi/spi-armada-3700.c | 2 +- drivers/tee/optee/core.c | 6 +- drivers/tee/optee/smc_abi.c | 2 + drivers/tee/tee_shm.c | 174 ++++++++------------- drivers/tty/hvc/hvc_xen.c | 30 +++- drivers/xen/events/events_base.c | 6 + fs/io_uring.c | 10 +- fs/ksmbd/ndr.c | 2 +- fs/ksmbd/smb2ops.c | 3 - fs/ksmbd/smb2pdu.c | 29 +++- fs/nfsd/nfs3proc.c | 11 +- fs/nfsd/nfsproc.c | 8 +- include/linux/memblock.h | 4 +- include/linux/netdevice.h | 2 +- include/linux/skbuff.h | 3 +- include/linux/tee_drv.h | 4 +- include/linux/virtio_net.h | 25 ++- include/net/pkt_sched.h | 16 ++ include/net/sch_generic.h | 2 - include/net/sock.h | 2 +- include/xen/events.h | 1 + kernel/ucount.c | 15 +- net/ax25/af_ax25.c | 4 +- net/bridge/br_ioctl.c | 2 +- net/core/dev.c | 8 +- net/core/flow_dissector.c | 3 +- net/dsa/tag_ocelot.c | 6 +- net/ipv4/af_inet.c | 2 +- net/ipv4/tcp.c | 3 +- net/ipv4/tcp_input.c | 2 +- net/ipv4/tcp_ipv4.c | 11 +- net/ipv4/udp.c | 6 +- net/ipv6/tcp_ipv6.c | 11 +- net/ipv6/udp.c | 4 +- net/mac80211/cfg.c | 3 + net/netfilter/nf_conntrack_netlink.c | 5 +- net/netfilter/nf_tables_api.c | 4 +- net/netfilter/nfnetlink_log.c | 3 +- net/netfilter/nfnetlink_queue.c | 3 +- net/openvswitch/flow.c | 8 +- net/phonet/pep.c | 2 + net/sched/act_ct.c | 15 +- net/sched/cls_api.c | 7 +- net/sched/cls_flower.c | 6 +- net/sched/sch_frag.c | 3 +- net/tipc/crypto.c | 8 +- security/tomoyo/util.c | 31 ++-- sound/core/jack.c | 4 + sound/core/rawmidi.c | 1 + sound/drivers/opl3/opl3_midi.c | 2 +- sound/hda/intel-sdw-acpi.c | 13 +- sound/pci/hda/patch_hdmi.c | 21 ++- sound/pci/hda/patch_realtek.c | 29 +++- sound/soc/codecs/rt5682.c | 4 + sound/soc/codecs/tas2770.c | 4 +- sound/soc/meson/aiu-encoder-i2s.c | 33 ---- sound/soc/meson/aiu-fifo-i2s.c | 19 +++ sound/soc/meson/aiu-fifo.c | 6 + sound/soc/sof/intel/pci-tgl.c | 4 + sound/soc/tegra/tegra_asoc_machine.c | 11 +- sound/soc/tegra/tegra_asoc_machine.h | 1 + tools/testing/selftests/kvm/.gitignore | 1 + tools/testing/selftests/kvm/Makefile | 1 + tools/testing/selftests/kvm/include/kvm_util.h | 10 +- tools/testing/selftests/kvm/lib/kvm_util.c | 5 + .../kvm/x86_64/vmx_invalid_nested_guest_state.c | 105 +++++++++++++ 136 files changed, 1264 insertions(+), 619 deletions(-) create mode 100644 tools/testing/selftests/kvm/x86_64/vmx_invalid_nested_guest_state.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

1
0
0 0

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_kernel/gnu-release-arm-mainline-defconfig updated (5a511f2ac9e -> c08b5a0321d)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-arm-mainline-defconfig in repository toolchain/ci/gcc. from 5a511f2ac9e Daily bump. adds 131de23d60b Update cpplib es.po adds 0b7ee7cec96 Daily bump. adds 96a09dec242 libphobos: Fix definition of stat_t for MIPS64 (PR103604) adds ecc83ab1df4 libphobos: Add power*-*-freebsd* as supported target adds f9406821cf8 Daily bump. adds 3b0ba97fafe Daily bump. adds c08b5a0321d Daily bump. No new revisions were added by this update. Summary of changes: gcc/DATESTAMP | 2 +- libcpp/po/ChangeLog | 4 +++ libcpp/po/es.po | 45 ++++++++---------------- libphobos/ChangeLog | 15 ++++++++ libphobos/configure.tgt | 3 ++ libphobos/libdruntime/core/sys/freebsd/config.d | 3 +- libphobos/libdruntime/core/sys/posix/sys/stat.d | 46 +++++++++++++++---------- 7 files changed, 67 insertions(+), 51 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

1
0
0 0

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_kernel/gnu-release-arm-mainline-defconfig updated (72a45cec0f -> be39f5ba30)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-arm-mainline-defconfig in repository toolchain/ci/binutils-gdb. from 72a45cec0f Automatic date update in version.in adds 6e67642edc Automatic date update in version.in adds 862d4c203e Automatic date update in version.in adds 9137c2cb7c Automatic date update in version.in adds be39f5ba30 Automatic date update in version.in No new revisions were added by this update. Summary of changes: bfd/version.h | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

1
0
0 0

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/gnu-release-arm-mainline-defconfig updated (b91624b8b -> 6893b8d08)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-arm-mainline-defconfig in repository toolchain/ci/base-artifacts. discards b91624b8b 0: update: binutils-gcc-linux-qemu: boot new 6893b8d08 0: update: binutils-gcc-linux-qemu: boot This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (b91624b8b) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/gnu-release-arm-m [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log.xz | Bin 1588 -> 1584 bytes 02-prepare_abe/console.log.xz | Bin 2784 -> 2764 bytes 03-build_abe-binutils/console.log.xz | Bin 42020 -> 41484 bytes 04-build_abe-stage1/console.log.xz | Bin 85652 -> 85352 bytes 05-build_abe-qemu/console.log.xz | Bin 30116 -> 29756 bytes 06-build_linux/console.log.xz | Bin 3344 -> 3212 bytes 07-boot_linux/console.log.xz | Bin 5772 -> 5780 bytes 08-check_regression/console.log.xz | Bin 412 -> 412 bytes 09-update_baseline/console.log | 2 +- jenkins/manifest.sh | 22 +++++++++++----------- 10 files changed, 12 insertions(+), 12 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

1
0
0 0

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_gcc_bootstrap/master-aarch64-bootstrap updated (7d01da81b80 -> 43dadcf3e7b)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gcc_bootstrap/master-aarch64-bootstrap in repository toolchain/ci/gcc. from 7d01da81b80 Daily bump. adds 9a4a29eaf23 Darwin: Define OBJECT_FORMAT_MACHO. adds 8381075ff3f Darwin: Check for that flag-reorder-and-partition. adds 19bf83a9a06 Darwin: Update rules for handling alignment of globals. adds 43dadcf3e7b Darwin: Amend a comment to be more inclusive [NFC]. No new revisions were added by this update. Summary of changes: gcc/config.gcc | 14 ++++++++++++++ gcc/config/darwin.c | 24 +++++++++++++++++------- gcc/config/darwin.h | 11 ++++++----- gcc/testsuite/gcc.dg/attr-aligned.c | 8 ++++++-- gcc/testsuite/gcc.dg/darwin-aligned-globals.c | 24 ++++++++++++++++++++++++ gcc/testsuite/gcc.dg/darwin-comm-1.c | 5 +++++ gcc/testsuite/gcc.target/i386/pr89261.c | 3 ++- 7 files changed, 74 insertions(+), 15 deletions(-) create mode 100644 gcc/testsuite/gcc.dg/darwin-aligned-globals.c create mode 100644 gcc/testsuite/gcc.dg/darwin-comm-1.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

1
0
0 0

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_gcc_bootstrap/master-aarch64-bootstrap updated (d20236e748 -> b6a08665ff)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gcc_bootstrap/master-aarch64-bootstrap in repository toolchain/ci/binutils-gdb. from d20236e748 Automatic date update in version.in adds 5c3ffbc4dd RISC-V: Hypervisor ext: drop Privileged Spec 1.9.1 implement [...] adds a63375ac33 RISC-V: Hypervisor ext: support Privileged Spec 1.12 adds b6a08665ff RISC-V: Rewrite the csr testcases. No new revisions were added by this update. Summary of changes: bfd/cpu-riscv.c | 1 + bfd/cpu-riscv.h | 1 + gas/config/tc-riscv.c | 10 +- gas/testsuite/gas/riscv/csr-dw-regnums.d | 10 - gas/testsuite/gas/riscv/csr-dw-regnums.s | 10 - gas/testsuite/gas/riscv/csr-fail-nonexistent.d | 3 + ...g-fail-nonexistent.l => csr-fail-nonexistent.l} | 0 ...g-fail-nonexistent.s => csr-fail-nonexistent.s} | 0 ...pseudo-noalias.d => csr-insns-pseudo-noalias.d} | 2 +- .../{priv-reg-pseudo.d => csr-insns-pseudo.d} | 2 +- .../{priv-reg-pseudo.s => csr-insns-pseudo.s} | 0 gas/testsuite/gas/riscv/csr-insns-read-only.d | 3 + ...g-fail-read-only-02.l => csr-insns-read-only.l} | 0 ...g-fail-read-only-02.s => csr-insns-read-only.s} | 0 gas/testsuite/gas/riscv/csr-version-1p10.d | 573 +++++++++++++++++++++ gas/testsuite/gas/riscv/csr-version-1p10.l | 309 +++++++++++ gas/testsuite/gas/riscv/csr-version-1p11.d | 573 +++++++++++++++++++++ gas/testsuite/gas/riscv/csr-version-1p11.l | 307 +++++++++++ gas/testsuite/gas/riscv/csr-version-1p12.d | 573 +++++++++++++++++++++ gas/testsuite/gas/riscv/csr-version-1p12.l | 255 +++++++++ gas/testsuite/gas/riscv/csr-version-1p9p1.d | 573 +++++++++++++++++++++ gas/testsuite/gas/riscv/csr-version-1p9p1.l | 335 ++++++++++++ gas/testsuite/gas/riscv/{priv-reg.s => csr.s} | 74 ++- gas/testsuite/gas/riscv/h-ext-32.d | 30 ++ gas/testsuite/gas/riscv/h-ext-32.s | 21 + gas/testsuite/gas/riscv/h-ext-64.d | 33 ++ gas/testsuite/gas/riscv/h-ext-64.s | 24 + gas/testsuite/gas/riscv/priv-reg-fail-fext.d | 3 - gas/testsuite/gas/riscv/priv-reg-fail-fext.l | 6 - .../gas/riscv/priv-reg-fail-nonexistent.d | 3 - .../gas/riscv/priv-reg-fail-read-only-01.d | 3 - .../gas/riscv/priv-reg-fail-read-only-01.l | 71 --- .../gas/riscv/priv-reg-fail-read-only-01.s | 269 ---------- .../gas/riscv/priv-reg-fail-read-only-02.d | 3 - gas/testsuite/gas/riscv/priv-reg-fail-rv32-only.d | 3 - gas/testsuite/gas/riscv/priv-reg-fail-rv32-only.l | 68 --- .../gas/riscv/priv-reg-fail-version-1p10.d | 11 - .../gas/riscv/priv-reg-fail-version-1p10.l | 25 - .../gas/riscv/priv-reg-fail-version-1p11.d | 11 - .../gas/riscv/priv-reg-fail-version-1p11.l | 24 - .../gas/riscv/priv-reg-fail-version-1p9p1.d | 12 - .../gas/riscv/priv-reg-fail-version-1p9p1.l | 28 - gas/testsuite/gas/riscv/priv-reg-fail-zkr.d | 3 - gas/testsuite/gas/riscv/priv-reg-fail-zkr.l | 4 - gas/testsuite/gas/riscv/priv-reg-version-1p10.d | 275 ---------- gas/testsuite/gas/riscv/priv-reg-version-1p11.d | 275 ---------- gas/testsuite/gas/riscv/priv-reg-version-1p9p1.d | 275 ---------- include/opcode/riscv-opc.h | 120 ++++- opcodes/riscv-opc.c | 21 + 49 files changed, 3801 insertions(+), 1434 deletions(-) create mode 100644 gas/testsuite/gas/riscv/csr-fail-nonexistent.d rename gas/testsuite/gas/riscv/{priv-reg-fail-nonexistent.l => csr-fail-nonexisten [...] rename gas/testsuite/gas/riscv/{priv-reg-fail-nonexistent.s => csr-fail-nonexisten [...] rename gas/testsuite/gas/riscv/{priv-reg-pseudo-noalias.d => csr-insns-pseudo-noal [...] rename gas/testsuite/gas/riscv/{priv-reg-pseudo.d => csr-insns-pseudo.d} (98%) rename gas/testsuite/gas/riscv/{priv-reg-pseudo.s => csr-insns-pseudo.s} (100%) create mode 100644 gas/testsuite/gas/riscv/csr-insns-read-only.d rename gas/testsuite/gas/riscv/{priv-reg-fail-read-only-02.l => csr-insns-read-onl [...] rename gas/testsuite/gas/riscv/{priv-reg-fail-read-only-02.s => csr-insns-read-onl [...] create mode 100644 gas/testsuite/gas/riscv/csr-version-1p10.d create mode 100644 gas/testsuite/gas/riscv/csr-version-1p10.l create mode 100644 gas/testsuite/gas/riscv/csr-version-1p11.d create mode 100644 gas/testsuite/gas/riscv/csr-version-1p11.l create mode 100644 gas/testsuite/gas/riscv/csr-version-1p12.d create mode 100644 gas/testsuite/gas/riscv/csr-version-1p12.l create mode 100644 gas/testsuite/gas/riscv/csr-version-1p9p1.d create mode 100644 gas/testsuite/gas/riscv/csr-version-1p9p1.l rename gas/testsuite/gas/riscv/{priv-reg.s => csr.s} (82%) create mode 100644 gas/testsuite/gas/riscv/h-ext-32.d create mode 100644 gas/testsuite/gas/riscv/h-ext-32.s create mode 100644 gas/testsuite/gas/riscv/h-ext-64.d create mode 100644 gas/testsuite/gas/riscv/h-ext-64.s delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-fext.d delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-fext.l delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-nonexistent.d delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-read-only-01.d delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-read-only-01.l delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-read-only-01.s delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-read-only-02.d delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-rv32-only.d delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-rv32-only.l delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-version-1p10.d delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-version-1p10.l delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-version-1p11.d delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-version-1p11.l delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-version-1p9p1.d delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-version-1p9p1.l delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-zkr.d delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-zkr.l delete mode 100644 gas/testsuite/gas/riscv/priv-reg-version-1p10.d delete mode 100644 gas/testsuite/gas/riscv/priv-reg-version-1p11.d delete mode 100644 gas/testsuite/gas/riscv/priv-reg-version-1p9p1.d -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

1
0
0 0

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_gcc_bootstrap/master-aarch64-bootstrap updated (892775138 -> cd384ca02)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gcc_bootstrap/master-aarch64-bootstrap in repository toolchain/ci/base-artifacts. discards 892775138 0: update: binutils-gcc: 2 new cd384ca02 0: update: binutils-gcc: 2 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (892775138) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_gcc_bootstrap/master-aar [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log.xz | Bin 1536 -> 1496 bytes 02-prepare_abe/console.log.xz | Bin 2764 -> 2732 bytes 04-build_abe-binutils/console.log.xz | Bin 38380 -> 38448 bytes 05-build_abe-bootstrap/console.log.xz | Bin 264656 -> 260212 bytes 06-check_regression/console.log.xz | Bin 416 -> 416 bytes 07-update_baseline/console.log | 16 ++++++++-------- jenkins/manifest.sh | 12 ++++++------ 7 files changed, 14 insertions(+), 14 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

1
0
0 0

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_gcc_bootstrap/master-aarch64-bootstrap_profiled_lto_lean updated (9f9bc0bf0d6 -> 7d01da81b80)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gcc_bootstrap/master-aarch64-bootstrap_profiled_lto_lean in repository toolchain/ci/gcc. from 9f9bc0bf0d6 Daily bump. adds 1a7ce857099 Combine vpcmpuw + zero_extend to vpcmpuw. adds 9ac0730c25b Fix typo in type verification. adds 61e53698a08 i386: Enable intrinsics that convert float and bf16 data to [...] adds ef26c151c14 x86: PR target/103773: Fix wrong-code with -Oz from pop to memory. adds 8f34344ec69 smuldi3_highpart.c: Replace long with long long for -mx32 adds 7d01da81b80 Daily bump. No new revisions were added by this update. Summary of changes: gcc/ChangeLog | 55 +++ gcc/DATESTAMP | 2 +- gcc/config/i386/avx512bf16intrin.h | 36 ++ gcc/config/i386/avx512bf16vlintrin.h | 63 +++ gcc/config/i386/i386.md | 62 ++- gcc/config/i386/sse.md | 275 ++++++++++++ gcc/testsuite/ChangeLog | 27 ++ .../gcc.target/i386/avx512bf16-cvtsbh2ss-1.c | 15 + .../gcc.target/i386/avx512bf16-vcvtpbh2ps-1.c | 20 + .../gcc.target/i386/avx512bf16vl-cvtness2sbh-1.c | 14 + .../gcc.target/i386/avx512bf16vl-vcvtpbh2ps-1.c | 29 ++ .../gcc.target/i386/avx512bw-pr103750-1.c | 154 +++++++ .../gcc.target/i386/avx512bw-pr103750-2.c | 173 ++++++++ gcc/testsuite/gcc.target/i386/avx512f-pr103750-1.c | 426 ++++++++++++++++++ gcc/testsuite/gcc.target/i386/avx512f-pr103750-2.c | 478 +++++++++++++++++++++ .../gcc.target/i386/avx512fp16-pr103750-1.c | 58 +++ .../gcc.target/i386/avx512fp16-pr103750-2.c | 71 +++ gcc/testsuite/gcc.target/i386/pr103773-2.c | 19 + gcc/testsuite/gcc.target/i386/pr103773.c | 12 + gcc/testsuite/gcc.target/i386/smuldi3_highpart.c | 2 +- gcc/tree.c | 2 +- 21 files changed, 1972 insertions(+), 21 deletions(-) create mode 100644 gcc/testsuite/gcc.target/i386/avx512bf16-cvtsbh2ss-1.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512bf16-vcvtpbh2ps-1.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512bf16vl-cvtness2sbh-1.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512bf16vl-vcvtpbh2ps-1.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512bw-pr103750-1.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512bw-pr103750-2.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512f-pr103750-1.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512f-pr103750-2.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512fp16-pr103750-1.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512fp16-pr103750-2.c create mode 100644 gcc/testsuite/gcc.target/i386/pr103773-2.c create mode 100644 gcc/testsuite/gcc.target/i386/pr103773.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

1
0
0 0

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_gcc_bootstrap/master-aarch64-bootstrap_profiled_lto_lean updated (7898f55ba0 -> d20236e748)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gcc_bootstrap/master-aarch64-bootstrap_profiled_lto_lean in repository toolchain/ci/binutils-gdb. from 7898f55ba0 Automatic date update in version.in adds 391c90eea5 gdb: make use of SCOPE_EXIT to manage thread executing state adds b1718fcdd1 gdb: on x86-64 non-trivial C++ objects are returned in memory adds b622494ee3 gdb/remote: handle attach when stop packet lacks thread-id adds b6846ba57b gdb/testsuite: resolve some duplicate testnames in gdb.mi adds d20236e748 Automatic date update in version.in No new revisions were added by this update. Summary of changes: bfd/version.h | 2 +- gdb/amd64-tdep.c | 16 +- gdb/record-btrace.c | 24 +-- gdb/record-full.c | 8 +- gdb/remote.c | 31 ++-- gdb/testsuite/gdb.cp/non-trivial-retval.cc | 19 +- gdb/testsuite/gdb.cp/non-trivial-retval.exp | 26 +++ gdb/testsuite/gdb.mi/mi-syn-frame.exp | 12 +- gdb/testsuite/gdb.mi/mi-var-child.exp | 10 +- gdb/testsuite/gdb.mi/mi-var-rtti.cc | 48 ++--- gdb/testsuite/gdb.mi/mi-watch.exp | 2 +- gdb/testsuite/gdb.mi/mi2-amd64-entry-value.exp | 236 +++++++++++++------------ gdb/testsuite/gdb.mi/mi2-var-child.exp | 10 +- gdb/testsuite/gdb.server/ext-attach.exp | 98 ++++++---- 14 files changed, 314 insertions(+), 228 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

1
0
0 0

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_gcc_bootstrap/master-aarch64-bootstrap_profiled_lto_lean updated (9349960b6 -> 4913f11ec)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gcc_bootstrap/master-aarch64-bootstrap_profiled_lto_lean in repository toolchain/ci/base-artifacts. discards 9349960b6 0: update: binutils-gcc: 2 new 4913f11ec 0: update: binutils-gcc: 2 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (9349960b6) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_gcc_bootstrap/master-aar [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log.xz | Bin 1564 -> 1552 bytes 02-prepare_abe/console.log.xz | Bin 2756 -> 2780 bytes 04-build_abe-binutils/console.log.xz | Bin 38560 -> 38796 bytes .../console.log.xz | Bin 504356 -> 505188 bytes 06-check_regression/console.log.xz | Bin 416 -> 416 bytes 07-update_baseline/console.log | 16 ++++++++-------- jenkins/manifest.sh | 12 ++++++------ 7 files changed, 14 insertions(+), 14 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

1
0
0 0

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/gnu-release-arm-next-allmodconfig updated (24fb93218 -> 83d673f60)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-arm-next-allmodconfig in repository toolchain/ci/base-artifacts. discards 24fb93218 0: update: linux-58da0d84fdd2563939dafa48334e190fad1b536c: all new 83d673f60 0: update: linux-58da0d84fdd2563939dafa48334e190fad1b536c: all This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (24fb93218) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/gnu-release-arm-n [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log.xz | Bin 1732 -> 1584 bytes 02-prepare_abe/console.log.xz | Bin 2764 -> 2764 bytes 03-build_abe-binutils/console.log.xz | Bin 41240 -> 40644 bytes 04-build_abe-stage1/console.log.xz | Bin 86932 -> 86928 bytes 05-build_abe-qemu/console.log.xz | Bin 31184 -> 30864 bytes 06-build_linux/console.log.xz | Bin 3052 -> 3112 bytes 07-boot_linux/console.log.xz | Bin 496 -> 496 bytes 08-check_regression/console.log.xz | Bin 416 -> 412 bytes 09-update_baseline/console.log | 10 +++++----- jenkins/manifest.sh | 4 ++-- 10 files changed, 7 insertions(+), 7 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

1
0
0 0

[toolchain/ci/gdb] branch linaro-local/ci/tcwg_gnu_cross_check_gcc/master-arm updated (d20236e748 -> b6a08665ff)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu_cross_check_gcc/master-arm in repository toolchain/ci/gdb. from d20236e748 Automatic date update in version.in adds 5c3ffbc4dd RISC-V: Hypervisor ext: drop Privileged Spec 1.9.1 implement [...] adds a63375ac33 RISC-V: Hypervisor ext: support Privileged Spec 1.12 adds b6a08665ff RISC-V: Rewrite the csr testcases. No new revisions were added by this update. Summary of changes: bfd/cpu-riscv.c | 1 + bfd/cpu-riscv.h | 1 + gas/config/tc-riscv.c | 10 +- gas/testsuite/gas/riscv/csr-dw-regnums.d | 10 - gas/testsuite/gas/riscv/csr-dw-regnums.s | 10 - gas/testsuite/gas/riscv/csr-fail-nonexistent.d | 3 + ...g-fail-nonexistent.l => csr-fail-nonexistent.l} | 0 ...g-fail-nonexistent.s => csr-fail-nonexistent.s} | 0 ...pseudo-noalias.d => csr-insns-pseudo-noalias.d} | 2 +- .../{priv-reg-pseudo.d => csr-insns-pseudo.d} | 2 +- .../{priv-reg-pseudo.s => csr-insns-pseudo.s} | 0 gas/testsuite/gas/riscv/csr-insns-read-only.d | 3 + ...g-fail-read-only-02.l => csr-insns-read-only.l} | 0 ...g-fail-read-only-02.s => csr-insns-read-only.s} | 0 gas/testsuite/gas/riscv/csr-version-1p10.d | 573 +++++++++++++++++++++ gas/testsuite/gas/riscv/csr-version-1p10.l | 309 +++++++++++ gas/testsuite/gas/riscv/csr-version-1p11.d | 573 +++++++++++++++++++++ gas/testsuite/gas/riscv/csr-version-1p11.l | 307 +++++++++++ gas/testsuite/gas/riscv/csr-version-1p12.d | 573 +++++++++++++++++++++ gas/testsuite/gas/riscv/csr-version-1p12.l | 255 +++++++++ gas/testsuite/gas/riscv/csr-version-1p9p1.d | 573 +++++++++++++++++++++ gas/testsuite/gas/riscv/csr-version-1p9p1.l | 335 ++++++++++++ gas/testsuite/gas/riscv/{priv-reg.s => csr.s} | 74 ++- gas/testsuite/gas/riscv/h-ext-32.d | 30 ++ gas/testsuite/gas/riscv/h-ext-32.s | 21 + gas/testsuite/gas/riscv/h-ext-64.d | 33 ++ gas/testsuite/gas/riscv/h-ext-64.s | 24 + gas/testsuite/gas/riscv/priv-reg-fail-fext.d | 3 - gas/testsuite/gas/riscv/priv-reg-fail-fext.l | 6 - .../gas/riscv/priv-reg-fail-nonexistent.d | 3 - .../gas/riscv/priv-reg-fail-read-only-01.d | 3 - .../gas/riscv/priv-reg-fail-read-only-01.l | 71 --- .../gas/riscv/priv-reg-fail-read-only-01.s | 269 ---------- .../gas/riscv/priv-reg-fail-read-only-02.d | 3 - gas/testsuite/gas/riscv/priv-reg-fail-rv32-only.d | 3 - gas/testsuite/gas/riscv/priv-reg-fail-rv32-only.l | 68 --- .../gas/riscv/priv-reg-fail-version-1p10.d | 11 - .../gas/riscv/priv-reg-fail-version-1p10.l | 25 - .../gas/riscv/priv-reg-fail-version-1p11.d | 11 - .../gas/riscv/priv-reg-fail-version-1p11.l | 24 - .../gas/riscv/priv-reg-fail-version-1p9p1.d | 12 - .../gas/riscv/priv-reg-fail-version-1p9p1.l | 28 - gas/testsuite/gas/riscv/priv-reg-fail-zkr.d | 3 - gas/testsuite/gas/riscv/priv-reg-fail-zkr.l | 4 - gas/testsuite/gas/riscv/priv-reg-version-1p10.d | 275 ---------- gas/testsuite/gas/riscv/priv-reg-version-1p11.d | 275 ---------- gas/testsuite/gas/riscv/priv-reg-version-1p9p1.d | 275 ---------- include/opcode/riscv-opc.h | 120 ++++- opcodes/riscv-opc.c | 21 + 49 files changed, 3801 insertions(+), 1434 deletions(-) create mode 100644 gas/testsuite/gas/riscv/csr-fail-nonexistent.d rename gas/testsuite/gas/riscv/{priv-reg-fail-nonexistent.l => csr-fail-nonexisten [...] rename gas/testsuite/gas/riscv/{priv-reg-fail-nonexistent.s => csr-fail-nonexisten [...] rename gas/testsuite/gas/riscv/{priv-reg-pseudo-noalias.d => csr-insns-pseudo-noal [...] rename gas/testsuite/gas/riscv/{priv-reg-pseudo.d => csr-insns-pseudo.d} (98%) rename gas/testsuite/gas/riscv/{priv-reg-pseudo.s => csr-insns-pseudo.s} (100%) create mode 100644 gas/testsuite/gas/riscv/csr-insns-read-only.d rename gas/testsuite/gas/riscv/{priv-reg-fail-read-only-02.l => csr-insns-read-onl [...] rename gas/testsuite/gas/riscv/{priv-reg-fail-read-only-02.s => csr-insns-read-onl [...] create mode 100644 gas/testsuite/gas/riscv/csr-version-1p10.d create mode 100644 gas/testsuite/gas/riscv/csr-version-1p10.l create mode 100644 gas/testsuite/gas/riscv/csr-version-1p11.d create mode 100644 gas/testsuite/gas/riscv/csr-version-1p11.l create mode 100644 gas/testsuite/gas/riscv/csr-version-1p12.d create mode 100644 gas/testsuite/gas/riscv/csr-version-1p12.l create mode 100644 gas/testsuite/gas/riscv/csr-version-1p9p1.d create mode 100644 gas/testsuite/gas/riscv/csr-version-1p9p1.l rename gas/testsuite/gas/riscv/{priv-reg.s => csr.s} (82%) create mode 100644 gas/testsuite/gas/riscv/h-ext-32.d create mode 100644 gas/testsuite/gas/riscv/h-ext-32.s create mode 100644 gas/testsuite/gas/riscv/h-ext-64.d create mode 100644 gas/testsuite/gas/riscv/h-ext-64.s delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-fext.d delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-fext.l delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-nonexistent.d delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-read-only-01.d delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-read-only-01.l delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-read-only-01.s delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-read-only-02.d delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-rv32-only.d delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-rv32-only.l delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-version-1p10.d delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-version-1p10.l delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-version-1p11.d delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-version-1p11.l delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-version-1p9p1.d delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-version-1p9p1.l delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-zkr.d delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-zkr.l delete mode 100644 gas/testsuite/gas/riscv/priv-reg-version-1p10.d delete mode 100644 gas/testsuite/gas/riscv/priv-reg-version-1p11.d delete mode 100644 gas/testsuite/gas/riscv/priv-reg-version-1p9p1.d -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

1
0
0 0

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_gnu_cross_check_gcc/master-arm updated (7d01da81b80 -> 43dadcf3e7b)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu_cross_check_gcc/master-arm in repository toolchain/ci/gcc. from 7d01da81b80 Daily bump. adds 9a4a29eaf23 Darwin: Define OBJECT_FORMAT_MACHO. adds 8381075ff3f Darwin: Check for that flag-reorder-and-partition. adds 19bf83a9a06 Darwin: Update rules for handling alignment of globals. adds 43dadcf3e7b Darwin: Amend a comment to be more inclusive [NFC]. No new revisions were added by this update. Summary of changes: gcc/config.gcc | 14 ++++++++++++++ gcc/config/darwin.c | 24 +++++++++++++++++------- gcc/config/darwin.h | 11 ++++++----- gcc/testsuite/gcc.dg/attr-aligned.c | 8 ++++++-- gcc/testsuite/gcc.dg/darwin-aligned-globals.c | 24 ++++++++++++++++++++++++ gcc/testsuite/gcc.dg/darwin-comm-1.c | 5 +++++ gcc/testsuite/gcc.target/i386/pr89261.c | 3 ++- 7 files changed, 74 insertions(+), 15 deletions(-) create mode 100644 gcc/testsuite/gcc.dg/darwin-aligned-globals.c create mode 100644 gcc/testsuite/gcc.dg/darwin-comm-1.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

1
0
0 0

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_gnu_cross_check_gcc/master-arm updated (d20236e748 -> b6a08665ff)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu_cross_check_gcc/master-arm in repository toolchain/ci/binutils-gdb. from d20236e748 Automatic date update in version.in adds 5c3ffbc4dd RISC-V: Hypervisor ext: drop Privileged Spec 1.9.1 implement [...] adds a63375ac33 RISC-V: Hypervisor ext: support Privileged Spec 1.12 adds b6a08665ff RISC-V: Rewrite the csr testcases. No new revisions were added by this update. Summary of changes: bfd/cpu-riscv.c | 1 + bfd/cpu-riscv.h | 1 + gas/config/tc-riscv.c | 10 +- gas/testsuite/gas/riscv/csr-dw-regnums.d | 10 - gas/testsuite/gas/riscv/csr-dw-regnums.s | 10 - gas/testsuite/gas/riscv/csr-fail-nonexistent.d | 3 + ...g-fail-nonexistent.l => csr-fail-nonexistent.l} | 0 ...g-fail-nonexistent.s => csr-fail-nonexistent.s} | 0 ...pseudo-noalias.d => csr-insns-pseudo-noalias.d} | 2 +- .../{priv-reg-pseudo.d => csr-insns-pseudo.d} | 2 +- .../{priv-reg-pseudo.s => csr-insns-pseudo.s} | 0 gas/testsuite/gas/riscv/csr-insns-read-only.d | 3 + ...g-fail-read-only-02.l => csr-insns-read-only.l} | 0 ...g-fail-read-only-02.s => csr-insns-read-only.s} | 0 gas/testsuite/gas/riscv/csr-version-1p10.d | 573 +++++++++++++++++++++ gas/testsuite/gas/riscv/csr-version-1p10.l | 309 +++++++++++ gas/testsuite/gas/riscv/csr-version-1p11.d | 573 +++++++++++++++++++++ gas/testsuite/gas/riscv/csr-version-1p11.l | 307 +++++++++++ gas/testsuite/gas/riscv/csr-version-1p12.d | 573 +++++++++++++++++++++ gas/testsuite/gas/riscv/csr-version-1p12.l | 255 +++++++++ gas/testsuite/gas/riscv/csr-version-1p9p1.d | 573 +++++++++++++++++++++ gas/testsuite/gas/riscv/csr-version-1p9p1.l | 335 ++++++++++++ gas/testsuite/gas/riscv/{priv-reg.s => csr.s} | 74 ++- gas/testsuite/gas/riscv/h-ext-32.d | 30 ++ gas/testsuite/gas/riscv/h-ext-32.s | 21 + gas/testsuite/gas/riscv/h-ext-64.d | 33 ++ gas/testsuite/gas/riscv/h-ext-64.s | 24 + gas/testsuite/gas/riscv/priv-reg-fail-fext.d | 3 - gas/testsuite/gas/riscv/priv-reg-fail-fext.l | 6 - .../gas/riscv/priv-reg-fail-nonexistent.d | 3 - .../gas/riscv/priv-reg-fail-read-only-01.d | 3 - .../gas/riscv/priv-reg-fail-read-only-01.l | 71 --- .../gas/riscv/priv-reg-fail-read-only-01.s | 269 ---------- .../gas/riscv/priv-reg-fail-read-only-02.d | 3 - gas/testsuite/gas/riscv/priv-reg-fail-rv32-only.d | 3 - gas/testsuite/gas/riscv/priv-reg-fail-rv32-only.l | 68 --- .../gas/riscv/priv-reg-fail-version-1p10.d | 11 - .../gas/riscv/priv-reg-fail-version-1p10.l | 25 - .../gas/riscv/priv-reg-fail-version-1p11.d | 11 - .../gas/riscv/priv-reg-fail-version-1p11.l | 24 - .../gas/riscv/priv-reg-fail-version-1p9p1.d | 12 - .../gas/riscv/priv-reg-fail-version-1p9p1.l | 28 - gas/testsuite/gas/riscv/priv-reg-fail-zkr.d | 3 - gas/testsuite/gas/riscv/priv-reg-fail-zkr.l | 4 - gas/testsuite/gas/riscv/priv-reg-version-1p10.d | 275 ---------- gas/testsuite/gas/riscv/priv-reg-version-1p11.d | 275 ---------- gas/testsuite/gas/riscv/priv-reg-version-1p9p1.d | 275 ---------- include/opcode/riscv-opc.h | 120 ++++- opcodes/riscv-opc.c | 21 + 49 files changed, 3801 insertions(+), 1434 deletions(-) create mode 100644 gas/testsuite/gas/riscv/csr-fail-nonexistent.d rename gas/testsuite/gas/riscv/{priv-reg-fail-nonexistent.l => csr-fail-nonexisten [...] rename gas/testsuite/gas/riscv/{priv-reg-fail-nonexistent.s => csr-fail-nonexisten [...] rename gas/testsuite/gas/riscv/{priv-reg-pseudo-noalias.d => csr-insns-pseudo-noal [...] rename gas/testsuite/gas/riscv/{priv-reg-pseudo.d => csr-insns-pseudo.d} (98%) rename gas/testsuite/gas/riscv/{priv-reg-pseudo.s => csr-insns-pseudo.s} (100%) create mode 100644 gas/testsuite/gas/riscv/csr-insns-read-only.d rename gas/testsuite/gas/riscv/{priv-reg-fail-read-only-02.l => csr-insns-read-onl [...] rename gas/testsuite/gas/riscv/{priv-reg-fail-read-only-02.s => csr-insns-read-onl [...] create mode 100644 gas/testsuite/gas/riscv/csr-version-1p10.d create mode 100644 gas/testsuite/gas/riscv/csr-version-1p10.l create mode 100644 gas/testsuite/gas/riscv/csr-version-1p11.d create mode 100644 gas/testsuite/gas/riscv/csr-version-1p11.l create mode 100644 gas/testsuite/gas/riscv/csr-version-1p12.d create mode 100644 gas/testsuite/gas/riscv/csr-version-1p12.l create mode 100644 gas/testsuite/gas/riscv/csr-version-1p9p1.d create mode 100644 gas/testsuite/gas/riscv/csr-version-1p9p1.l rename gas/testsuite/gas/riscv/{priv-reg.s => csr.s} (82%) create mode 100644 gas/testsuite/gas/riscv/h-ext-32.d create mode 100644 gas/testsuite/gas/riscv/h-ext-32.s create mode 100644 gas/testsuite/gas/riscv/h-ext-64.d create mode 100644 gas/testsuite/gas/riscv/h-ext-64.s delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-fext.d delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-fext.l delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-nonexistent.d delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-read-only-01.d delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-read-only-01.l delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-read-only-01.s delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-read-only-02.d delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-rv32-only.d delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-rv32-only.l delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-version-1p10.d delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-version-1p10.l delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-version-1p11.d delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-version-1p11.l delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-version-1p9p1.d delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-version-1p9p1.l delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-zkr.d delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-zkr.l delete mode 100644 gas/testsuite/gas/riscv/priv-reg-version-1p10.d delete mode 100644 gas/testsuite/gas/riscv/priv-reg-version-1p11.d delete mode 100644 gas/testsuite/gas/riscv/priv-reg-version-1p9p1.d -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

1
0
0 0

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_gnu_cross_check_gcc/master-arm updated (1a75ee13d -> 011a60650)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu_cross_check_gcc/master-arm in repository toolchain/ci/base-artifacts. discards 1a75ee13d 0: update: binutils-gcc-linux-glibc-gdb-qemu: 1 new 011a60650 0: update: binutils-gcc-linux-glibc-gdb-qemu: 1 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (1a75ee13d) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_gnu_cross_check_gcc/mast [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log.xz | Bin 1564 -> 1560 bytes 02-prepare_abe/console.log.xz | Bin 2760 -> 2764 bytes 03-build_abe-binutils/console.log.xz | Bin 29968 -> 30640 bytes 04-build_abe-stage1/console.log.xz | Bin 89828 -> 89520 bytes 06-build_abe-linux/console.log.xz | Bin 8788 -> 8784 bytes 07-build_abe-glibc/console.log.xz | Bin 230328 -> 230720 bytes 08-build_abe-stage2/console.log.xz | Bin 216432 -> 216484 bytes 09-build_abe-gdb/console.log.xz | Bin 37856 -> 37956 bytes 10-build_abe-qemu/console.log.xz | Bin 30164 -> 30372 bytes 11-build_abe-dejagnu/console.log.xz | Bin 3896 -> 3852 bytes 12-build_abe-check_gcc/console.log.xz | Bin 2440 -> 2552 bytes 13-check_regression/console.log.xz | Bin 2436 -> 2996 bytes 13-check_regression/extra-bisect-params | 1 + 13-check_regression/fails.sum | 6 + 13-check_regression/results.compare | 29 +- 13-check_regression/results.compare2 | 51 +- 13-check_regression/results.regressions | 26 + 14-update_baseline/console.log | 255 +++-- 14-update_baseline/extra-bisect-params | 1 + 14-update_baseline/fails.sum | 6 + 14-update_baseline/results.compare | 29 +- 14-update_baseline/results.compare2 | 51 +- 14-update_baseline/results.regressions | 26 + jenkins/manifest.sh | 18 +- sumfiles/g++.log.xz | Bin 2541844 -> 2541876 bytes sumfiles/g++.sum | 2 +- sumfiles/gcc.log.xz | Bin 2066052 -> 2079484 bytes sumfiles/gcc.sum | 1796 ++++++++++++++++--------------- sumfiles/gfortran.log.xz | Bin 863696 -> 861364 bytes sumfiles/gfortran.sum | 54 +- sumfiles/libatomic.log.xz | Bin 2428 -> 2428 bytes sumfiles/libatomic.sum | 2 +- sumfiles/libgomp.log.xz | Bin 170336 -> 170340 bytes sumfiles/libgomp.sum | 2 +- sumfiles/libitm.log.xz | Bin 2816 -> 2816 bytes sumfiles/libitm.sum | 2 +- sumfiles/libstdc++.log.xz | Bin 409864 -> 407632 bytes sumfiles/libstdc++.sum | 8 +- 38 files changed, 1295 insertions(+), 1070 deletions(-) create mode 100644 13-check_regression/extra-bisect-params create mode 100644 13-check_regression/fails.sum create mode 100644 13-check_regression/results.regressions create mode 100644 14-update_baseline/extra-bisect-params create mode 100644 14-update_baseline/fails.sum create mode 100644 14-update_baseline/results.regressions -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

1
0
0 0

[toolchain/ci/gdb] branch linaro-local/ci/tcwg_gnu_cross_build/master-arm updated (d20236e748 -> b6a08665ff)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu_cross_build/master-arm in repository toolchain/ci/gdb. from d20236e748 Automatic date update in version.in adds 5c3ffbc4dd RISC-V: Hypervisor ext: drop Privileged Spec 1.9.1 implement [...] adds a63375ac33 RISC-V: Hypervisor ext: support Privileged Spec 1.12 adds b6a08665ff RISC-V: Rewrite the csr testcases. No new revisions were added by this update. Summary of changes: bfd/cpu-riscv.c | 1 + bfd/cpu-riscv.h | 1 + gas/config/tc-riscv.c | 10 +- gas/testsuite/gas/riscv/csr-dw-regnums.d | 10 - gas/testsuite/gas/riscv/csr-dw-regnums.s | 10 - gas/testsuite/gas/riscv/csr-fail-nonexistent.d | 3 + ...g-fail-nonexistent.l => csr-fail-nonexistent.l} | 0 ...g-fail-nonexistent.s => csr-fail-nonexistent.s} | 0 ...pseudo-noalias.d => csr-insns-pseudo-noalias.d} | 2 +- .../{priv-reg-pseudo.d => csr-insns-pseudo.d} | 2 +- .../{priv-reg-pseudo.s => csr-insns-pseudo.s} | 0 gas/testsuite/gas/riscv/csr-insns-read-only.d | 3 + ...g-fail-read-only-02.l => csr-insns-read-only.l} | 0 ...g-fail-read-only-02.s => csr-insns-read-only.s} | 0 gas/testsuite/gas/riscv/csr-version-1p10.d | 573 +++++++++++++++++++++ gas/testsuite/gas/riscv/csr-version-1p10.l | 309 +++++++++++ gas/testsuite/gas/riscv/csr-version-1p11.d | 573 +++++++++++++++++++++ gas/testsuite/gas/riscv/csr-version-1p11.l | 307 +++++++++++ gas/testsuite/gas/riscv/csr-version-1p12.d | 573 +++++++++++++++++++++ gas/testsuite/gas/riscv/csr-version-1p12.l | 255 +++++++++ gas/testsuite/gas/riscv/csr-version-1p9p1.d | 573 +++++++++++++++++++++ gas/testsuite/gas/riscv/csr-version-1p9p1.l | 335 ++++++++++++ gas/testsuite/gas/riscv/{priv-reg.s => csr.s} | 74 ++- gas/testsuite/gas/riscv/h-ext-32.d | 30 ++ gas/testsuite/gas/riscv/h-ext-32.s | 21 + gas/testsuite/gas/riscv/h-ext-64.d | 33 ++ gas/testsuite/gas/riscv/h-ext-64.s | 24 + gas/testsuite/gas/riscv/priv-reg-fail-fext.d | 3 - gas/testsuite/gas/riscv/priv-reg-fail-fext.l | 6 - .../gas/riscv/priv-reg-fail-nonexistent.d | 3 - .../gas/riscv/priv-reg-fail-read-only-01.d | 3 - .../gas/riscv/priv-reg-fail-read-only-01.l | 71 --- .../gas/riscv/priv-reg-fail-read-only-01.s | 269 ---------- .../gas/riscv/priv-reg-fail-read-only-02.d | 3 - gas/testsuite/gas/riscv/priv-reg-fail-rv32-only.d | 3 - gas/testsuite/gas/riscv/priv-reg-fail-rv32-only.l | 68 --- .../gas/riscv/priv-reg-fail-version-1p10.d | 11 - .../gas/riscv/priv-reg-fail-version-1p10.l | 25 - .../gas/riscv/priv-reg-fail-version-1p11.d | 11 - .../gas/riscv/priv-reg-fail-version-1p11.l | 24 - .../gas/riscv/priv-reg-fail-version-1p9p1.d | 12 - .../gas/riscv/priv-reg-fail-version-1p9p1.l | 28 - gas/testsuite/gas/riscv/priv-reg-fail-zkr.d | 3 - gas/testsuite/gas/riscv/priv-reg-fail-zkr.l | 4 - gas/testsuite/gas/riscv/priv-reg-version-1p10.d | 275 ---------- gas/testsuite/gas/riscv/priv-reg-version-1p11.d | 275 ---------- gas/testsuite/gas/riscv/priv-reg-version-1p9p1.d | 275 ---------- include/opcode/riscv-opc.h | 120 ++++- opcodes/riscv-opc.c | 21 + 49 files changed, 3801 insertions(+), 1434 deletions(-) create mode 100644 gas/testsuite/gas/riscv/csr-fail-nonexistent.d rename gas/testsuite/gas/riscv/{priv-reg-fail-nonexistent.l => csr-fail-nonexisten [...] rename gas/testsuite/gas/riscv/{priv-reg-fail-nonexistent.s => csr-fail-nonexisten [...] rename gas/testsuite/gas/riscv/{priv-reg-pseudo-noalias.d => csr-insns-pseudo-noal [...] rename gas/testsuite/gas/riscv/{priv-reg-pseudo.d => csr-insns-pseudo.d} (98%) rename gas/testsuite/gas/riscv/{priv-reg-pseudo.s => csr-insns-pseudo.s} (100%) create mode 100644 gas/testsuite/gas/riscv/csr-insns-read-only.d rename gas/testsuite/gas/riscv/{priv-reg-fail-read-only-02.l => csr-insns-read-onl [...] rename gas/testsuite/gas/riscv/{priv-reg-fail-read-only-02.s => csr-insns-read-onl [...] create mode 100644 gas/testsuite/gas/riscv/csr-version-1p10.d create mode 100644 gas/testsuite/gas/riscv/csr-version-1p10.l create mode 100644 gas/testsuite/gas/riscv/csr-version-1p11.d create mode 100644 gas/testsuite/gas/riscv/csr-version-1p11.l create mode 100644 gas/testsuite/gas/riscv/csr-version-1p12.d create mode 100644 gas/testsuite/gas/riscv/csr-version-1p12.l create mode 100644 gas/testsuite/gas/riscv/csr-version-1p9p1.d create mode 100644 gas/testsuite/gas/riscv/csr-version-1p9p1.l rename gas/testsuite/gas/riscv/{priv-reg.s => csr.s} (82%) create mode 100644 gas/testsuite/gas/riscv/h-ext-32.d create mode 100644 gas/testsuite/gas/riscv/h-ext-32.s create mode 100644 gas/testsuite/gas/riscv/h-ext-64.d create mode 100644 gas/testsuite/gas/riscv/h-ext-64.s delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-fext.d delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-fext.l delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-nonexistent.d delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-read-only-01.d delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-read-only-01.l delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-read-only-01.s delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-read-only-02.d delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-rv32-only.d delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-rv32-only.l delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-version-1p10.d delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-version-1p10.l delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-version-1p11.d delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-version-1p11.l delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-version-1p9p1.d delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-version-1p9p1.l delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-zkr.d delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-zkr.l delete mode 100644 gas/testsuite/gas/riscv/priv-reg-version-1p10.d delete mode 100644 gas/testsuite/gas/riscv/priv-reg-version-1p11.d delete mode 100644 gas/testsuite/gas/riscv/priv-reg-version-1p9p1.d -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

1
0
0 0

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_gnu_cross_build/master-arm updated (7d01da81b80 -> 43dadcf3e7b)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu_cross_build/master-arm in repository toolchain/ci/gcc. from 7d01da81b80 Daily bump. adds 9a4a29eaf23 Darwin: Define OBJECT_FORMAT_MACHO. adds 8381075ff3f Darwin: Check for that flag-reorder-and-partition. adds 19bf83a9a06 Darwin: Update rules for handling alignment of globals. adds 43dadcf3e7b Darwin: Amend a comment to be more inclusive [NFC]. No new revisions were added by this update. Summary of changes: gcc/config.gcc | 14 ++++++++++++++ gcc/config/darwin.c | 24 +++++++++++++++++------- gcc/config/darwin.h | 11 ++++++----- gcc/testsuite/gcc.dg/attr-aligned.c | 8 ++++++-- gcc/testsuite/gcc.dg/darwin-aligned-globals.c | 24 ++++++++++++++++++++++++ gcc/testsuite/gcc.dg/darwin-comm-1.c | 5 +++++ gcc/testsuite/gcc.target/i386/pr89261.c | 3 ++- 7 files changed, 74 insertions(+), 15 deletions(-) create mode 100644 gcc/testsuite/gcc.dg/darwin-aligned-globals.c create mode 100644 gcc/testsuite/gcc.dg/darwin-comm-1.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

1
0
0 0

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_gnu_cross_build/master-arm updated (d20236e748 -> b6a08665ff)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu_cross_build/master-arm in repository toolchain/ci/binutils-gdb. from d20236e748 Automatic date update in version.in adds 5c3ffbc4dd RISC-V: Hypervisor ext: drop Privileged Spec 1.9.1 implement [...] adds a63375ac33 RISC-V: Hypervisor ext: support Privileged Spec 1.12 adds b6a08665ff RISC-V: Rewrite the csr testcases. No new revisions were added by this update. Summary of changes: bfd/cpu-riscv.c | 1 + bfd/cpu-riscv.h | 1 + gas/config/tc-riscv.c | 10 +- gas/testsuite/gas/riscv/csr-dw-regnums.d | 10 - gas/testsuite/gas/riscv/csr-dw-regnums.s | 10 - gas/testsuite/gas/riscv/csr-fail-nonexistent.d | 3 + ...g-fail-nonexistent.l => csr-fail-nonexistent.l} | 0 ...g-fail-nonexistent.s => csr-fail-nonexistent.s} | 0 ...pseudo-noalias.d => csr-insns-pseudo-noalias.d} | 2 +- .../{priv-reg-pseudo.d => csr-insns-pseudo.d} | 2 +- .../{priv-reg-pseudo.s => csr-insns-pseudo.s} | 0 gas/testsuite/gas/riscv/csr-insns-read-only.d | 3 + ...g-fail-read-only-02.l => csr-insns-read-only.l} | 0 ...g-fail-read-only-02.s => csr-insns-read-only.s} | 0 gas/testsuite/gas/riscv/csr-version-1p10.d | 573 +++++++++++++++++++++ gas/testsuite/gas/riscv/csr-version-1p10.l | 309 +++++++++++ gas/testsuite/gas/riscv/csr-version-1p11.d | 573 +++++++++++++++++++++ gas/testsuite/gas/riscv/csr-version-1p11.l | 307 +++++++++++ gas/testsuite/gas/riscv/csr-version-1p12.d | 573 +++++++++++++++++++++ gas/testsuite/gas/riscv/csr-version-1p12.l | 255 +++++++++ gas/testsuite/gas/riscv/csr-version-1p9p1.d | 573 +++++++++++++++++++++ gas/testsuite/gas/riscv/csr-version-1p9p1.l | 335 ++++++++++++ gas/testsuite/gas/riscv/{priv-reg.s => csr.s} | 74 ++- gas/testsuite/gas/riscv/h-ext-32.d | 30 ++ gas/testsuite/gas/riscv/h-ext-32.s | 21 + gas/testsuite/gas/riscv/h-ext-64.d | 33 ++ gas/testsuite/gas/riscv/h-ext-64.s | 24 + gas/testsuite/gas/riscv/priv-reg-fail-fext.d | 3 - gas/testsuite/gas/riscv/priv-reg-fail-fext.l | 6 - .../gas/riscv/priv-reg-fail-nonexistent.d | 3 - .../gas/riscv/priv-reg-fail-read-only-01.d | 3 - .../gas/riscv/priv-reg-fail-read-only-01.l | 71 --- .../gas/riscv/priv-reg-fail-read-only-01.s | 269 ---------- .../gas/riscv/priv-reg-fail-read-only-02.d | 3 - gas/testsuite/gas/riscv/priv-reg-fail-rv32-only.d | 3 - gas/testsuite/gas/riscv/priv-reg-fail-rv32-only.l | 68 --- .../gas/riscv/priv-reg-fail-version-1p10.d | 11 - .../gas/riscv/priv-reg-fail-version-1p10.l | 25 - .../gas/riscv/priv-reg-fail-version-1p11.d | 11 - .../gas/riscv/priv-reg-fail-version-1p11.l | 24 - .../gas/riscv/priv-reg-fail-version-1p9p1.d | 12 - .../gas/riscv/priv-reg-fail-version-1p9p1.l | 28 - gas/testsuite/gas/riscv/priv-reg-fail-zkr.d | 3 - gas/testsuite/gas/riscv/priv-reg-fail-zkr.l | 4 - gas/testsuite/gas/riscv/priv-reg-version-1p10.d | 275 ---------- gas/testsuite/gas/riscv/priv-reg-version-1p11.d | 275 ---------- gas/testsuite/gas/riscv/priv-reg-version-1p9p1.d | 275 ---------- include/opcode/riscv-opc.h | 120 ++++- opcodes/riscv-opc.c | 21 + 49 files changed, 3801 insertions(+), 1434 deletions(-) create mode 100644 gas/testsuite/gas/riscv/csr-fail-nonexistent.d rename gas/testsuite/gas/riscv/{priv-reg-fail-nonexistent.l => csr-fail-nonexisten [...] rename gas/testsuite/gas/riscv/{priv-reg-fail-nonexistent.s => csr-fail-nonexisten [...] rename gas/testsuite/gas/riscv/{priv-reg-pseudo-noalias.d => csr-insns-pseudo-noal [...] rename gas/testsuite/gas/riscv/{priv-reg-pseudo.d => csr-insns-pseudo.d} (98%) rename gas/testsuite/gas/riscv/{priv-reg-pseudo.s => csr-insns-pseudo.s} (100%) create mode 100644 gas/testsuite/gas/riscv/csr-insns-read-only.d rename gas/testsuite/gas/riscv/{priv-reg-fail-read-only-02.l => csr-insns-read-onl [...] rename gas/testsuite/gas/riscv/{priv-reg-fail-read-only-02.s => csr-insns-read-onl [...] create mode 100644 gas/testsuite/gas/riscv/csr-version-1p10.d create mode 100644 gas/testsuite/gas/riscv/csr-version-1p10.l create mode 100644 gas/testsuite/gas/riscv/csr-version-1p11.d create mode 100644 gas/testsuite/gas/riscv/csr-version-1p11.l create mode 100644 gas/testsuite/gas/riscv/csr-version-1p12.d create mode 100644 gas/testsuite/gas/riscv/csr-version-1p12.l create mode 100644 gas/testsuite/gas/riscv/csr-version-1p9p1.d create mode 100644 gas/testsuite/gas/riscv/csr-version-1p9p1.l rename gas/testsuite/gas/riscv/{priv-reg.s => csr.s} (82%) create mode 100644 gas/testsuite/gas/riscv/h-ext-32.d create mode 100644 gas/testsuite/gas/riscv/h-ext-32.s create mode 100644 gas/testsuite/gas/riscv/h-ext-64.d create mode 100644 gas/testsuite/gas/riscv/h-ext-64.s delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-fext.d delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-fext.l delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-nonexistent.d delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-read-only-01.d delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-read-only-01.l delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-read-only-01.s delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-read-only-02.d delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-rv32-only.d delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-rv32-only.l delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-version-1p10.d delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-version-1p10.l delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-version-1p11.d delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-version-1p11.l delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-version-1p9p1.d delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-version-1p9p1.l delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-zkr.d delete mode 100644 gas/testsuite/gas/riscv/priv-reg-fail-zkr.l delete mode 100644 gas/testsuite/gas/riscv/priv-reg-version-1p10.d delete mode 100644 gas/testsuite/gas/riscv/priv-reg-version-1p11.d delete mode 100644 gas/testsuite/gas/riscv/priv-reg-version-1p9p1.d -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

1
0
0 0

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_gnu_cross_build/master-arm updated (163820d5f -> 3699b456f)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu_cross_build/master-arm in repository toolchain/ci/base-artifacts. discards 163820d5f 0: update: binutils-gcc-linux-glibc-gdb-qemu: 7 new 3699b456f 0: update: binutils-gcc-linux-glibc-gdb-qemu: 7 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (163820d5f) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_gnu_cross_build/master-a [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log.xz | Bin 1552 -> 1552 bytes 02-prepare_abe/console.log.xz | Bin 2764 -> 2768 bytes 04-build_abe-binutils/console.log.xz | Bin 30516 -> 30376 bytes 05-build_abe-stage1/console.log.xz | Bin 90340 -> 89616 bytes 07-build_abe-linux/console.log.xz | Bin 8892 -> 8812 bytes 08-build_abe-glibc/console.log.xz | Bin 230484 -> 230760 bytes 09-build_abe-stage2/console.log.xz | Bin 216260 -> 216188 bytes 10-build_abe-gdb/console.log.xz | Bin 37784 -> 38180 bytes 11-build_abe-qemu/console.log.xz | Bin 30284 -> 30552 bytes 12-check_regression/console.log.xz | Bin 416 -> 416 bytes 13-update_baseline/console.log | 2 +- jenkins/manifest.sh | 18 +++++++++--------- 12 files changed, 10 insertions(+), 10 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

1
0
0 0

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_gcc_bootstrap/master-arm-bootstrap_profiled_lto_lean updated (ff0ad4b5e16 -> 8f34344ec69)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gcc_bootstrap/master-arm-bootstrap_profiled_lto_lean in repository toolchain/ci/gcc. from ff0ad4b5e16 Fortran: BOZ literal constants are not interoperable adds 9f9bc0bf0d6 Daily bump. adds 1a7ce857099 Combine vpcmpuw + zero_extend to vpcmpuw. adds 9ac0730c25b Fix typo in type verification. adds 61e53698a08 i386: Enable intrinsics that convert float and bf16 data to [...] adds ef26c151c14 x86: PR target/103773: Fix wrong-code with -Oz from pop to memory. adds 8f34344ec69 smuldi3_highpart.c: Replace long with long long for -mx32 No new revisions were added by this update. Summary of changes: gcc/ChangeLog | 44 ++ gcc/DATESTAMP | 2 +- gcc/config/i386/avx512bf16intrin.h | 36 ++ gcc/config/i386/avx512bf16vlintrin.h | 63 +++ gcc/config/i386/i386.md | 62 ++- gcc/config/i386/sse.md | 275 ++++++++++++ gcc/fortran/ChangeLog | 12 + gcc/testsuite/ChangeLog | 17 + .../gcc.target/i386/avx512bf16-cvtsbh2ss-1.c | 15 + .../gcc.target/i386/avx512bf16-vcvtpbh2ps-1.c | 20 + .../gcc.target/i386/avx512bf16vl-cvtness2sbh-1.c | 14 + .../gcc.target/i386/avx512bf16vl-vcvtpbh2ps-1.c | 29 ++ .../gcc.target/i386/avx512bw-pr103750-1.c | 154 +++++++ .../gcc.target/i386/avx512bw-pr103750-2.c | 173 ++++++++ gcc/testsuite/gcc.target/i386/avx512f-pr103750-1.c | 426 ++++++++++++++++++ gcc/testsuite/gcc.target/i386/avx512f-pr103750-2.c | 478 +++++++++++++++++++++ .../gcc.target/i386/avx512fp16-pr103750-1.c | 58 +++ .../gcc.target/i386/avx512fp16-pr103750-2.c | 71 +++ gcc/testsuite/gcc.target/i386/pr103773-2.c | 19 + gcc/testsuite/gcc.target/i386/pr103773.c | 12 + gcc/testsuite/gcc.target/i386/smuldi3_highpart.c | 2 +- gcc/tree.c | 2 +- libgfortran/ChangeLog | 5 + 23 files changed, 1968 insertions(+), 21 deletions(-) create mode 100644 gcc/testsuite/gcc.target/i386/avx512bf16-cvtsbh2ss-1.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512bf16-vcvtpbh2ps-1.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512bf16vl-cvtness2sbh-1.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512bf16vl-vcvtpbh2ps-1.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512bw-pr103750-1.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512bw-pr103750-2.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512f-pr103750-1.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512f-pr103750-2.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512fp16-pr103750-1.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512fp16-pr103750-2.c create mode 100644 gcc/testsuite/gcc.target/i386/pr103773-2.c create mode 100644 gcc/testsuite/gcc.target/i386/pr103773.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

1
0
0 0

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_gcc_bootstrap/master-arm-bootstrap_profiled_lto_lean updated (7898f55ba0 -> d20236e748)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gcc_bootstrap/master-arm-bootstrap_profiled_lto_lean in repository toolchain/ci/binutils-gdb. from 7898f55ba0 Automatic date update in version.in adds 391c90eea5 gdb: make use of SCOPE_EXIT to manage thread executing state adds b1718fcdd1 gdb: on x86-64 non-trivial C++ objects are returned in memory adds b622494ee3 gdb/remote: handle attach when stop packet lacks thread-id adds b6846ba57b gdb/testsuite: resolve some duplicate testnames in gdb.mi adds d20236e748 Automatic date update in version.in No new revisions were added by this update. Summary of changes: bfd/version.h | 2 +- gdb/amd64-tdep.c | 16 +- gdb/record-btrace.c | 24 +-- gdb/record-full.c | 8 +- gdb/remote.c | 31 ++-- gdb/testsuite/gdb.cp/non-trivial-retval.cc | 19 +- gdb/testsuite/gdb.cp/non-trivial-retval.exp | 26 +++ gdb/testsuite/gdb.mi/mi-syn-frame.exp | 12 +- gdb/testsuite/gdb.mi/mi-var-child.exp | 10 +- gdb/testsuite/gdb.mi/mi-var-rtti.cc | 48 ++--- gdb/testsuite/gdb.mi/mi-watch.exp | 2 +- gdb/testsuite/gdb.mi/mi2-amd64-entry-value.exp | 236 +++++++++++++------------ gdb/testsuite/gdb.mi/mi2-var-child.exp | 10 +- gdb/testsuite/gdb.server/ext-attach.exp | 98 ++++++---- 14 files changed, 314 insertions(+), 228 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

1
0
0 0

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_gcc_bootstrap/master-arm-bootstrap_profiled_lto_lean updated (a967603ed -> 00c913df0)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gcc_bootstrap/master-arm-bootstrap_profiled_lto_lean in repository toolchain/ci/base-artifacts. discards a967603ed 0: update: binutils-gcc: 2 new 00c913df0 0: update: binutils-gcc: 2 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (a967603ed) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_gcc_bootstrap/master-arm [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log.xz | Bin 1524 -> 1556 bytes 02-prepare_abe/console.log.xz | Bin 2756 -> 2764 bytes 04-build_abe-binutils/console.log.xz | Bin 52248 -> 51228 bytes .../console.log.xz | Bin 943600 -> 943412 bytes 06-check_regression/console.log.xz | Bin 416 -> 416 bytes 07-update_baseline/console.log | 16 ++++++++-------- jenkins/manifest.sh | 12 ++++++------ 7 files changed, 14 insertions(+), 14 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

1
0
0 0

2025

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

Tcwg-commits December 2021