December 2021 - Tcwg-commits - lists.linaro.org

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_gnu_cross_build/master-aarch64 updated (6f4ac2a72 -> 20e2f5750)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu_cross_build/master-aarch64 in repository toolchain/ci/base-artifacts. discards 6f4ac2a72 0: update: binutils-gcc-linux-glibc-gdb-qemu: 7 new 20e2f5750 0: update: binutils-gcc-linux-glibc-gdb-qemu: 7 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (6f4ac2a72) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_gnu_cross_build/master-a [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log.xz | Bin 1556 -> 1544 bytes 02-prepare_abe/console.log.xz | Bin 2776 -> 2776 bytes 04-build_abe-binutils/console.log.xz | Bin 30492 -> 30372 bytes 05-build_abe-stage1/console.log.xz | Bin 71312 -> 71100 bytes 07-build_abe-linux/console.log.xz | Bin 8840 -> 9008 bytes 08-build_abe-glibc/console.log.xz | Bin 236528 -> 237024 bytes 09-build_abe-stage2/console.log.xz | Bin 193980 -> 194580 bytes 10-build_abe-gdb/console.log.xz | Bin 38076 -> 38012 bytes 11-build_abe-qemu/console.log.xz | Bin 30028 -> 30448 bytes 12-check_regression/console.log.xz | Bin 432 -> 416 bytes 13-update_baseline/console.log | 2 +- jenkins/manifest.sh | 26 +++++++++++++------------- 12 files changed, 14 insertions(+), 14 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

1
0
0 0

[toolchain/ci/glibc] branch linaro-local/ci/tcwg_bmk_gnu_tx1/gnu-master-aarch64-spec2k6-O2_LTO updated (691d9ae9e6 -> e0fc721ce6)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk_gnu_tx1/gnu-master-aarch64-spec2k6-O2_LTO in repository toolchain/ci/glibc. from 691d9ae9e6 Remove ununsed tcb-offset adds a94d9659cd Add ARPHRD_CAN, ARPHRD_MCTP to net/if_arp.h adds de8a0897e3 Regenerate ulps on x86_64 with GCC 12 adds e0fc721ce6 Linux: Fix 32-bit vDSO for clock_gettime on powerpc32 No new revisions were added by this update. Summary of changes: sysdeps/unix/sysv/linux/clock_gettime.c | 2 +- sysdeps/unix/sysv/linux/net/if_arp.h | 2 ++ sysdeps/x86_64/fpu/libm-test-ulps | 2 +- 3 files changed, 4 insertions(+), 2 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

1
0
0 0

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_bmk_gnu_tx1/gnu-master-aarch64-spec2k6-O2_LTO updated (31048012db9 -> 0c3fc06c300)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk_gnu_tx1/gnu-master-aarch64-spec2k6-O2_LTO in repository toolchain/ci/gcc. from 31048012db9 x86: PR target/103611: Splitter for DST:DI = (HI:SI<<32)|LO:SI. adds fd74a2ee404 Fortran: reject BOZ type argument to SIZEOF(). adds ca8c0408bef Daily bump. adds d957d250942 Improve location for new statements in match-and-simplify phiopt adds ba64166bf81 testsuite: mark tests that require alias adds 30c286aa937 c++: local_specializations and recursive constrained fn [PR103714] adds eac42299bfd print-tree: dump DECL_LANG_FLAG_8 adds 89cf57ea35d c++: nested lambda capturing a capture proxy, cont [PR94376] adds 6bcb6ed5a44 c++: don't ICE on NAMESPACE_DECL inside FUNCTION_DECL adds fcbf94a5be9 Fix early exit in modref_merge_call_site_flags adds 78fe0f23c73 Change the xfail in gcc.dg/uninit-pr89230-1.c adds 220b9bdfe8f Fortran: add support for IEEE intrinsics on aarch64 non-gli [...] adds 29309f6e29d Daily bump. adds 19dcecd9632 Optimize bit_and op1 float_vector_all_ones_operands to op1. adds 8d1e342b4af Fix handling of deferred SSA names in modref dataflow adds 8d081c0093a opts: Support -Oz in -Ox option hints. adds 7424323bd5e jit: Fix -Wodr warning adds 2decd2cabe5 c++: ahead-of-time overload set pruning for non-dep calls adds 1f56dbe2daa Obsolete m32c-rtems target adds c9c466ea33d x86_64: Improve code expanded for highpart multiplications. adds 7d5d5032c72 Fix static array size in gcc.dg/vect/vect-simd-20.c adds b3f58f87d78 d: Merge upstream dmd ad8412530, druntime fd9a4544, phobos [...] adds ab85331c582 c++: memfn lookup consistency in incomplete-class ctx adds 72c68d7ad90 i386: Fix <sse2p4_1>_pinsr<ssemodesuffix> and its splitters [...] adds bb42d680d5c Update cpplib es.po adds 7631a4d1de0 Daily bump. adds 460d53f816f rs6000: Replace UNSPECS with ss_plus/us_plus and ss_minus/us_minus adds 46bfe1b0e11 Fix incorrect loop exit edge probability [PR103270] adds cd5ae148c47 Fix loop split incorrect count and probability adds 51a24e4a984 Don't move cold code out of loop by checking bb count adds 6fad101f306 config.sub: change mode to 755. adds d22907975b2 i386: Add missing BMI intrinsic to align with clang adds 0c3fc06c300 libphobos: Add power*-*-freebsd* as supported target No new revisions were added by this update. Summary of changes: config.sub | 0 gcc/ChangeLog | 95 ++++++ gcc/DATESTAMP | 2 +- gcc/config.gcc | 1 + gcc/config/i386/bmiintrin.h | 18 ++ gcc/config/i386/i386.md | 112 +++++-- gcc/config/i386/sse.md | 43 +-- gcc/config/rs6000/altivec.md | 29 +- gcc/cp/ChangeLog | 40 +++ gcc/cp/call.c | 28 ++ gcc/cp/constraint.cc | 4 + gcc/cp/cp-tree.h | 5 + gcc/cp/lambda.c | 9 +- gcc/cp/module.cc | 5 +- gcc/cp/pt.c | 91 +++++- gcc/cp/search.c | 4 + gcc/cp/semantics.c | 15 + gcc/d/ChangeLog | 7 + gcc/d/dmd/MERGE | 2 +- gcc/d/dmd/canthrow.d | 16 + gcc/d/dmd/dcast.d | 73 ++--- gcc/d/dmd/dinterpret.d | 41 +++ gcc/d/dmd/dsymbol.d | 16 +- gcc/d/dmd/dsymbolsem.d | 24 +- gcc/d/dmd/expressionsem.d | 26 +- gcc/d/dmd/id.d | 3 + gcc/d/dmd/initsem.d | 106 ++++--- gcc/d/dmd/nogc.d | 14 + gcc/d/dmd/semantic3.d | 3 +- gcc/d/dmd/tokens.d | 26 +- gcc/d/dmd/tokens.h | 11 +- gcc/d/dmd/typesem.d | 178 +++++------ gcc/d/expr.cc | 12 +- gcc/d/runtime.def | 2 - gcc/fortran/ChangeLog | 5 + gcc/fortran/check.c | 3 + gcc/ipa-modref.c | 62 ++-- gcc/jit/ChangeLog | 8 + gcc/jit/libgccjit.c | 10 +- gcc/opts.c | 2 +- gcc/predict.c | 10 +- gcc/print-tree.c | 2 + gcc/testsuite/ChangeLog | 79 +++++ gcc/testsuite/g++.dg/cpp0x/error2.C | 4 +- gcc/testsuite/g++.dg/cpp0x/fntmp-equiv1.C | 18 +- .../g++.dg/cpp0x/lambda/lambda-nested9a.C | 42 +++ gcc/testsuite/g++.dg/cpp2a/concepts-uneval5.C | 17 ++ gcc/testsuite/g++.dg/lookup/memfn1.C | 16 + gcc/testsuite/g++.dg/template/non-dependent16.C | 37 +++ gcc/testsuite/g++.dg/template/non-dependent16a.C | 36 +++ gcc/testsuite/g++.dg/template/non-dependent16b.C | 37 +++ gcc/testsuite/g++.dg/template/non-dependent17.C | 21 ++ gcc/testsuite/g++.dg/torture/pr103669.C | 22 ++ gcc/testsuite/gcc.dg/pr100509.c | 1 + gcc/testsuite/gcc.dg/pr103270.c | 19 ++ gcc/testsuite/gcc.dg/pragma-diag-10.c | 3 +- gcc/testsuite/gcc.dg/tree-ssa/recip-3.c | 2 +- gcc/testsuite/gcc.dg/tree-ssa/ssa-lim-19.c | 29 ++ gcc/testsuite/gcc.dg/tree-ssa/ssa-lim-20.c | 25 ++ gcc/testsuite/gcc.dg/tree-ssa/ssa-lim-21.c | 35 +++ gcc/testsuite/gcc.dg/tree-ssa/ssa-lim-22.c | 32 ++ gcc/testsuite/gcc.dg/tree-ssa/ssa-lim-23.c | 21 ++ gcc/testsuite/gcc.dg/uninit-pr89230-1.c | 4 +- gcc/testsuite/gcc.dg/vect/vect-simd-20.c | 2 +- gcc/testsuite/gcc.target/i386/bmi-1.c | 8 +- gcc/testsuite/gcc.target/i386/bmi-2.c | 8 +- gcc/testsuite/gcc.target/i386/bmi-3.c | 8 +- gcc/testsuite/gcc.target/i386/pr98468.c | 35 +++ gcc/testsuite/gcc.target/i386/smuldi3_highpart.c | 11 + gcc/testsuite/gdc.test/compilable/test22593.d | 13 + gcc/testsuite/gdc.test/fail_compilation/ice17074.d | 12 +- .../gdc.test/fail_compilation/test22593.d | 23 ++ gcc/testsuite/gfortran.dg/illegal_boz_arg_2.f90 | 6 + gcc/tree-ssa-loop-im.c | 152 +++++++++- gcc/tree-ssa-loop-split.c | 85 +++++- gcc/tree-ssa-phiopt.c | 4 + libcpp/po/ChangeLog | 4 + libcpp/po/es.po | 45 +-- libgfortran/ChangeLog | 14 + libgfortran/config/fpu-aarch64.h | 331 +++++++++++++++++++++ libgfortran/configure.host | 18 +- libphobos/ChangeLog | 5 + libphobos/configure.tgt | 3 + libphobos/libdruntime/MERGE | 2 +- libphobos/libdruntime/core/builtins.d | 48 ++- libphobos/libdruntime/core/lifetime.d | 20 +- libphobos/libdruntime/core/sys/linux/sched.d | 3 + libphobos/libdruntime/object.d | 30 +- libphobos/src/MERGE | 2 +- libphobos/src/std/format/write.d | 23 ++ libphobos/src/std/range/interfaces.d | 9 + libphobos/src/std/typecons.d | 2 +- 92 files changed, 2146 insertions(+), 443 deletions(-) mode change 100644 => 100755 config.sub create mode 100644 gcc/testsuite/g++.dg/cpp0x/lambda/lambda-nested9a.C create mode 100644 gcc/testsuite/g++.dg/cpp2a/concepts-uneval5.C create mode 100644 gcc/testsuite/g++.dg/lookup/memfn1.C create mode 100644 gcc/testsuite/g++.dg/template/non-dependent16.C create mode 100644 gcc/testsuite/g++.dg/template/non-dependent16a.C create mode 100644 gcc/testsuite/g++.dg/template/non-dependent16b.C create mode 100644 gcc/testsuite/g++.dg/template/non-dependent17.C create mode 100644 gcc/testsuite/g++.dg/torture/pr103669.C create mode 100644 gcc/testsuite/gcc.dg/pr103270.c create mode 100644 gcc/testsuite/gcc.dg/tree-ssa/ssa-lim-19.c create mode 100644 gcc/testsuite/gcc.dg/tree-ssa/ssa-lim-20.c create mode 100644 gcc/testsuite/gcc.dg/tree-ssa/ssa-lim-21.c create mode 100644 gcc/testsuite/gcc.dg/tree-ssa/ssa-lim-22.c create mode 100644 gcc/testsuite/gcc.dg/tree-ssa/ssa-lim-23.c create mode 100644 gcc/testsuite/gcc.target/i386/pr98468.c create mode 100644 gcc/testsuite/gcc.target/i386/smuldi3_highpart.c create mode 100644 gcc/testsuite/gdc.test/compilable/test22593.d create mode 100644 gcc/testsuite/gdc.test/fail_compilation/test22593.d create mode 100644 gcc/testsuite/gfortran.dg/illegal_boz_arg_2.f90 create mode 100644 libgfortran/config/fpu-aarch64.h -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

1
0
0 0

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_bmk_gnu_tx1/gnu-master-aarch64-spec2k6-O2_LTO updated (fa8f0a0ff0 -> ae47e3097e)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk_gnu_tx1/gnu-master-aarch64-spec2k6-O2_LTO in repository toolchain/ci/binutils-gdb. from fa8f0a0ff0 gdb: add "exit" command as an alias for "quit" adds 6b526f64aa Automatic date update in version.in adds 682351b932 readelf: avoid a possible divide by zero adds 432e9063fd Obsolete m32c-rtems adds fdc40d5673 Automatic date update in version.in adds 68ba44c41a gdb/ada-lang.h: Reformat comment to follow coding standards adds cc6d00f13b gdb/ada-exp.y: Reformat comment to follow GDB's coding standards adds db956d66c9 Add Enze Li to gdb/MAINTAINERS adds dde238e063 Make n_spaces return a const char * adds b0715493df Remove puts_debug adds 6bebf813ac Remove print_spaces adds 443279aa9c Automatic date update in version.in adds 5ab88688f0 Typo fixes in binutils doc adds ca988435c6 gas/ELF: avoid below-base ref in obj_elf_parse_section_letters() adds 47f4115a1b x86: -mfence-as-lock-add=yes doesn't work for 16-bit mode adds ae47e3097e Obsolete m32c-rtems and m32r-rtems No new revisions were added by this update. Summary of changes: bfd/config.bfd | 3 +- bfd/version.h | 2 +- binutils/doc/binutils.texi | 8 ++-- binutils/readelf.c | 4 ++ gas/config/obj-elf.c | 24 ++++++------ gas/config/tc-i386.c | 7 +++- gdb/MAINTAINERS | 1 + gdb/ada-exp.y | 18 ++++----- gdb/ada-lang.h | 4 +- gdb/cli-out.c | 2 +- gdb/compile/compile-loc2c.c | 2 +- gdb/dwarf2/read.c | 32 +++++++--------- gdb/symmisc.c | 6 +-- gdb/utils.c | 93 +-------------------------------------------- gdb/utils.h | 6 +-- ld/configure.tgt | 4 +- 16 files changed, 63 insertions(+), 153 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

1
0
0 0

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_bmk_gnu_tx1/gnu-master-aarch64-spec2k6-O2_LTO updated (1ee3ec484 -> ebf993dcf)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk_gnu_tx1/gnu-master-aarch64-spec2k6-O2_LTO in repository toolchain/ci/base-artifacts. discards 1ee3ec484 0: update: binutils-gcc-linux-glibc: 1 new ebf993dcf 0: update: binutils-gcc-linux-glibc: 1 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (1ee3ec484) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_bmk_gnu_tx1/gnu-master-a [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log.xz | Bin 1608 -> 1768 bytes 02-prepare_abe/console.log.xz | Bin 2776 -> 2776 bytes 03-build_abe-binutils/console.log.xz | Bin 30728 -> 31244 bytes 04-build_abe-stage1/console.log.xz | Bin 73648 -> 73200 bytes 06-build_abe-linux/console.log.xz | Bin 8024 -> 9072 bytes 07-build_abe-glibc/console.log.xz | Bin 237496 -> 238424 bytes 08-build_abe-stage2/console.log.xz | Bin 170852 -> 174380 bytes 09-benchmark/benchmark-build.log | 68 +- 09-benchmark/benchmark.log | 66 +- 09-benchmark/console.log.xz | Bin 3048 -> 3088 bytes 10-check_regression/console.log.xz | Bin 1616 -> 1652 bytes 10-check_regression/results-perf-0.csv | 170 +- 10-check_regression/results-perf-1.csv | 177 +- 10-check_regression/results.log | 4808 +++++++++---------- 11-update_baseline/console.log | 206 +- 11-update_baseline/results-perf-0.csv | 170 +- 11-update_baseline/results-perf-1.csv | 177 +- 11-update_baseline/results.log | 4820 ++++++++++---------- .../top-artifacts/save-temps/400.perlbench.tar.xz | Bin 6918056 -> 6917840 bytes .../top-artifacts/save-temps/401.bzip2.tar.xz | Bin 420276 -> 420640 bytes .../top-artifacts/save-temps/403.gcc.tar.xz | Bin 19450328 -> 19445212 bytes .../top-artifacts/save-temps/410.bwaves.tar.xz | Bin 79444 -> 79412 bytes .../top-artifacts/save-temps/416.gamess.tar.xz | Bin 28851704 -> 28856160 bytes .../top-artifacts/save-temps/429.mcf.tar.xz | Bin 133848 -> 133668 bytes .../top-artifacts/save-temps/433.milc.tar.xz | Bin 836420 -> 834188 bytes .../top-artifacts/save-temps/434.zeusmp.tar.xz | Bin 1168872 -> 1168820 bytes .../top-artifacts/save-temps/435.gromacs.tar.xz | Bin 5460948 -> 5453328 bytes .../top-artifacts/save-temps/436.cactusADM.tar.xz | Bin 4209148 -> 4197612 bytes .../top-artifacts/save-temps/437.leslie3d.tar.xz | Bin 292548 -> 292884 bytes .../top-artifacts/save-temps/444.namd.tar.xz | Bin 1268992 -> 1272508 bytes .../top-artifacts/save-temps/445.gobmk.tar.xz | Bin 8554524 -> 8546416 bytes .../top-artifacts/save-temps/447.dealII.tar.xz | Bin 28735016 -> 28440968 bytes .../top-artifacts/save-temps/450.soplex.tar.xz | Bin 4420628 -> 4425952 bytes .../top-artifacts/save-temps/453.povray.tar.xz | Bin 7061372 -> 7042892 bytes .../top-artifacts/save-temps/454.calculix.tar.xz | Bin 8658640 -> 8683828 bytes .../top-artifacts/save-temps/456.hmmer.tar.xz | Bin 1911052 -> 1909728 bytes .../top-artifacts/save-temps/458.sjeng.tar.xz | Bin 663536 -> 663116 bytes .../top-artifacts/save-temps/459.GemsFDTD.tar.xz | Bin 1264116 -> 1264540 bytes .../top-artifacts/save-temps/462.libquantum.tar.xz | Bin 246964 -> 244484 bytes .../top-artifacts/save-temps/464.h264ref.tar.xz | Bin 2994220 -> 3002380 bytes .../top-artifacts/save-temps/465.tonto.tar.xz | Bin 16097464 -> 16090940 bytes .../top-artifacts/save-temps/470.lbm.tar.xz | Bin 81916 -> 81332 bytes .../top-artifacts/save-temps/471.omnetpp.tar.xz | Bin 5793540 -> 5796980 bytes .../top-artifacts/save-temps/473.astar.tar.xz | Bin 354756 -> 354612 bytes .../top-artifacts/save-temps/481.wrf.tar.xz | Bin 15689452 -> 15622068 bytes .../top-artifacts/save-temps/482.sphinx3.tar.xz | Bin 1322820 -> 1323664 bytes .../top-artifacts/save-temps/483.xalancbmk.tar.xz | Bin 52242516 -> 52168368 bytes jenkins/manifest.sh | 20 +- results_id | 2 +- save-temps/400.perlbench.tar.xz | Bin 6918056 -> 6917840 bytes save-temps/401.bzip2.tar.xz | Bin 420276 -> 420640 bytes save-temps/403.gcc.tar.xz | Bin 19450328 -> 19445212 bytes save-temps/410.bwaves.tar.xz | Bin 79444 -> 79412 bytes save-temps/416.gamess.tar.xz | Bin 28851704 -> 28856160 bytes save-temps/429.mcf.tar.xz | Bin 133848 -> 133668 bytes save-temps/433.milc.tar.xz | Bin 836420 -> 834188 bytes save-temps/434.zeusmp.tar.xz | Bin 1168872 -> 1168820 bytes save-temps/435.gromacs.tar.xz | Bin 5460948 -> 5453328 bytes save-temps/436.cactusADM.tar.xz | Bin 4209148 -> 4197612 bytes save-temps/437.leslie3d.tar.xz | Bin 292548 -> 292884 bytes save-temps/444.namd.tar.xz | Bin 1268992 -> 1272508 bytes save-temps/445.gobmk.tar.xz | Bin 8554524 -> 8546416 bytes save-temps/447.dealII.tar.xz | Bin 28735016 -> 28440968 bytes save-temps/450.soplex.tar.xz | Bin 4420628 -> 4425952 bytes save-temps/453.povray.tar.xz | Bin 7061372 -> 7042892 bytes save-temps/454.calculix.tar.xz | Bin 8658640 -> 8683828 bytes save-temps/456.hmmer.tar.xz | Bin 1911052 -> 1909728 bytes save-temps/458.sjeng.tar.xz | Bin 663536 -> 663116 bytes save-temps/459.GemsFDTD.tar.xz | Bin 1264116 -> 1264540 bytes save-temps/462.libquantum.tar.xz | Bin 246964 -> 244484 bytes save-temps/464.h264ref.tar.xz | Bin 2994220 -> 3002380 bytes save-temps/465.tonto.tar.xz | Bin 16097464 -> 16090940 bytes save-temps/470.lbm.tar.xz | Bin 81916 -> 81332 bytes save-temps/471.omnetpp.tar.xz | Bin 5793540 -> 5796980 bytes save-temps/473.astar.tar.xz | Bin 354756 -> 354612 bytes save-temps/481.wrf.tar.xz | Bin 15689452 -> 15622068 bytes save-temps/482.sphinx3.tar.xz | Bin 1322820 -> 1323664 bytes save-temps/483.xalancbmk.tar.xz | Bin 52242516 -> 52168368 bytes 78 files changed, 5410 insertions(+), 5274 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

1
0
0 0

[toolchain/ci/qemu] branch linaro-local/ci/tcwg_kernel/gnu-release-arm-lts-allyesconfig updated (48c03a0e13 -> 2bf40d0841)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-arm-lts-allyesconfig in repository toolchain/ci/qemu. from 48c03a0e13 Merge tag 's390x-2021-12-17' of https://gitlab.com/thuth/qem [...] adds 73944a4bf4 pseries: Update SLOF firmware image adds 2307ddc15b Merge tag 'qemu-slof-20211112' of github.com:aik/qemu into ppc-next adds 83234b8289 hw/ppc/mac.h: Remove MAX_CPUS macro adds c3a824b0cf target/ppc: Fixed call to deferred exception adds 00d3880251 test/tcg/ppc64le: test mtfsf adds 25ee608d79 target/ppc: ppc_store_fpscr doesn't update bits 0 to 28 and 52 adds 5f1470b091 target/ppc: Implement Vector Expand Mask adds 17868d81e0 target/ppc: Implement Vector Extract Mask adds 9193eaa901 target/ppc: Implement Vector Mask Move insns adds ef80a708b5 ivshmem.c: change endianness to LITTLE_ENDIAN adds d04aeb6862 ivshmem-test.c: enable test_ivshmem_server for ppc64 arch adds fa4b5eaaf9 pci-host: Allow extended config space access for PowerNV PHB4 model adds 58c49ef5c4 docs: Minor updates on the powernv documentation. adds ebe6c3fab8 ppc/pnv.c: add a friendly warning when accel=kvm is used adds 3e8f715815 docs/system/ppc/powernv.rst: document KVM support status adds bbfbbff5fc ppc/pnv.c: fix "system-id" FDT when -uuid is set adds 88581cc43b docs: Introducing pseries documentation. adds d483f2b53a docs: rSTify ppc-spapr-hcalls.txt adds d55b123d14 docs: Rename ppc-spapr-hcalls.txt to ppc-spapr-hcalls.rst. adds 9befbe4f62 Link new ppc-spapr-hcalls.rst file to pseries.rst. adds 149a48f6e6 softfloat: Extend float_exception_flags to 16 bits adds ba11446c40 softfloat: Add flag specific to Inf - Inf adds bead3c9b0f softfloat: Add flag specific to Inf * 0 adds 10cc964030 softfloat: Add flags specific to Inf / Inf and 0 / 0 adds f8718aab89 softfloat: Add flag specific to sqrt(-x) adds 81254b02eb softfloat: Add flag specific to convert non-nan to int adds e706d4455b softfloat: Add flag specific to signaling nans adds 941298ecd7 target/ppc: Update float_invalid_op_addsub for new flags adds 4edf55698f target/ppc: Update float_invalid_op_mul for new flags adds c07f82416c target/ppc: Update float_invalid_op_div for new flags adds f2e2504676 target/ppc: Move float_check_status from FPU_FCTI to translate adds 353464ea16 target/ppc: Update float_invalid_cvt for new flags adds fed12f3b2d target/ppc: Fix VXCVI return value adds b891757e44 target/ppc: Remove inline from do_fri adds 6bce077777 target/ppc: Use FloatRoundMode in do_fri adds 1348d20b16 target/ppc: Tidy inexact handling in do_fri adds a496352736 target/ppc: Clean up do_fri adds e4052bb773 target/ppc: Update fmadd for new flags adds ffdaff8e9c target/ppc: Split out do_fmadd adds 2125ac18bf target/ppc: Do not call do_float_check_status from do_fmadd adds 7238e55bd6 target/ppc: Split out do_frsp adds 734cfbd84e target/ppc: Update do_frsp for new flags adds 58c7edef61 target/ppc: Use helper_todouble in do_frsp adds 3d3050cc8d target/ppc: Update sqrt for new flags adds 053e23a694 target/ppc: Update xsrqpi and xsrqpxp to new flags adds 8ea0b1408e target/ppc: Update fre to new flags adds 42636fb923 softfloat: Add float64r32 arithmetic routines adds d04ca895dc target/ppc: Add helpers for fmadds et al adds 41ae890d08 target/ppc: Add helper for fsqrts adds d9e792a1c1 target/ppc: Add helpers for fadds, fsubs, fdivs adds 7f87214e3b target/ppc: Add helper for fmuls adds dedbfda765 target/ppc: Add helper for frsqrtes adds 7d82ea3484 target/ppc: Update fres to new flags and float64r32 adds a1f1c731c6 target/ppc: Use helper_todouble/tosingle in helper_xststdcsp adds 1da666cd8e target/ppc: Disable software TLB for the 7450 family adds b137fb72d7 target/ppc: Disable unused facilities in the e600 CPU adds a09410ed1f target/ppc: Remove the software TLB model of 7450 CPUs adds 6328a3bb4b target/ppc: Fix MPCxxx FPU interrupt address adds fd77f75710 target/ppc: Remove 603e exception model adds 84835acbbf target/ppc: Set 601v exception model id adds c8f49e6b93 target/ppc: remove 401/403 CPUs adds 82f64c2384 ppc/ppc405: Change kernel load address adds 26e8bed611 ppc: Mark the 'taihu' machine as deprecated adds de82dabead ppc: Add trace-events for DCR accesses adds 09960a5be3 ppc/ppc405: Convert printfs to trace-events adds af9e361512 ppc/ppc405: Drop flag parameter in ppc405_set_bootinfo() adds a3e973e1bf ppc/ppc405: Change ppc405ep_init() return value adds f61b99d35e ppc/ppc405: Add some address space definitions adds 9fb100efa1 ppc/ppc405: Remove flash support adds 13d63de59b ppc/ppc405: Rework FW load adds e3931ecab3 ppc/ppc405: Introduce ppc405_set_default_bootinfo() adds 337270b2a5 ppc/ppc405: Fix boot from kernel adds cada9f30d3 ppc/ppc405: Change default PLL values at reset adds e0caa8e64d ppc/ppc405: Fix bi_pci_enetaddr2 field in U-Boot board information adds 6518c0ede9 ppc/ppc405: Add update of bi_procfreq field adds 201fc774e0 target/ppc: Fix xs{max, min}[cj]dp to use VSX registers adds c5df1898a1 target/ppc: Move xs{max,min}[cj]dp to decodetree adds 38d4914c50 target/ppc: fix xscvqpdp register access adds caf6f9b568 target/ppc: move xscvqpdp to decodetree adds 7fc1dc8313 target/ppc: Fix e6500 boot adds 29c4a3363b Revert "target/ppc: Move SPR_DSISR setting to powerpc_excp" adds 8f2e9d4003 target/ppc: introduce PMUEventType and PMU overflow timers adds c2eff582a3 target/ppc: PMU basic cycle count for pseries TCG adds 308b9fad2a target/ppc: PMU: update counters on PMCs r/w adds a6f91249e0 target/ppc: PMU: update counters on MMCR1 write adds 1474ba6d10 target/ppc: enable PMU counter overflow with cycle events adds 46d396bde9 target/ppc: enable PMU instruction count adds 7aeac354a6 target/ppc/power8-pmu.c: add PM_RUN_INST_CMPL (0xFA) event adds 1f26c75191 PPC64/TCG: Implement 'rfebb' instruction adds 2c4d3a501e ppc/pnv: Introduce a "chip" property under PHB3 adds a8fa95c7e6 ppc/pnv: Use the chip class to check the index of PHB3 devices adds 9e59b09ccf ppc/pnv: Drop the "num-phbs" property adds 10841a76eb ppc/pnv: Move mapping of the PHB3 CQ regions under pnv_pbcq_ [...] adds 2ff73dda02 ppc/pnv: Use QOM hierarchy to scan PHB3 devices adds 422fd92e61 ppc/pnv: Introduce a num_pecs class attribute for PHB4 PEC devices adds 12060cbd3f ppc/pnv: Introduce version and device_id class atributes for [...] adds 6f43d2551f ppc/pnv: Introduce a "chip" property under the PHB4 model adds cf0ee6955c ppc/pnv: Introduce a num_stack class attribute adds aa8cc84d88 ppc/pnv: Compute the PHB index from the PHB4 PEC model adds 8da4f8f7b7 ppc/pnv: Remove "system-memory" property from PHB4 PEC adds 13480fc58a ppc/pnv: Move realize of PEC stacks under the PEC model adds 0e6232bc3c ppc/pnv: Use QOM hierarchy to scan PEC PHB4 devices adds 93dc314c92 Merge tag 'pull-ppc-20211217' of https://github.com/legoater [...] adds 57a93f16e8 configure: Symlink binaries using .exe suffix with MinGW adds dc7d6cafce target/i386/kvm: Replace use of __u32 type adds 4455922f7b qemu-keymap: Add license in generated files adds 74fb2f4f4c hw/avr: Realize AVRCPU qdev object using qdev_realize() adds f71d31fa81 hw/virtio/vhost: Fix typo in comment. adds 036ef344b6 docs/block-replication.txt: Fix replication top-id command demo adds 2c674fada7 glib-compat: Introduce g_memdup2() wrapper adds 460056dbe6 tests/qtest: Replace g_memdup() by g_memdup2() adds ce2ff9cccf checkpatch: Do not allow deprecated g_memdup() adds 90978e15bc Merge tag 'trivial-branch-for-7.0-pull-request' of https://g [...] adds ba7c60c203 configure: make $targetos lowercase, use windows instead of MINGW32 adds 65eff01bcf configure: move target detection before CPU detection adds e4da0e39df configure: unify two case statements on $cpu adds d8ff892dc2 configure: unify ppc64 and ppc64le adds 4da270be1c configure: unify x86_64 and x32 adds ffb91f68b1 meson: rename "arch" variable adds 823eb01345 configure, meson: move ARCH to meson.build adds 0f457147f4 configure: remove unnecessary symlinks adds 5dce7b8d8c configure: remove DIRS adds 7a82413dbd meson: reenable test-fdmon-epoll adds ad5439bb53 cpu: remove unnecessary #ifdef CONFIG_TCG adds b20a7ee6f0 meson: add "check" argument to run_command adds 7a3ce79c06 hw/scsi: Fix scsi_bus_init_named() docstring adds 97a2b074d1 hw/scsi/megasas: Fails command if SGL buffer overflows adds 08c34c642d tests/qtest/fuzz-megasas-test: Add test for GitLab issue #521 adds 5a3a2eb3b1 hw/i386/vmmouse: Require 'i8042' property to be set adds 212a33d3b0 Merge tag 'for-upstream' of https://gitlab.com/bonzini/qemu [...] adds 915f77b211 target/riscv: zfh: half-precision load and store adds 00c1899f12 target/riscv: zfh: half-precision computational adds 7b03c8e5b5 target/riscv: zfh: half-precision convert and move adds 11f9c450a6 target/riscv: zfh: half-precision floating-point compare adds 6bc6fc96d1 target/riscv: zfh: half-precision floating-point classify adds 13fb8c7b42 target/riscv: zfh: add Zfh cpu property adds 2d258b428b target/riscv: zfh: implement zfhmin extension adds e523773040 target/riscv: zfh: add Zfhmin cpu property adds 9ec6622db3 target/riscv: drop vector 0.7.1 and add 1.0 support adds 52561f2a80 target/riscv: Use FIELD_EX32() to extract wd field adds 61b4b69d12 target/riscv: rvv-1.0: add mstatus VS field adds c36b2f1a4d target/riscv: rvv-1.0: set mstatus.SD bit if mstatus.VS is dirty adds 89a81e376a target/riscv: rvv-1.0: add sstatus VS field adds 7b07a37c2c target/riscv: rvv-1.0: introduce writable misa.v field adds 8e1ee1fb57 target/riscv: rvv-1.0: add translation-time vector context status adds 9bd291f6e3 target/riscv: rvv-1.0: remove rvv related codes from fcsr registers adds 4594fa5a96 target/riscv: rvv-1.0: add vcsr register adds 2e56505475 target/riscv: rvv-1.0: add vlenb register adds 6bc3dfa96d target/riscv: rvv-1.0: check MSTATUS_VS when accessing vecto [...] adds f9298de514 target/riscv: rvv-1.0: remove MLEN calculations adds 33f1beaf12 target/riscv: rvv-1.0: add fractional LMUL adds 3479a814e4 target/riscv: rvv-1.0: add VMA and VTA adds f31dacd720 target/riscv: rvv-1.0: update check functions adds ff64fc91d1 target/riscv: introduce more imm value modes in translator f [...] adds 9b4a40a786 target/riscv: rvv:1.0: add translation-time nan-box helper function adds 57a2d89a82 target/riscv: rvv-1.0: remove amo operations instructions adds d9b7609a1f target/riscv: rvv-1.0: configure instructions adds 79556fb6fa target/riscv: rvv-1.0: stride load and store instructions adds 08b9d0ed4a target/riscv: rvv-1.0: index load and store instructions adds 83fcd573b1 target/riscv: rvv-1.0: fix address index overflow bug of ind [...] adds d3e5e2ff4f target/riscv: rvv-1.0: fault-only-first unit stride load adds 30206bd842 target/riscv: rvv-1.0: load/store whole register instructions adds 5a9f8e1552 target/riscv: rvv-1.0: update vext_max_elems() for load/store insns adds a689a82b7f target/riscv: rvv-1.0: take fractional LMUL into vector max [...] adds 20f2079acf target/riscv: rvv-1.0: floating-point square-root instruction adds 0676d8e3dc target/riscv: rvv-1.0: floating-point classify instructions adds 0014aa741d target/riscv: rvv-1.0: count population in mask instruction adds d71a24fc82 target/riscv: rvv-1.0: find-first-set mask bit instruction adds 40c1495d69 target/riscv: rvv-1.0: set-X-first mask bit instructions adds ee17eaa120 target/riscv: rvv-1.0: iota instruction adds f4f47e04de target/riscv: rvv-1.0: element index instruction adds 308ee80578 target/riscv: rvv-1.0: allow load element with sign-extended adds 50bfb45b2c target/riscv: rvv-1.0: register gather instructions adds dedc53cbc9 target/riscv: rvv-1.0: integer scalar move instructions adds c4b3e46f00 target/riscv: rvv-1.0: floating-point move instruction adds 5c4eb8fb56 target/riscv: rvv-1.0: floating-point scalar move instructions adds 6b85975e11 target/riscv: rvv-1.0: whole register move instructions adds cd01340e75 target/riscv: rvv-1.0: integer extension instructions adds 8b99a110f7 target/riscv: rvv-1.0: single-width averaging add and subtra [...] adds a75ae09f2a target/riscv: rvv-1.0: single-width bit shift instructions adds bb45485ad1 target/riscv: rvv-1.0: integer add-with-carry/subtract-with-borrow adds 7daa5852bc target/riscv: rvv-1.0: narrowing integer right shift instructions adds f51c3cf1fa target/riscv: rvv-1.0: widening integer multiply-add instructions adds d6be7a3504 target/riscv: rvv-1.0: single-width saturating add and subtr [...] adds 063f8bbca0 target/riscv: rvv-1.0: integer comparison instructions adds e70aa16e5e target/riscv: rvv-1.0: floating-point compare instructions adds 50f6696c0f target/riscv: rvv-1.0: mask-register logical instructions adds 6438ed61de target/riscv: rvv-1.0: slide instructions adds 8500d4ab2e target/riscv: rvv-1.0: floating-point slide instructions adds a70b3a73e7 target/riscv: rvv-1.0: narrowing fixed-point clip instructions adds 08b60eebc4 target/riscv: rvv-1.0: single-width floating-point reduction adds b8dd99f2d1 target/riscv: rvv-1.0: widening floating-point reduction ins [...] adds 74eb7834bc target/riscv: rvv-1.0: single-width scaling shift instructions adds a12c812d19 target/riscv: rvv-1.0: remove widening saturating scaled mul [...] adds e29c5cefd8 target/riscv: rvv-1.0: remove vmford.vv and vmford.vf adds c3536f2f55 target/riscv: rvv-1.0: remove integer extract instruction adds 49c5611a97 target/riscv: rvv-1.0: floating-point min/max instructions adds 986c895de1 target/riscv: introduce floating-point rounding mode enum adds 900da87ab9 target/riscv: rvv-1.0: floating-point/integer type-convert i [...] adds 3ce4c09df7 target/riscv: rvv-1.0: widening floating-point/integer type-convert adds 75804f7131 target/riscv: add "set round to odd" rounding mode helper function adds ff679b58e3 target/riscv: rvv-1.0: narrowing floating-point/integer type [...] adds 8a4b52575a target/riscv: rvv-1.0: relax RV_VLEN_MAX to 1024-bits adds f714361ed7 target/riscv: rvv-1.0: implement vstart CSR adds d6c4d3f2a6 target/riscv: rvv-1.0: trigger illegal instruction exception [...] adds 719d3561b2 target/riscv: gdb: support vector registers for rv64 & rv32 adds e848a1e563 target/riscv: rvv-1.0: floating-point reciprocal square-root [...] adds 55c35407c3 target/riscv: rvv-1.0: floating-point reciprocal estimate in [...] adds 6b5c8eb3e7 target/riscv: rvv-1.0: rename r2_zimm to r2_zimm11 adds 34a2c2d81a target/riscv: rvv-1.0: add vsetivli instruction adds 5c89e9c096 target/riscv: rvv-1.0: add evl parameter to vext_ldst_us() adds 26086aea0d target/riscv: rvv-1.0: add vector unit-stride mask load/store insns adds 9c0d2559de target/riscv: rvv-1.0: rename vmandnot.mm and vmornot.mm to [...] adds 45ca2ca6bd target/riscv: rvv-1.0: update opivv_vadc_check() comment adds cc13aa3614 target/riscv: rvv-1.0: Add ELEN checks for widening and narr [...] adds a7cad953fa riscv: Set 5.4 as minimum kernel version for riscv32 adds 0643c12e4b target/riscv: Enable bitmanip Zb[abcs] instructions adds 7e322a7f23 hw/riscv: Use load address rather than entry point for fw_dy [...] adds c7d773ae49 Merge tag 'pull-riscv-to-apply-20211220-1' of github.com:ali [...] adds b9d2af3c62 linux-user: Untabify all safe-syscall.inc.S adds a3310c0397 linux-user: Move syscall error detection into safe_syscall_base adds 4542adef5b linux-user/host/mips: Add safe-syscall.inc.S adds 95c021dac8 linux-user/host/sparc64: Add safe-syscall.inc.S adds 0a7e01904d linux-user: Remove HAVE_SAFE_SYSCALL and hostdep.h adds af254a2792 linux-user: Rename TARGET_ERESTARTSYS to QEMU_ERESTARTSYS adds ea8ee3ee93 bsd-user: Rename TARGET_ERESTARTSYS to QEMU_ERESTARTSYS adds 57a0c9384c linux-user: Rename TARGET_QEMU_ESIGRETURN to QEMU_ESIGRETURN adds 5da4063f64 linux-user: Create special-errno.h adds 2ac16d01e3 bsd-user: Create special-errno.h adds bbf15aaf7c common-user: Move safe-syscall.* from linux-user adds 5bfd125ec8 common-user: Adjust system call return on FreeBSD adds ff9c1e5500 linux-user: Move thunk.c from top-level adds 4d06bb4e03 meson: Move linux_user_ss to linux-user/ adds 3363615a65 meson: Move bsd_user_ss to bsd-user/ adds 2bf40d0841 Merge tag 'pull-user-20211220' of https://gitlab.com/rth7680 [...] No new revisions were added by this update. Summary of changes: MAINTAINERS | 3 +- bsd-user/errno_defs.h | 6 +- bsd-user/meson.build | 6 + bsd-user/special-errno.h | 24 + common-user/host/aarch64/safe-syscall.inc.S | 88 + common-user/host/arm/safe-syscall.inc.S | 108 + common-user/host/i386/safe-syscall.inc.S | 126 + common-user/host/mips/safe-syscall.inc.S | 148 + common-user/host/ppc64/safe-syscall.inc.S | 94 + common-user/host/riscv/safe-syscall.inc.S | 79 + common-user/host/s390x/safe-syscall.inc.S | 98 + common-user/host/sparc64/safe-syscall.inc.S | 89 + .../host/x86_64/safe-syscall.inc.S | 42 +- common-user/meson.build | 6 + common-user/safe-syscall-error.c | 25 + {linux-user => common-user}/safe-syscall.S | 5 +- configure | 255 +- cpu.c | 5 - docs/about/deprecated.rst | 9 + docs/block-replication.txt | 2 +- docs/meson.build | 6 +- docs/specs/ppc-spapr-hcalls.rst | 100 + docs/specs/ppc-spapr-hcalls.txt | 78 - docs/system/ppc/powernv.rst | 68 +- docs/system/ppc/pseries.rst | 226 ++ fpu/softfloat-parts.c.inc | 57 +- fpu/softfloat-specialize.c.inc | 12 +- fpu/softfloat.c | 114 +- hw/avr/atmega.c | 2 +- hw/i386/vmmouse.c | 4 + hw/misc/ivshmem.c | 2 +- hw/pci-host/pnv_phb3.c | 3 +- hw/pci-host/pnv_phb3_pbcq.c | 11 + hw/pci-host/pnv_phb4.c | 1 + hw/pci-host/pnv_phb4_pec.c | 75 +- hw/ppc/mac.h | 3 - hw/ppc/mac_newworld.c | 3 +- hw/ppc/mac_oldworld.c | 3 +- hw/ppc/pnv.c | 177 +- hw/ppc/ppc.c | 2 + hw/ppc/ppc405.h | 14 +- hw/ppc/ppc405_boards.c | 245 +- hw/ppc/ppc405_uc.c | 225 +- hw/ppc/spapr_cpu_core.c | 1 + hw/ppc/trace-events | 23 + hw/riscv/boot.c | 13 +- hw/scsi/megasas.c | 1 + hw/virtio/vhost.c | 2 +- include/exec/cpu-all.h | 2 - include/fpu/softfloat-types.h | 23 +- include/fpu/softfloat.h | 14 +- include/glib-compat.h | 37 + include/hw/pci-host/pnv_phb3.h | 3 + include/hw/pci-host/pnv_phb4.h | 5 + include/hw/ppc/pnv.h | 2 + include/hw/scsi/scsi.h | 2 +- {linux-user => include/user}/safe-syscall.h | 37 +- linux-user/aarch64/cpu_loop.c | 4 +- linux-user/aarch64/signal.c | 4 +- linux-user/alpha/cpu_loop.c | 4 +- linux-user/alpha/signal.c | 8 +- linux-user/arm/cpu_loop.c | 4 +- linux-user/arm/signal.c | 8 +- linux-user/cpu_loop-common.h | 1 + linux-user/cris/cpu_loop.c | 4 +- linux-user/cris/signal.c | 4 +- linux-user/generic/target_errno_defs.h | 17 - linux-user/hexagon/cpu_loop.c | 4 +- linux-user/hexagon/signal.c | 2 +- linux-user/host/aarch64/hostdep.h | 18 - linux-user/host/aarch64/safe-syscall.inc.S | 75 - linux-user/host/arm/hostdep.h | 18 - linux-user/host/arm/safe-syscall.inc.S | 90 - linux-user/host/i386/hostdep.h | 18 - linux-user/host/i386/safe-syscall.inc.S | 100 - linux-user/host/ia64/hostdep.h | 15 - linux-user/host/mips/hostdep.h | 15 - linux-user/host/ppc/hostdep.h | 15 - linux-user/host/ppc64/hostdep.h | 18 - linux-user/host/ppc64/safe-syscall.inc.S | 96 - linux-user/host/riscv/hostdep.h | 14 - linux-user/host/riscv/safe-syscall.inc.S | 77 - linux-user/host/s390/hostdep.h | 15 - linux-user/host/s390x/hostdep.h | 18 - linux-user/host/s390x/safe-syscall.inc.S | 90 - linux-user/host/sparc/hostdep.h | 15 - linux-user/host/sparc64/hostdep.h | 15 - linux-user/host/x32/hostdep.h | 15 - linux-user/host/x86_64/hostdep.h | 18 - linux-user/hppa/cpu_loop.c | 4 +- linux-user/hppa/signal.c | 4 +- linux-user/i386/cpu_loop.c | 12 +- linux-user/i386/signal.c | 8 +- linux-user/m68k/cpu_loop.c | 4 +- linux-user/m68k/signal.c | 8 +- linux-user/meson.build | 9 +- linux-user/microblaze/cpu_loop.c | 4 +- linux-user/microblaze/signal.c | 4 +- linux-user/mips/cpu_loop.c | 4 +- linux-user/mips/signal.c | 8 +- linux-user/openrisc/cpu_loop.c | 4 +- linux-user/ppc/cpu_loop.c | 4 +- linux-user/ppc/signal.c | 10 +- linux-user/riscv/cpu_loop.c | 4 +- linux-user/riscv/signal.c | 2 +- linux-user/riscv/target_syscall.h | 3 +- linux-user/s390x/cpu_loop.c | 4 +- linux-user/s390x/signal.c | 8 +- linux-user/sh4/cpu_loop.c | 4 +- linux-user/sh4/signal.c | 8 +- linux-user/signal-common.h | 4 +- linux-user/signal.c | 10 +- linux-user/sparc/cpu_loop.c | 2 +- linux-user/sparc/signal.c | 8 +- linux-user/special-errno.h | 32 + linux-user/syscall.c | 21 +- thunk.c => linux-user/thunk.c | 0 linux-user/user-internals.h | 1 - linux-user/xtensa/cpu_loop.c | 4 +- linux-user/xtensa/signal.c | 4 +- meson.build | 60 +- pc-bios/README | 2 +- pc-bios/meson.build | 2 +- pc-bios/slof.bin | Bin 991744 -> 991920 bytes qemu-keymap.c | 1 + roms/SLOF | 2 +- scripts/checkpatch.pl | 5 + target/i386/kvm/kvm.c | 2 +- target/ppc/cpu-models.c | 34 - target/ppc/cpu-models.h | 19 - target/ppc/cpu-qom.h | 12 +- target/ppc/cpu.c | 2 +- target/ppc/cpu.h | 63 +- target/ppc/cpu_init.c | 658 +--- target/ppc/excp_helper.c | 95 +- target/ppc/fpu_helper.c | 593 ++-- target/ppc/helper.h | 29 +- target/ppc/helper_regs.c | 7 + target/ppc/insn32.decode | 54 +- target/ppc/meson.build | 1 + target/ppc/mmu_common.c | 60 +- target/ppc/mmu_helper.c | 32 - target/ppc/power8-pmu-regs.c.inc | 69 +- target/ppc/power8-pmu.c | 350 ++ target/ppc/power8-pmu.h | 26 + target/ppc/spr_tcg.h | 5 + target/ppc/translate.c | 104 +- target/ppc/translate/branch-impl.c.inc | 33 + target/ppc/translate/fp-impl.c.inc | 53 +- target/ppc/translate/vmx-impl.c.inc | 231 ++ target/ppc/translate/vsx-impl.c.inc | 55 +- target/ppc/translate/vsx-ops.c.inc | 5 - target/riscv/cpu.c | 28 +- target/riscv/cpu.h | 63 +- target/riscv/cpu_bits.h | 10 + target/riscv/cpu_helper.c | 39 +- target/riscv/csr.c | 63 +- target/riscv/fpu_helper.c | 197 +- target/riscv/gdbstub.c | 184 + target/riscv/helper.h | 464 ++- target/riscv/insn32.decode | 332 +- target/riscv/insn_trans/trans_rvv.c.inc | 2429 ++++++++----- target/riscv/insn_trans/trans_rvzfh.c.inc | 537 +++ target/riscv/internals.h | 40 +- target/riscv/translate.c | 93 +- target/riscv/vector_helper.c | 3601 ++++++++++---------- tests/qtest/fuzz-megasas-test.c | 30 + tests/qtest/ivshmem-test.c | 5 +- tests/qtest/libqos/ahci.c | 6 +- tests/qtest/libqos/qgraph.c | 2 +- tests/tcg/configure.sh | 4 +- tests/tcg/ppc64/Makefile.target | 1 + tests/tcg/ppc64le/Makefile.target | 1 + tests/tcg/ppc64le/mtfsf.c | 61 + tests/unit/meson.build | 2 +- 175 files changed, 8833 insertions(+), 5862 deletions(-) create mode 100644 bsd-user/special-errno.h create mode 100644 common-user/host/aarch64/safe-syscall.inc.S create mode 100644 common-user/host/arm/safe-syscall.inc.S create mode 100644 common-user/host/i386/safe-syscall.inc.S create mode 100644 common-user/host/mips/safe-syscall.inc.S create mode 100644 common-user/host/ppc64/safe-syscall.inc.S create mode 100644 common-user/host/riscv/safe-syscall.inc.S create mode 100644 common-user/host/s390x/safe-syscall.inc.S create mode 100644 common-user/host/sparc64/safe-syscall.inc.S rename {linux-user => common-user}/host/x86_64/safe-syscall.inc.S (81%) create mode 100644 common-user/meson.build create mode 100644 common-user/safe-syscall-error.c rename {linux-user => common-user}/safe-syscall.S (91%) create mode 100644 docs/specs/ppc-spapr-hcalls.rst delete mode 100644 docs/specs/ppc-spapr-hcalls.txt rename {linux-user => include/user}/safe-syscall.h (83%) delete mode 100644 linux-user/host/aarch64/hostdep.h delete mode 100644 linux-user/host/aarch64/safe-syscall.inc.S delete mode 100644 linux-user/host/arm/hostdep.h delete mode 100644 linux-user/host/arm/safe-syscall.inc.S delete mode 100644 linux-user/host/i386/hostdep.h delete mode 100644 linux-user/host/i386/safe-syscall.inc.S delete mode 100644 linux-user/host/ia64/hostdep.h delete mode 100644 linux-user/host/mips/hostdep.h delete mode 100644 linux-user/host/ppc/hostdep.h delete mode 100644 linux-user/host/ppc64/hostdep.h delete mode 100644 linux-user/host/ppc64/safe-syscall.inc.S delete mode 100644 linux-user/host/riscv/hostdep.h delete mode 100644 linux-user/host/riscv/safe-syscall.inc.S delete mode 100644 linux-user/host/s390/hostdep.h delete mode 100644 linux-user/host/s390x/hostdep.h delete mode 100644 linux-user/host/s390x/safe-syscall.inc.S delete mode 100644 linux-user/host/sparc/hostdep.h delete mode 100644 linux-user/host/sparc64/hostdep.h delete mode 100644 linux-user/host/x32/hostdep.h delete mode 100644 linux-user/host/x86_64/hostdep.h create mode 100644 linux-user/special-errno.h rename thunk.c => linux-user/thunk.c (100%) create mode 100644 target/ppc/power8-pmu.c create mode 100644 target/ppc/power8-pmu.h create mode 100644 target/ppc/translate/branch-impl.c.inc create mode 100644 target/riscv/insn_trans/trans_rvzfh.c.inc create mode 100644 tests/tcg/ppc64le/mtfsf.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

1
0
0 0

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_kernel/gnu-release-arm-lts-allyesconfig updated (e2ccc15076a -> ecc83ab1df4)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-arm-lts-allyesconfig in repository toolchain/ci/gcc. from e2ccc15076a Daily bump. adds 8320b0e2997 Daily bump. adds bcadb4f31f6 Daily bump. adds 75d95f5f015 c++: local_specializations and recursive constrained fn [PR103714] adds 4f9ad140c6c Fortran: reject BOZ type argument to SIZEOF(). adds 05640d5ca8a Fortran: PACK intrinsic should not try to read from zero-si [...] adds 57b51b8bae4 Fortran: fix check for pointer dummy arguments with INTENT(IN) adds 5a511f2ac9e Daily bump. adds 131de23d60b Update cpplib es.po adds 0b7ee7cec96 Daily bump. adds 96a09dec242 libphobos: Fix definition of stat_t for MIPS64 (PR103604) adds ecc83ab1df4 libphobos: Add power*-*-freebsd* as supported target No new revisions were added by this update. Summary of changes: gcc/DATESTAMP | 2 +- gcc/cp/ChangeLog | 10 +++++ gcc/cp/constraint.cc | 4 ++ gcc/fortran/ChangeLog | 20 +++++++++ gcc/fortran/check.c | 35 ++++----------- gcc/fortran/expr.c | 9 ++-- gcc/testsuite/ChangeLog | 33 ++++++++++++++ gcc/testsuite/g++.dg/cpp2a/concepts-uneval5.C | 17 ++++++++ gcc/testsuite/gfortran.dg/illegal_boz_arg_2.f90 | 6 +++ gcc/testsuite/gfortran.dg/intrinsic_pack_6.f90 | 57 +++++++++++++++++++++++++ gcc/testsuite/gfortran.dg/move_alloc_8.f90 | 4 +- gcc/testsuite/gfortran.dg/pointer_intent_9.f90 | 33 ++++++++++++++ libcpp/po/ChangeLog | 4 ++ libcpp/po/es.po | 45 +++++++------------ libgfortran/ChangeLog | 10 +++++ libgfortran/intrinsics/pack_generic.c | 9 ++++ libphobos/configure.tgt | 3 ++ libphobos/libdruntime/core/sys/freebsd/config.d | 3 +- libphobos/libdruntime/core/sys/posix/sys/stat.d | 46 +++++++++++--------- 19 files changed, 268 insertions(+), 82 deletions(-) create mode 100644 gcc/testsuite/g++.dg/cpp2a/concepts-uneval5.C create mode 100644 gcc/testsuite/gfortran.dg/illegal_boz_arg_2.f90 create mode 100644 gcc/testsuite/gfortran.dg/intrinsic_pack_6.f90 create mode 100644 gcc/testsuite/gfortran.dg/pointer_intent_9.f90 -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

1
0
0 0

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_kernel/gnu-release-arm-lts-allyesconfig updated (a2fbc5eec7 -> 6e67642edc)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-arm-lts-allyesconfig in repository toolchain/ci/binutils-gdb. from a2fbc5eec7 Automatic date update in version.in adds 25a297446c Automatic date update in version.in adds 446864d6d6 Automatic date update in version.in adds 72a45cec0f Automatic date update in version.in adds 6e67642edc Automatic date update in version.in No new revisions were added by this update. Summary of changes: bfd/version.h | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

1
0
0 0

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/gnu-release-arm-lts-allyesconfig updated (e0c8f45d2 -> 5ef3c6220)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-arm-lts-allyesconfig in repository toolchain/ci/base-artifacts. discards e0c8f45d2 0: update: binutils-gcc-linux-qemu: all new 5ef3c6220 0: update: binutils-gcc-linux-qemu: all This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (e0c8f45d2) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/gnu-release-arm-l [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log.xz | Bin 1624 -> 1556 bytes 02-prepare_abe/console.log.xz | Bin 2764 -> 2772 bytes 03-build_abe-binutils/console.log.xz | Bin 41528 -> 41536 bytes 04-build_abe-stage1/console.log.xz | Bin 85088 -> 85504 bytes 05-build_abe-qemu/console.log.xz | Bin 29416 -> 29916 bytes 06-build_linux/console.log.xz | Bin 3432 -> 3544 bytes 07-boot_linux/console.log.xz | Bin 496 -> 496 bytes 08-check_regression/console.log.xz | Bin 412 -> 412 bytes 09-update_baseline/console.log | 10 +++++----- jenkins/manifest.sh | 18 +++++++++--------- 10 files changed, 14 insertions(+), 14 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

1
0
0 0

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_gcc_check/master-aarch64 updated (d22907975b2 -> 0c3fc06c300)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gcc_check/master-aarch64 in repository toolchain/ci/gcc. from d22907975b2 i386: Add missing BMI intrinsic to align with clang adds 0c3fc06c300 libphobos: Add power*-*-freebsd* as supported target No new revisions were added by this update. Summary of changes: libphobos/configure.tgt | 3 +++ 1 file changed, 3 insertions(+) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

1
0
0 0

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_gcc_check/master-aarch64 updated (47f4115a1b -> 8a7cd1ebd7)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gcc_check/master-aarch64 in repository toolchain/ci/binutils-gdb. from 47f4115a1b x86: -mfence-as-lock-add=yes doesn't work for 16-bit mode adds ae47e3097e Obsolete m32c-rtems and m32r-rtems new 8a7cd1ebd7 [AArch64] Fix typo in error messages The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: bfd/config.bfd | 2 +- gdb/nat/aarch64-mte-linux-ptrace.c | 4 ++-- ld/configure.tgt | 4 ++-- 3 files changed, 5 insertions(+), 5 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

1
0
0 0

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_gcc_check/master-aarch64 updated (1e4d27692 -> 3d2cca8d0)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gcc_check/master-aarch64 in repository toolchain/ci/base-artifacts. discards 1e4d27692 0: update: binutils-gcc: 1 new 3d2cca8d0 0: update: binutils-gcc: 1 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (1e4d27692) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_gcc_check/master-aarch64 [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log.xz | Bin 1524 -> 1548 bytes 02-prepare_abe/console.log.xz | Bin 2748 -> 2784 bytes 03-build_abe-binutils/console.log.xz | Bin 38000 -> 39236 bytes 04-build_abe-gcc/console.log.xz | Bin 203440 -> 202880 bytes 05-build_abe-dejagnu/console.log.xz | Bin 3832 -> 3824 bytes 06-build_abe-check_gcc/console.log.xz | Bin 2532 -> 2460 bytes 07-check_regression/console.log.xz | Bin 3444 -> 3260 bytes 07-check_regression/extra-bisect-params | 2 +- 07-check_regression/fails.sum | 8 +- 07-check_regression/results.compare | 39 +- 07-check_regression/results.compare2 | 57 +- 07-check_regression/results.regressions | 39 +- 08-update_baseline/console.log | 480 ++-- 08-update_baseline/extra-bisect-params | 2 +- 08-update_baseline/fails.sum | 8 +- 08-update_baseline/results.compare | 39 +- 08-update_baseline/results.compare2 | 57 +- 08-update_baseline/results.regressions | 39 +- jenkins/manifest.sh | 12 +- sumfiles/g++.log.xz | Bin 3463504 -> 3455784 bytes sumfiles/g++.sum | 116 +- sumfiles/gcc.log.xz | Bin 2972280 -> 2989324 bytes sumfiles/gcc.sum | 4702 +++++++++++++++---------------- sumfiles/gfortran.log.xz | Bin 882556 -> 892232 bytes sumfiles/gfortran.sum | 44 +- sumfiles/libatomic.log.xz | Bin 2192 -> 2180 bytes sumfiles/libatomic.sum | 4 +- sumfiles/libgomp.log.xz | Bin 175908 -> 175700 bytes sumfiles/libgomp.sum | 16 +- sumfiles/libitm.log.xz | Bin 2548 -> 2544 bytes sumfiles/libitm.sum | 6 +- sumfiles/libstdc++.log.xz | Bin 427600 -> 436908 bytes sumfiles/libstdc++.sum | 10 +- 33 files changed, 2805 insertions(+), 2875 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

1
0
0 0

[toolchain/ci/gdb] branch linaro-local/ci/tcwg_gnu_native_check_gcc/master-aarch64 updated (6bebf813ac -> ae47e3097e)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu_native_check_gcc/master-aarch64 in repository toolchain/ci/gdb. from 6bebf813ac Remove print_spaces adds 443279aa9c Automatic date update in version.in adds 5ab88688f0 Typo fixes in binutils doc adds ca988435c6 gas/ELF: avoid below-base ref in obj_elf_parse_section_letters() adds 47f4115a1b x86: -mfence-as-lock-add=yes doesn't work for 16-bit mode adds ae47e3097e Obsolete m32c-rtems and m32r-rtems No new revisions were added by this update. Summary of changes: bfd/config.bfd | 2 +- bfd/version.h | 2 +- binutils/doc/binutils.texi | 8 ++++---- gas/config/obj-elf.c | 24 +++++++++++------------- gas/config/tc-i386.c | 7 ++++++- ld/configure.tgt | 4 ++-- 6 files changed, 25 insertions(+), 22 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

1
0
0 0

[toolchain/ci/glibc] branch linaro-local/ci/tcwg_gnu_native_check_gcc/master-aarch64 updated (a94d9659cd -> d3e4f5a101)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu_native_check_gcc/master-aarch64 in repository toolchain/ci/glibc. from a94d9659cd Add ARPHRD_CAN, ARPHRD_MCTP to net/if_arp.h adds de8a0897e3 Regenerate ulps on x86_64 with GCC 12 adds e0fc721ce6 Linux: Fix 32-bit vDSO for clock_gettime on powerpc32 adds d3e4f5a101 s_sincosf.h: Change pio4 type to float [BZ #28713] No new revisions were added by this update. Summary of changes: sysdeps/ieee754/flt-32/s_sincosf.h | 2 +- sysdeps/unix/sysv/linux/clock_gettime.c | 2 +- sysdeps/x86_64/fpu/libm-test-ulps | 2 +- 3 files changed, 3 insertions(+), 3 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

1
0
0 0

[toolchain/ci/linux] branch linaro-local/ci/tcwg_gnu_native_check_gcc/master-aarch64 updated (59b3f9448833 -> 1c3e979bf3e2)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu_native_check_gcc/master-aarch64 in repository toolchain/ci/linux. from 59b3f9448833 Merge branch 'xsa' of git://git.kernel.org/pub/scm/linux/k [...] adds 85223d609c99 regulator: dt-bindings: samsung,s5m8767: add missing op_mo [...] adds 3856c1b39835 Merge tag 'regulator-fix-v5.16-rc6' of git://git.kernel.or [...] adds db6689b643d8 spi: change clk_disable_unprepare to clk_unprepare adds 86085fe79e3c Merge tag 'spi-fix-v5.16-rc6' of git://git.kernel.org/pub/ [...] adds 4ad8181426df RDMA/hns: Fix RNR retransmission issue for HIP08 adds bee90911e013 IB/qib: Fix memory leak in qib_user_sdma_queue_pkts() adds 12d3bbdd6bd2 RDMA/hns: Replace kfree() with kvfree() adds 6e0567b73052 Merge tag 'for-linus' of git://git.kernel.org/pub/scm/linu [...] adds 93a2207c254c HID: holtek: fix mouse probing adds 13251ce1dd9b HID: potential dereference of null pointer adds 1c3e979bf3e2 Merge branch 'for-linus' of git://git.kernel.org/pub/scm/l [...] No new revisions were added by this update. Summary of changes: .../bindings/regulator/samsung,s5m8767.yaml | 25 +++++++++ drivers/hid/hid-holtek-mouse.c | 15 +++++ drivers/hid/hid-vivaldi.c | 3 + drivers/infiniband/hw/hns/hns_roce_hw_v2.c | 64 +++++++++++++++++++--- drivers/infiniband/hw/hns/hns_roce_hw_v2.h | 8 +++ drivers/infiniband/hw/hns/hns_roce_srq.c | 2 +- drivers/infiniband/hw/qib/qib_user_sdma.c | 2 +- drivers/spi/spi-armada-3700.c | 2 +- 8 files changed, 111 insertions(+), 10 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

1
0
0 0

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_gnu_native_check_gcc/master-aarch64 updated (7d5d5032c72 -> 0c3fc06c300)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu_native_check_gcc/master-aarch64 in repository toolchain/ci/gcc. from 7d5d5032c72 Fix static array size in gcc.dg/vect/vect-simd-20.c adds b3f58f87d78 d: Merge upstream dmd ad8412530, druntime fd9a4544, phobos [...] adds ab85331c582 c++: memfn lookup consistency in incomplete-class ctx adds 72c68d7ad90 i386: Fix <sse2p4_1>_pinsr<ssemodesuffix> and its splitters [...] adds bb42d680d5c Update cpplib es.po adds 7631a4d1de0 Daily bump. adds 460d53f816f rs6000: Replace UNSPECS with ss_plus/us_plus and ss_minus/us_minus adds 46bfe1b0e11 Fix incorrect loop exit edge probability [PR103270] adds cd5ae148c47 Fix loop split incorrect count and probability adds 51a24e4a984 Don't move cold code out of loop by checking bb count adds 6fad101f306 config.sub: change mode to 755. adds d22907975b2 i386: Add missing BMI intrinsic to align with clang adds 0c3fc06c300 libphobos: Add power*-*-freebsd* as supported target No new revisions were added by this update. Summary of changes: config.sub | 0 gcc/ChangeLog | 41 +++++ gcc/DATESTAMP | 2 +- gcc/config/i386/bmiintrin.h | 18 +++ gcc/config/i386/sse.md | 31 +--- gcc/config/rs6000/altivec.md | 29 ++-- gcc/cp/ChangeLog | 19 +++ gcc/cp/call.c | 1 + gcc/cp/cp-tree.h | 5 + gcc/cp/pt.c | 91 ++++++++++- gcc/cp/search.c | 4 + gcc/d/ChangeLog | 7 + gcc/d/dmd/MERGE | 2 +- gcc/d/dmd/canthrow.d | 16 ++ gcc/d/dmd/dcast.d | 73 ++++----- gcc/d/dmd/dinterpret.d | 41 +++++ gcc/d/dmd/dsymbol.d | 16 +- gcc/d/dmd/dsymbolsem.d | 24 ++- gcc/d/dmd/expressionsem.d | 26 ++- gcc/d/dmd/id.d | 3 + gcc/d/dmd/initsem.d | 106 ++++++------ gcc/d/dmd/nogc.d | 14 ++ gcc/d/dmd/semantic3.d | 3 +- gcc/d/dmd/tokens.d | 26 +-- gcc/d/dmd/tokens.h | 11 +- gcc/d/dmd/typesem.d | 178 ++++++++++----------- gcc/d/expr.cc | 12 +- gcc/d/runtime.def | 2 - gcc/jit/ChangeLog | 8 + gcc/predict.c | 10 +- gcc/testsuite/ChangeLog | 36 +++++ gcc/testsuite/g++.dg/lookup/memfn1.C | 16 ++ gcc/testsuite/g++.dg/template/non-dependent16b.C | 37 +++++ gcc/testsuite/gcc.dg/pr103270.c | 19 +++ gcc/testsuite/gcc.dg/tree-ssa/recip-3.c | 2 +- gcc/testsuite/gcc.dg/tree-ssa/ssa-lim-19.c | 29 ++++ gcc/testsuite/gcc.dg/tree-ssa/ssa-lim-20.c | 25 +++ gcc/testsuite/gcc.dg/tree-ssa/ssa-lim-21.c | 35 ++++ gcc/testsuite/gcc.dg/tree-ssa/ssa-lim-22.c | 32 ++++ gcc/testsuite/gcc.dg/tree-ssa/ssa-lim-23.c | 21 +++ gcc/testsuite/gcc.target/i386/bmi-1.c | 8 +- gcc/testsuite/gcc.target/i386/bmi-2.c | 8 +- gcc/testsuite/gcc.target/i386/bmi-3.c | 8 +- gcc/testsuite/gdc.test/compilable/test22593.d | 13 ++ gcc/testsuite/gdc.test/fail_compilation/ice17074.d | 12 +- .../gdc.test/fail_compilation/test22593.d | 23 +++ gcc/tree-ssa-loop-im.c | 152 +++++++++++++++++- gcc/tree-ssa-loop-split.c | 85 +++++++++- libcpp/po/ChangeLog | 4 + libcpp/po/es.po | 45 ++---- libphobos/ChangeLog | 5 + libphobos/configure.tgt | 3 + libphobos/libdruntime/MERGE | 2 +- libphobos/libdruntime/core/builtins.d | 48 +++++- libphobos/libdruntime/core/lifetime.d | 20 +-- libphobos/libdruntime/core/sys/linux/sched.d | 3 + libphobos/libdruntime/object.d | 30 +++- libphobos/src/MERGE | 2 +- libphobos/src/std/format/write.d | 23 +++ libphobos/src/std/range/interfaces.d | 9 ++ libphobos/src/std/typecons.d | 2 +- 61 files changed, 1207 insertions(+), 369 deletions(-) mode change 100644 => 100755 config.sub create mode 100644 gcc/testsuite/g++.dg/lookup/memfn1.C create mode 100644 gcc/testsuite/g++.dg/template/non-dependent16b.C create mode 100644 gcc/testsuite/gcc.dg/pr103270.c create mode 100644 gcc/testsuite/gcc.dg/tree-ssa/ssa-lim-19.c create mode 100644 gcc/testsuite/gcc.dg/tree-ssa/ssa-lim-20.c create mode 100644 gcc/testsuite/gcc.dg/tree-ssa/ssa-lim-21.c create mode 100644 gcc/testsuite/gcc.dg/tree-ssa/ssa-lim-22.c create mode 100644 gcc/testsuite/gcc.dg/tree-ssa/ssa-lim-23.c create mode 100644 gcc/testsuite/gdc.test/compilable/test22593.d create mode 100644 gcc/testsuite/gdc.test/fail_compilation/test22593.d -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

1
0
0 0

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_gnu_native_check_gcc/master-aarch64 updated (6bebf813ac -> ae47e3097e)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu_native_check_gcc/master-aarch64 in repository toolchain/ci/binutils-gdb. from 6bebf813ac Remove print_spaces adds 443279aa9c Automatic date update in version.in adds 5ab88688f0 Typo fixes in binutils doc adds ca988435c6 gas/ELF: avoid below-base ref in obj_elf_parse_section_letters() adds 47f4115a1b x86: -mfence-as-lock-add=yes doesn't work for 16-bit mode adds ae47e3097e Obsolete m32c-rtems and m32r-rtems No new revisions were added by this update. Summary of changes: bfd/config.bfd | 2 +- bfd/version.h | 2 +- binutils/doc/binutils.texi | 8 ++++---- gas/config/obj-elf.c | 24 +++++++++++------------- gas/config/tc-i386.c | 7 ++++++- ld/configure.tgt | 4 ++-- 6 files changed, 25 insertions(+), 22 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

1
0
0 0

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_gnu_native_check_gcc/master-aarch64 updated (e6cf1f5c3 -> f75a631d5)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu_native_check_gcc/master-aarch64 in repository toolchain/ci/base-artifacts. discards e6cf1f5c3 0: update: binutils-gcc-linux-glibc-gdb: 1 new f75a631d5 0: update: binutils-gcc-linux-glibc-gdb: 1 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (e6cf1f5c3) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_gnu_native_check_gcc/mas [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log.xz | Bin 1552 -> 1556 bytes 02-prepare_abe/console.log.xz | Bin 2756 -> 2748 bytes 03-build_abe-binutils/console.log.xz | Bin 38896 -> 38632 bytes 04-build_abe-gcc/console.log.xz | Bin 203172 -> 202748 bytes 05-clean_sysroot/console.log.xz | Bin 312 -> 312 bytes 06-build_abe-linux/console.log.xz | Bin 8824 -> 8688 bytes 07-build_abe-glibc/console.log.xz | Bin 237460 -> 236620 bytes 08-build_abe-gdb/console.log.xz | Bin 38624 -> 38104 bytes 09-build_abe-dejagnu/console.log.xz | Bin 3888 -> 3820 bytes 10-build_abe-check_gcc/console.log.xz | Bin 2584 -> 2524 bytes 11-check_regression/console.log.xz | Bin 3988 -> 3404 bytes 11-check_regression/fails.sum | 7 +- 11-check_regression/results.compare | 67 +- 11-check_regression/results.compare2 | 170 +- 11-check_regression/results.regressions | 67 +- 12-update_baseline/console.log | 603 ++-- 12-update_baseline/fails.sum | 7 +- 12-update_baseline/results.compare | 67 +- 12-update_baseline/results.compare2 | 170 +- 12-update_baseline/results.regressions | 67 +- jenkins/manifest.sh | 24 +- sumfiles/g++.log.xz | Bin 3613624 -> 3597964 bytes sumfiles/g++.sum | 148 +- sumfiles/gcc.log.xz | Bin 3114972 -> 3130664 bytes sumfiles/gcc.sum | 4794 ++++++++++++++++--------------- sumfiles/gfortran.log.xz | Bin 919904 -> 924652 bytes sumfiles/gfortran.sum | 46 +- sumfiles/libatomic.log.xz | Bin 2276 -> 2272 bytes sumfiles/libatomic.sum | 4 +- sumfiles/libgomp.log.xz | Bin 185752 -> 184672 bytes sumfiles/libgomp.sum | 16 +- sumfiles/libitm.log.xz | Bin 2668 -> 2672 bytes sumfiles/libitm.sum | 6 +- sumfiles/libstdc++.log.xz | Bin 431688 -> 434176 bytes sumfiles/libstdc++.sum | 10 +- 35 files changed, 2960 insertions(+), 3313 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

1
0
0 0

[toolchain/ci/qemu] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-allnoconfig updated (29eb5c2c86 -> 2bf40d0841)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-allnoconfig in repository toolchain/ci/qemu. from 29eb5c2c86 Merge tag 'for-upstream' of https://gitlab.com/bonzini/qemu [...] adds c35aff184b s390: kvm: adjust diag318 resets to retain data adds 2c092950a4 MAINTAINERS: update email address of Christian Borntraeger adds b2892a2b9d s390x/pci: use a reserved ID for the default PCI group adds df7ce0a94d s390x/pci: don't use hard-coded dma range in reg_ioat adds cb6d6a3e6a s390x/pci: use the passthrough measurement update interval adds ac6aa30ac4 s390x/pci: add supported DT information to clp response adds 9f8e6cad65 gitlab-ci: Speed up the msys2-64bit job by using --without-d [...] adds 48c03a0e13 Merge tag 's390x-2021-12-17' of https://gitlab.com/thuth/qem [...] adds 73944a4bf4 pseries: Update SLOF firmware image adds 2307ddc15b Merge tag 'qemu-slof-20211112' of github.com:aik/qemu into ppc-next adds 83234b8289 hw/ppc/mac.h: Remove MAX_CPUS macro adds c3a824b0cf target/ppc: Fixed call to deferred exception adds 00d3880251 test/tcg/ppc64le: test mtfsf adds 25ee608d79 target/ppc: ppc_store_fpscr doesn't update bits 0 to 28 and 52 adds 5f1470b091 target/ppc: Implement Vector Expand Mask adds 17868d81e0 target/ppc: Implement Vector Extract Mask adds 9193eaa901 target/ppc: Implement Vector Mask Move insns adds ef80a708b5 ivshmem.c: change endianness to LITTLE_ENDIAN adds d04aeb6862 ivshmem-test.c: enable test_ivshmem_server for ppc64 arch adds fa4b5eaaf9 pci-host: Allow extended config space access for PowerNV PHB4 model adds 58c49ef5c4 docs: Minor updates on the powernv documentation. adds ebe6c3fab8 ppc/pnv.c: add a friendly warning when accel=kvm is used adds 3e8f715815 docs/system/ppc/powernv.rst: document KVM support status adds bbfbbff5fc ppc/pnv.c: fix "system-id" FDT when -uuid is set adds 88581cc43b docs: Introducing pseries documentation. adds d483f2b53a docs: rSTify ppc-spapr-hcalls.txt adds d55b123d14 docs: Rename ppc-spapr-hcalls.txt to ppc-spapr-hcalls.rst. adds 9befbe4f62 Link new ppc-spapr-hcalls.rst file to pseries.rst. adds 149a48f6e6 softfloat: Extend float_exception_flags to 16 bits adds ba11446c40 softfloat: Add flag specific to Inf - Inf adds bead3c9b0f softfloat: Add flag specific to Inf * 0 adds 10cc964030 softfloat: Add flags specific to Inf / Inf and 0 / 0 adds f8718aab89 softfloat: Add flag specific to sqrt(-x) adds 81254b02eb softfloat: Add flag specific to convert non-nan to int adds e706d4455b softfloat: Add flag specific to signaling nans adds 941298ecd7 target/ppc: Update float_invalid_op_addsub for new flags adds 4edf55698f target/ppc: Update float_invalid_op_mul for new flags adds c07f82416c target/ppc: Update float_invalid_op_div for new flags adds f2e2504676 target/ppc: Move float_check_status from FPU_FCTI to translate adds 353464ea16 target/ppc: Update float_invalid_cvt for new flags adds fed12f3b2d target/ppc: Fix VXCVI return value adds b891757e44 target/ppc: Remove inline from do_fri adds 6bce077777 target/ppc: Use FloatRoundMode in do_fri adds 1348d20b16 target/ppc: Tidy inexact handling in do_fri adds a496352736 target/ppc: Clean up do_fri adds e4052bb773 target/ppc: Update fmadd for new flags adds ffdaff8e9c target/ppc: Split out do_fmadd adds 2125ac18bf target/ppc: Do not call do_float_check_status from do_fmadd adds 7238e55bd6 target/ppc: Split out do_frsp adds 734cfbd84e target/ppc: Update do_frsp for new flags adds 58c7edef61 target/ppc: Use helper_todouble in do_frsp adds 3d3050cc8d target/ppc: Update sqrt for new flags adds 053e23a694 target/ppc: Update xsrqpi and xsrqpxp to new flags adds 8ea0b1408e target/ppc: Update fre to new flags adds 42636fb923 softfloat: Add float64r32 arithmetic routines adds d04ca895dc target/ppc: Add helpers for fmadds et al adds 41ae890d08 target/ppc: Add helper for fsqrts adds d9e792a1c1 target/ppc: Add helpers for fadds, fsubs, fdivs adds 7f87214e3b target/ppc: Add helper for fmuls adds dedbfda765 target/ppc: Add helper for frsqrtes adds 7d82ea3484 target/ppc: Update fres to new flags and float64r32 adds a1f1c731c6 target/ppc: Use helper_todouble/tosingle in helper_xststdcsp adds 1da666cd8e target/ppc: Disable software TLB for the 7450 family adds b137fb72d7 target/ppc: Disable unused facilities in the e600 CPU adds a09410ed1f target/ppc: Remove the software TLB model of 7450 CPUs adds 6328a3bb4b target/ppc: Fix MPCxxx FPU interrupt address adds fd77f75710 target/ppc: Remove 603e exception model adds 84835acbbf target/ppc: Set 601v exception model id adds c8f49e6b93 target/ppc: remove 401/403 CPUs adds 82f64c2384 ppc/ppc405: Change kernel load address adds 26e8bed611 ppc: Mark the 'taihu' machine as deprecated adds de82dabead ppc: Add trace-events for DCR accesses adds 09960a5be3 ppc/ppc405: Convert printfs to trace-events adds af9e361512 ppc/ppc405: Drop flag parameter in ppc405_set_bootinfo() adds a3e973e1bf ppc/ppc405: Change ppc405ep_init() return value adds f61b99d35e ppc/ppc405: Add some address space definitions adds 9fb100efa1 ppc/ppc405: Remove flash support adds 13d63de59b ppc/ppc405: Rework FW load adds e3931ecab3 ppc/ppc405: Introduce ppc405_set_default_bootinfo() adds 337270b2a5 ppc/ppc405: Fix boot from kernel adds cada9f30d3 ppc/ppc405: Change default PLL values at reset adds e0caa8e64d ppc/ppc405: Fix bi_pci_enetaddr2 field in U-Boot board information adds 6518c0ede9 ppc/ppc405: Add update of bi_procfreq field adds 201fc774e0 target/ppc: Fix xs{max, min}[cj]dp to use VSX registers adds c5df1898a1 target/ppc: Move xs{max,min}[cj]dp to decodetree adds 38d4914c50 target/ppc: fix xscvqpdp register access adds caf6f9b568 target/ppc: move xscvqpdp to decodetree adds 7fc1dc8313 target/ppc: Fix e6500 boot adds 29c4a3363b Revert "target/ppc: Move SPR_DSISR setting to powerpc_excp" adds 8f2e9d4003 target/ppc: introduce PMUEventType and PMU overflow timers adds c2eff582a3 target/ppc: PMU basic cycle count for pseries TCG adds 308b9fad2a target/ppc: PMU: update counters on PMCs r/w adds a6f91249e0 target/ppc: PMU: update counters on MMCR1 write adds 1474ba6d10 target/ppc: enable PMU counter overflow with cycle events adds 46d396bde9 target/ppc: enable PMU instruction count adds 7aeac354a6 target/ppc/power8-pmu.c: add PM_RUN_INST_CMPL (0xFA) event adds 1f26c75191 PPC64/TCG: Implement 'rfebb' instruction adds 2c4d3a501e ppc/pnv: Introduce a "chip" property under PHB3 adds a8fa95c7e6 ppc/pnv: Use the chip class to check the index of PHB3 devices adds 9e59b09ccf ppc/pnv: Drop the "num-phbs" property adds 10841a76eb ppc/pnv: Move mapping of the PHB3 CQ regions under pnv_pbcq_ [...] adds 2ff73dda02 ppc/pnv: Use QOM hierarchy to scan PHB3 devices adds 422fd92e61 ppc/pnv: Introduce a num_pecs class attribute for PHB4 PEC devices adds 12060cbd3f ppc/pnv: Introduce version and device_id class atributes for [...] adds 6f43d2551f ppc/pnv: Introduce a "chip" property under the PHB4 model adds cf0ee6955c ppc/pnv: Introduce a num_stack class attribute adds aa8cc84d88 ppc/pnv: Compute the PHB index from the PHB4 PEC model adds 8da4f8f7b7 ppc/pnv: Remove "system-memory" property from PHB4 PEC adds 13480fc58a ppc/pnv: Move realize of PEC stacks under the PEC model adds 0e6232bc3c ppc/pnv: Use QOM hierarchy to scan PEC PHB4 devices adds 93dc314c92 Merge tag 'pull-ppc-20211217' of https://github.com/legoater [...] adds 57a93f16e8 configure: Symlink binaries using .exe suffix with MinGW adds dc7d6cafce target/i386/kvm: Replace use of __u32 type adds 4455922f7b qemu-keymap: Add license in generated files adds 74fb2f4f4c hw/avr: Realize AVRCPU qdev object using qdev_realize() adds f71d31fa81 hw/virtio/vhost: Fix typo in comment. adds 036ef344b6 docs/block-replication.txt: Fix replication top-id command demo adds 2c674fada7 glib-compat: Introduce g_memdup2() wrapper adds 460056dbe6 tests/qtest: Replace g_memdup() by g_memdup2() adds ce2ff9cccf checkpatch: Do not allow deprecated g_memdup() adds 90978e15bc Merge tag 'trivial-branch-for-7.0-pull-request' of https://g [...] adds ba7c60c203 configure: make $targetos lowercase, use windows instead of MINGW32 adds 65eff01bcf configure: move target detection before CPU detection adds e4da0e39df configure: unify two case statements on $cpu adds d8ff892dc2 configure: unify ppc64 and ppc64le adds 4da270be1c configure: unify x86_64 and x32 adds ffb91f68b1 meson: rename "arch" variable adds 823eb01345 configure, meson: move ARCH to meson.build adds 0f457147f4 configure: remove unnecessary symlinks adds 5dce7b8d8c configure: remove DIRS adds 7a82413dbd meson: reenable test-fdmon-epoll adds ad5439bb53 cpu: remove unnecessary #ifdef CONFIG_TCG adds b20a7ee6f0 meson: add "check" argument to run_command adds 7a3ce79c06 hw/scsi: Fix scsi_bus_init_named() docstring adds 97a2b074d1 hw/scsi/megasas: Fails command if SGL buffer overflows adds 08c34c642d tests/qtest/fuzz-megasas-test: Add test for GitLab issue #521 adds 5a3a2eb3b1 hw/i386/vmmouse: Require 'i8042' property to be set adds 212a33d3b0 Merge tag 'for-upstream' of https://gitlab.com/bonzini/qemu [...] adds 915f77b211 target/riscv: zfh: half-precision load and store adds 00c1899f12 target/riscv: zfh: half-precision computational adds 7b03c8e5b5 target/riscv: zfh: half-precision convert and move adds 11f9c450a6 target/riscv: zfh: half-precision floating-point compare adds 6bc6fc96d1 target/riscv: zfh: half-precision floating-point classify adds 13fb8c7b42 target/riscv: zfh: add Zfh cpu property adds 2d258b428b target/riscv: zfh: implement zfhmin extension adds e523773040 target/riscv: zfh: add Zfhmin cpu property adds 9ec6622db3 target/riscv: drop vector 0.7.1 and add 1.0 support adds 52561f2a80 target/riscv: Use FIELD_EX32() to extract wd field adds 61b4b69d12 target/riscv: rvv-1.0: add mstatus VS field adds c36b2f1a4d target/riscv: rvv-1.0: set mstatus.SD bit if mstatus.VS is dirty adds 89a81e376a target/riscv: rvv-1.0: add sstatus VS field adds 7b07a37c2c target/riscv: rvv-1.0: introduce writable misa.v field adds 8e1ee1fb57 target/riscv: rvv-1.0: add translation-time vector context status adds 9bd291f6e3 target/riscv: rvv-1.0: remove rvv related codes from fcsr registers adds 4594fa5a96 target/riscv: rvv-1.0: add vcsr register adds 2e56505475 target/riscv: rvv-1.0: add vlenb register adds 6bc3dfa96d target/riscv: rvv-1.0: check MSTATUS_VS when accessing vecto [...] adds f9298de514 target/riscv: rvv-1.0: remove MLEN calculations adds 33f1beaf12 target/riscv: rvv-1.0: add fractional LMUL adds 3479a814e4 target/riscv: rvv-1.0: add VMA and VTA adds f31dacd720 target/riscv: rvv-1.0: update check functions adds ff64fc91d1 target/riscv: introduce more imm value modes in translator f [...] adds 9b4a40a786 target/riscv: rvv:1.0: add translation-time nan-box helper function adds 57a2d89a82 target/riscv: rvv-1.0: remove amo operations instructions adds d9b7609a1f target/riscv: rvv-1.0: configure instructions adds 79556fb6fa target/riscv: rvv-1.0: stride load and store instructions adds 08b9d0ed4a target/riscv: rvv-1.0: index load and store instructions adds 83fcd573b1 target/riscv: rvv-1.0: fix address index overflow bug of ind [...] adds d3e5e2ff4f target/riscv: rvv-1.0: fault-only-first unit stride load adds 30206bd842 target/riscv: rvv-1.0: load/store whole register instructions adds 5a9f8e1552 target/riscv: rvv-1.0: update vext_max_elems() for load/store insns adds a689a82b7f target/riscv: rvv-1.0: take fractional LMUL into vector max [...] adds 20f2079acf target/riscv: rvv-1.0: floating-point square-root instruction adds 0676d8e3dc target/riscv: rvv-1.0: floating-point classify instructions adds 0014aa741d target/riscv: rvv-1.0: count population in mask instruction adds d71a24fc82 target/riscv: rvv-1.0: find-first-set mask bit instruction adds 40c1495d69 target/riscv: rvv-1.0: set-X-first mask bit instructions adds ee17eaa120 target/riscv: rvv-1.0: iota instruction adds f4f47e04de target/riscv: rvv-1.0: element index instruction adds 308ee80578 target/riscv: rvv-1.0: allow load element with sign-extended adds 50bfb45b2c target/riscv: rvv-1.0: register gather instructions adds dedc53cbc9 target/riscv: rvv-1.0: integer scalar move instructions adds c4b3e46f00 target/riscv: rvv-1.0: floating-point move instruction adds 5c4eb8fb56 target/riscv: rvv-1.0: floating-point scalar move instructions adds 6b85975e11 target/riscv: rvv-1.0: whole register move instructions adds cd01340e75 target/riscv: rvv-1.0: integer extension instructions adds 8b99a110f7 target/riscv: rvv-1.0: single-width averaging add and subtra [...] adds a75ae09f2a target/riscv: rvv-1.0: single-width bit shift instructions adds bb45485ad1 target/riscv: rvv-1.0: integer add-with-carry/subtract-with-borrow adds 7daa5852bc target/riscv: rvv-1.0: narrowing integer right shift instructions adds f51c3cf1fa target/riscv: rvv-1.0: widening integer multiply-add instructions adds d6be7a3504 target/riscv: rvv-1.0: single-width saturating add and subtr [...] adds 063f8bbca0 target/riscv: rvv-1.0: integer comparison instructions adds e70aa16e5e target/riscv: rvv-1.0: floating-point compare instructions adds 50f6696c0f target/riscv: rvv-1.0: mask-register logical instructions adds 6438ed61de target/riscv: rvv-1.0: slide instructions adds 8500d4ab2e target/riscv: rvv-1.0: floating-point slide instructions adds a70b3a73e7 target/riscv: rvv-1.0: narrowing fixed-point clip instructions adds 08b60eebc4 target/riscv: rvv-1.0: single-width floating-point reduction adds b8dd99f2d1 target/riscv: rvv-1.0: widening floating-point reduction ins [...] adds 74eb7834bc target/riscv: rvv-1.0: single-width scaling shift instructions adds a12c812d19 target/riscv: rvv-1.0: remove widening saturating scaled mul [...] adds e29c5cefd8 target/riscv: rvv-1.0: remove vmford.vv and vmford.vf adds c3536f2f55 target/riscv: rvv-1.0: remove integer extract instruction adds 49c5611a97 target/riscv: rvv-1.0: floating-point min/max instructions adds 986c895de1 target/riscv: introduce floating-point rounding mode enum adds 900da87ab9 target/riscv: rvv-1.0: floating-point/integer type-convert i [...] adds 3ce4c09df7 target/riscv: rvv-1.0: widening floating-point/integer type-convert adds 75804f7131 target/riscv: add "set round to odd" rounding mode helper function adds ff679b58e3 target/riscv: rvv-1.0: narrowing floating-point/integer type [...] adds 8a4b52575a target/riscv: rvv-1.0: relax RV_VLEN_MAX to 1024-bits adds f714361ed7 target/riscv: rvv-1.0: implement vstart CSR adds d6c4d3f2a6 target/riscv: rvv-1.0: trigger illegal instruction exception [...] adds 719d3561b2 target/riscv: gdb: support vector registers for rv64 & rv32 adds e848a1e563 target/riscv: rvv-1.0: floating-point reciprocal square-root [...] adds 55c35407c3 target/riscv: rvv-1.0: floating-point reciprocal estimate in [...] adds 6b5c8eb3e7 target/riscv: rvv-1.0: rename r2_zimm to r2_zimm11 adds 34a2c2d81a target/riscv: rvv-1.0: add vsetivli instruction adds 5c89e9c096 target/riscv: rvv-1.0: add evl parameter to vext_ldst_us() adds 26086aea0d target/riscv: rvv-1.0: add vector unit-stride mask load/store insns adds 9c0d2559de target/riscv: rvv-1.0: rename vmandnot.mm and vmornot.mm to [...] adds 45ca2ca6bd target/riscv: rvv-1.0: update opivv_vadc_check() comment adds cc13aa3614 target/riscv: rvv-1.0: Add ELEN checks for widening and narr [...] adds a7cad953fa riscv: Set 5.4 as minimum kernel version for riscv32 adds 0643c12e4b target/riscv: Enable bitmanip Zb[abcs] instructions adds 7e322a7f23 hw/riscv: Use load address rather than entry point for fw_dy [...] adds c7d773ae49 Merge tag 'pull-riscv-to-apply-20211220-1' of github.com:ali [...] adds b9d2af3c62 linux-user: Untabify all safe-syscall.inc.S adds a3310c0397 linux-user: Move syscall error detection into safe_syscall_base adds 4542adef5b linux-user/host/mips: Add safe-syscall.inc.S adds 95c021dac8 linux-user/host/sparc64: Add safe-syscall.inc.S adds 0a7e01904d linux-user: Remove HAVE_SAFE_SYSCALL and hostdep.h adds af254a2792 linux-user: Rename TARGET_ERESTARTSYS to QEMU_ERESTARTSYS adds ea8ee3ee93 bsd-user: Rename TARGET_ERESTARTSYS to QEMU_ERESTARTSYS adds 57a0c9384c linux-user: Rename TARGET_QEMU_ESIGRETURN to QEMU_ESIGRETURN adds 5da4063f64 linux-user: Create special-errno.h adds 2ac16d01e3 bsd-user: Create special-errno.h adds bbf15aaf7c common-user: Move safe-syscall.* from linux-user adds 5bfd125ec8 common-user: Adjust system call return on FreeBSD adds ff9c1e5500 linux-user: Move thunk.c from top-level adds 4d06bb4e03 meson: Move linux_user_ss to linux-user/ adds 3363615a65 meson: Move bsd_user_ss to bsd-user/ adds 2bf40d0841 Merge tag 'pull-user-20211220' of https://gitlab.com/rth7680 [...] No new revisions were added by this update. Summary of changes: .gitlab-ci.d/windows.yml | 2 +- .mailmap | 1 + MAINTAINERS | 9 +- bsd-user/errno_defs.h | 6 +- bsd-user/meson.build | 6 + bsd-user/special-errno.h | 24 + common-user/host/aarch64/safe-syscall.inc.S | 88 + common-user/host/arm/safe-syscall.inc.S | 108 + common-user/host/i386/safe-syscall.inc.S | 126 + common-user/host/mips/safe-syscall.inc.S | 148 + common-user/host/ppc64/safe-syscall.inc.S | 94 + common-user/host/riscv/safe-syscall.inc.S | 79 + common-user/host/s390x/safe-syscall.inc.S | 98 + common-user/host/sparc64/safe-syscall.inc.S | 89 + .../host/x86_64/safe-syscall.inc.S | 42 +- common-user/meson.build | 6 + common-user/safe-syscall-error.c | 25 + {linux-user => common-user}/safe-syscall.S | 5 +- configure | 255 +- cpu.c | 5 - docs/about/deprecated.rst | 9 + docs/block-replication.txt | 2 +- docs/meson.build | 6 +- docs/specs/ppc-spapr-hcalls.rst | 100 + docs/specs/ppc-spapr-hcalls.txt | 78 - docs/system/ppc/powernv.rst | 68 +- docs/system/ppc/pseries.rst | 226 ++ fpu/softfloat-parts.c.inc | 57 +- fpu/softfloat-specialize.c.inc | 12 +- fpu/softfloat.c | 114 +- hw/avr/atmega.c | 2 +- hw/i386/vmmouse.c | 4 + hw/misc/ivshmem.c | 2 +- hw/pci-host/pnv_phb3.c | 3 +- hw/pci-host/pnv_phb3_pbcq.c | 11 + hw/pci-host/pnv_phb4.c | 1 + hw/pci-host/pnv_phb4_pec.c | 75 +- hw/ppc/mac.h | 3 - hw/ppc/mac_newworld.c | 3 +- hw/ppc/mac_oldworld.c | 3 +- hw/ppc/pnv.c | 177 +- hw/ppc/ppc.c | 2 + hw/ppc/ppc405.h | 14 +- hw/ppc/ppc405_boards.c | 245 +- hw/ppc/ppc405_uc.c | 225 +- hw/ppc/spapr_cpu_core.c | 1 + hw/ppc/trace-events | 23 + hw/riscv/boot.c | 13 +- hw/s390x/s390-pci-bus.c | 1 + hw/s390x/s390-pci-inst.c | 15 +- hw/s390x/s390-pci-vfio.c | 1 + hw/scsi/megasas.c | 1 + hw/virtio/vhost.c | 2 +- include/exec/cpu-all.h | 2 - include/fpu/softfloat-types.h | 23 +- include/fpu/softfloat.h | 14 +- include/glib-compat.h | 37 + include/hw/pci-host/pnv_phb3.h | 3 + include/hw/pci-host/pnv_phb4.h | 5 + include/hw/ppc/pnv.h | 2 + include/hw/s390x/s390-pci-bus.h | 3 +- include/hw/s390x/s390-pci-clp.h | 3 +- include/hw/scsi/scsi.h | 2 +- {linux-user => include/user}/safe-syscall.h | 37 +- linux-user/aarch64/cpu_loop.c | 4 +- linux-user/aarch64/signal.c | 4 +- linux-user/alpha/cpu_loop.c | 4 +- linux-user/alpha/signal.c | 8 +- linux-user/arm/cpu_loop.c | 4 +- linux-user/arm/signal.c | 8 +- linux-user/cpu_loop-common.h | 1 + linux-user/cris/cpu_loop.c | 4 +- linux-user/cris/signal.c | 4 +- linux-user/generic/target_errno_defs.h | 17 - linux-user/hexagon/cpu_loop.c | 4 +- linux-user/hexagon/signal.c | 2 +- linux-user/host/aarch64/hostdep.h | 18 - linux-user/host/aarch64/safe-syscall.inc.S | 75 - linux-user/host/arm/hostdep.h | 18 - linux-user/host/arm/safe-syscall.inc.S | 90 - linux-user/host/i386/hostdep.h | 18 - linux-user/host/i386/safe-syscall.inc.S | 100 - linux-user/host/ia64/hostdep.h | 15 - linux-user/host/mips/hostdep.h | 15 - linux-user/host/ppc/hostdep.h | 15 - linux-user/host/ppc64/hostdep.h | 18 - linux-user/host/ppc64/safe-syscall.inc.S | 96 - linux-user/host/riscv/hostdep.h | 14 - linux-user/host/riscv/safe-syscall.inc.S | 77 - linux-user/host/s390/hostdep.h | 15 - linux-user/host/s390x/hostdep.h | 18 - linux-user/host/s390x/safe-syscall.inc.S | 90 - linux-user/host/sparc/hostdep.h | 15 - linux-user/host/sparc64/hostdep.h | 15 - linux-user/host/x32/hostdep.h | 15 - linux-user/host/x86_64/hostdep.h | 18 - linux-user/hppa/cpu_loop.c | 4 +- linux-user/hppa/signal.c | 4 +- linux-user/i386/cpu_loop.c | 12 +- linux-user/i386/signal.c | 8 +- linux-user/m68k/cpu_loop.c | 4 +- linux-user/m68k/signal.c | 8 +- linux-user/meson.build | 9 +- linux-user/microblaze/cpu_loop.c | 4 +- linux-user/microblaze/signal.c | 4 +- linux-user/mips/cpu_loop.c | 4 +- linux-user/mips/signal.c | 8 +- linux-user/openrisc/cpu_loop.c | 4 +- linux-user/ppc/cpu_loop.c | 4 +- linux-user/ppc/signal.c | 10 +- linux-user/riscv/cpu_loop.c | 4 +- linux-user/riscv/signal.c | 2 +- linux-user/riscv/target_syscall.h | 3 +- linux-user/s390x/cpu_loop.c | 4 +- linux-user/s390x/signal.c | 8 +- linux-user/sh4/cpu_loop.c | 4 +- linux-user/sh4/signal.c | 8 +- linux-user/signal-common.h | 4 +- linux-user/signal.c | 10 +- linux-user/sparc/cpu_loop.c | 2 +- linux-user/sparc/signal.c | 8 +- linux-user/special-errno.h | 32 + linux-user/syscall.c | 21 +- thunk.c => linux-user/thunk.c | 0 linux-user/user-internals.h | 1 - linux-user/xtensa/cpu_loop.c | 4 +- linux-user/xtensa/signal.c | 4 +- meson.build | 60 +- pc-bios/README | 2 +- pc-bios/meson.build | 2 +- pc-bios/slof.bin | Bin 991744 -> 991920 bytes qemu-keymap.c | 1 + roms/SLOF | 2 +- scripts/checkpatch.pl | 5 + target/i386/kvm/kvm.c | 2 +- target/ppc/cpu-models.c | 34 - target/ppc/cpu-models.h | 19 - target/ppc/cpu-qom.h | 12 +- target/ppc/cpu.c | 2 +- target/ppc/cpu.h | 63 +- target/ppc/cpu_init.c | 658 +--- target/ppc/excp_helper.c | 95 +- target/ppc/fpu_helper.c | 593 ++-- target/ppc/helper.h | 29 +- target/ppc/helper_regs.c | 7 + target/ppc/insn32.decode | 54 +- target/ppc/meson.build | 1 + target/ppc/mmu_common.c | 60 +- target/ppc/mmu_helper.c | 32 - target/ppc/power8-pmu-regs.c.inc | 69 +- target/ppc/power8-pmu.c | 350 ++ target/ppc/power8-pmu.h | 26 + target/ppc/spr_tcg.h | 5 + target/ppc/translate.c | 104 +- target/ppc/translate/branch-impl.c.inc | 33 + target/ppc/translate/fp-impl.c.inc | 53 +- target/ppc/translate/vmx-impl.c.inc | 231 ++ target/ppc/translate/vsx-impl.c.inc | 55 +- target/ppc/translate/vsx-ops.c.inc | 5 - target/riscv/cpu.c | 28 +- target/riscv/cpu.h | 63 +- target/riscv/cpu_bits.h | 10 + target/riscv/cpu_helper.c | 39 +- target/riscv/csr.c | 63 +- target/riscv/fpu_helper.c | 197 +- target/riscv/gdbstub.c | 184 + target/riscv/helper.h | 464 ++- target/riscv/insn32.decode | 332 +- target/riscv/insn_trans/trans_rvv.c.inc | 2429 ++++++++----- target/riscv/insn_trans/trans_rvzfh.c.inc | 537 +++ target/riscv/internals.h | 40 +- target/riscv/translate.c | 93 +- target/riscv/vector_helper.c | 3601 ++++++++++---------- target/s390x/cpu.h | 4 +- target/s390x/kvm/kvm.c | 4 + tests/qtest/fuzz-megasas-test.c | 30 + tests/qtest/ivshmem-test.c | 5 +- tests/qtest/libqos/ahci.c | 6 +- tests/qtest/libqos/qgraph.c | 2 +- tests/tcg/configure.sh | 4 +- tests/tcg/ppc64/Makefile.target | 1 + tests/tcg/ppc64le/Makefile.target | 1 + tests/tcg/ppc64le/mtfsf.c | 61 + tests/unit/meson.build | 2 +- 184 files changed, 8859 insertions(+), 5876 deletions(-) create mode 100644 bsd-user/special-errno.h create mode 100644 common-user/host/aarch64/safe-syscall.inc.S create mode 100644 common-user/host/arm/safe-syscall.inc.S create mode 100644 common-user/host/i386/safe-syscall.inc.S create mode 100644 common-user/host/mips/safe-syscall.inc.S create mode 100644 common-user/host/ppc64/safe-syscall.inc.S create mode 100644 common-user/host/riscv/safe-syscall.inc.S create mode 100644 common-user/host/s390x/safe-syscall.inc.S create mode 100644 common-user/host/sparc64/safe-syscall.inc.S rename {linux-user => common-user}/host/x86_64/safe-syscall.inc.S (81%) create mode 100644 common-user/meson.build create mode 100644 common-user/safe-syscall-error.c rename {linux-user => common-user}/safe-syscall.S (91%) create mode 100644 docs/specs/ppc-spapr-hcalls.rst delete mode 100644 docs/specs/ppc-spapr-hcalls.txt rename {linux-user => include/user}/safe-syscall.h (83%) delete mode 100644 linux-user/host/aarch64/hostdep.h delete mode 100644 linux-user/host/aarch64/safe-syscall.inc.S delete mode 100644 linux-user/host/arm/hostdep.h delete mode 100644 linux-user/host/arm/safe-syscall.inc.S delete mode 100644 linux-user/host/i386/hostdep.h delete mode 100644 linux-user/host/i386/safe-syscall.inc.S delete mode 100644 linux-user/host/ia64/hostdep.h delete mode 100644 linux-user/host/mips/hostdep.h delete mode 100644 linux-user/host/ppc/hostdep.h delete mode 100644 linux-user/host/ppc64/hostdep.h delete mode 100644 linux-user/host/ppc64/safe-syscall.inc.S delete mode 100644 linux-user/host/riscv/hostdep.h delete mode 100644 linux-user/host/riscv/safe-syscall.inc.S delete mode 100644 linux-user/host/s390/hostdep.h delete mode 100644 linux-user/host/s390x/hostdep.h delete mode 100644 linux-user/host/s390x/safe-syscall.inc.S delete mode 100644 linux-user/host/sparc/hostdep.h delete mode 100644 linux-user/host/sparc64/hostdep.h delete mode 100644 linux-user/host/x32/hostdep.h delete mode 100644 linux-user/host/x86_64/hostdep.h create mode 100644 linux-user/special-errno.h rename thunk.c => linux-user/thunk.c (100%) create mode 100644 target/ppc/power8-pmu.c create mode 100644 target/ppc/power8-pmu.h create mode 100644 target/ppc/translate/branch-impl.c.inc create mode 100644 target/riscv/insn_trans/trans_rvzfh.c.inc create mode 100644 tests/tcg/ppc64le/mtfsf.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

1
0
0 0

[toolchain/ci/linux] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-allnoconfig updated (6441998e2e37 -> 6e0567b73052)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-allnoconfig in repository toolchain/ci/linux. from 6441998e2e37 Merge tag 'audit-pr-20211216' of git://git.kernel.org/pub/ [...] adds 53b349527328 drm/i915/display: Fix an unsigned subtraction which can ne [...] adds c9f0322c4692 Merge tag 'drm-intel-fixes-2021-12-15' of ssh://git.freede [...] adds 842470c4e211 Revert "drm/fb-helper: improve DRM fbdev emulation device names" adds 5cf06065bd1f drm: simpledrm: fix wrong unit with pixel clock adds fea3fdf975dd drm/ast: potential dereference of null pointer adds 78fed39af1af Merge tag 'drm-misc-fixes-2021-12-16-1' of ssh://git.freed [...] adds f3a8076eb28c drm/amdgpu: correct register access for RLC_JUMP_TABLE_RESTORE adds 841933d5b8aa drm/amdgpu: don't override default ECO_BITs setting adds dcd10d879a9d drm/amd/pm: fix reading SMU FW version from amdgpu_firmwar [...] adds 7e4d2f30df3f drm/amd/display: Set exit_optimized_pwr_state for DCN31 adds 791255ca9fbe drm/amd/display: Reset DMCUB before HW init adds 17c65d6fca84 drm/amdgpu: correct the wrong cached state for GMC on PICASSO adds aa464957f7e6 drm/amd/pm: fix a potential gpu_metrics_table memory leak adds a2fbfd517117 Merge tag 'amd-drm-fixes-5.16-2021-12-15' of https://gitla [...] adds 4f549bf33e38 Merge tag 'drm-fixes-2021-12-17-1' of git://anongit.freede [...] adds 885633075847 dmaengine: dw-axi-dmac: Fix uninitialized variable in axi_ [...] adds 1ffc6f359f7a dmaengine: dw-edma: Fix return value check for dma_set_mas [...] adds fa51b16d0558 dmaengine: idxd: fix calling wq quiesce inside spinlock adds 80936d68665b dmaengine: ti: k3-udma: Fix smatch warnings adds 8affd8a4b5ce dmaengine: idxd: fix missed completion on abort path adds 822c9f2b833c dmaengine: st_fdma: fix MODULE_ALIAS adds 43d1c6a63950 Merge tag 'dmaengine-fix-5.16' of git://git.kernel.org/pub [...] adds d800c65c2d4e io-wq: drop wqe lock before creating new worker adds cb29eee3b28c Merge tag 'io_uring-5.16-2021-12-17' of git://git.kernel.d [...] adds edaa26334c11 iocost: Fix divide-by-zero on donation from low hweight cgroup adds cb2ac2912a9c block: reduce kblockd_mod_delayed_work_on() CPU consumption adds aa97f6cdb7e9 bcache: fix NULL pointer reference in cached_dev_detach_finish adds fa09ca5ebce5 Merge tag 'block-5.16-2021-12-17' of git://git.kernel.dk/l [...] adds 6331b8765cd0 riscv: dts: unleashed: Add gpio card detect to mmc-spi-slot adds 298d03c2d7f1 riscv: dts: unmatched: Add gpio card detect to mmc-spi-slot adds ea81b91e4e25 riscv: dts: sifive unmatched: Name gpio lines adds 8120393b74b3 riscv: dts: sifive unmatched: Expose the board ID eeprom adds cd29cc8ad254 riscv: dts: sifive unmatched: Expose the PMIC sub-functions adds ad931d9b3b2e riscv: dts: sifive unmatched: Fix regulator for board rev3 adds f6f7fbb89bf8 riscv: dts: sifive unmatched: Link the tmp451 with its pow [...] adds 0bb43aec33ea Merge tag 'riscv-for-linus-5.16-rc6' of git://git.kernel.o [...] adds cc274ae7763d selinux: fix sleeping function called from invalid context adds f1f05ef38382 Merge tag 'selinux-pr-20211217' of git://git.kernel.org/pu [...] adds f35838a69302 btrfs: fix memory leak in __add_inode_ref() adds 33fab972497a btrfs: fix double free of anon_dev after failure to create [...] adds 1b2e5e5c7fea btrfs: fix missing last dir item offset update when loggin [...] adds 651740a50241 btrfs: check WRITE_ERR when trying to read an extent buffer adds 7a1636089acf btrfs: fix invalid delayed ref after subvolume creation failure adds 212a58fda9b9 btrfs: fix warning when freeing leaf after subvolume creat [...] adds 4989d4a0aed3 btrfs: fix missing blkdev_put() call in btrfs_scan_one_device() adds 9609134186b7 Merge tag 'for-5.16-rc5-tag' of git://git.kernel.org/pub/s [...] adds 2fe24343922e scsi: pm8001: Fix phys_to_virt() usage on dma_addr_t adds 5d65f6f3df56 Merge tag 'scsi-fixes' of git://git.kernel.org/pub/scm/lin [...] adds 8ffea2599f63 zonefs: add MODULE_ALIAS_FS adds bce472f90952 MAITAINERS: Change zonefs maintainer email address adds 1887bf5cc495 Merge tag 'zonefs-5.16-rc6' of git://git.kernel.org/pub/sc [...] adds 5da5231bb478 libata: if T_LENGTH is zero, dma direction should be DMA_NONE adds 9eaa88c7036e Merge tag 'libata-5.16-rc6' of git://git.kernel.org/pub/sc [...] adds 0a515a06c5eb perf expr: Fix missing check for return value of hashmap__new() adds 0c8e32fe48f5 perf inject: Fix segfault due to close without open adds c271a55b0c60 perf inject: Fix segfault due to perf_data__fd() without open adds 0f03adcca7a1 Merge tag 'perf-tools-fixes-for-v5.16-2021-12-18' of git:/ [...] adds 890d5b40908b usb: gadget: u_ether: fix race in setting MAC address in s [...] adds ccc14c6cfd34 usb: xhci-mtk: fix list_del warning when enable list debug adds 16f00d969afe usb: cdnsp: Fix incorrect calling of cdnsp_died function adds 50931ba27d16 usb: cdnsp: Fix issue in cdnsp_log_ep trace event adds 99ea221f2e2f usb: cdnsp: Fix incorrect status for control request adds f08adf5add9a USB: gadget: bRequestType is a bitfield, not a enum adds fac6bf87c55f usb: dwc2: fix STM ID/VBUS detection startup delay in dwc2 [...] adds f886d4fbb7c9 usb: xhci: Extend support for runtime power management for [...] adds 0ad3bd562bb9 USB: NO_LPM quirk Lenovo USB-C to Ethernet Adapher(RTL8153-04) adds 4c4e162d9cf3 usb: cdnsp: Fix lack of spin_lock_irqsave/spin_lock_restore adds ca4d8344a72b usb: typec: tcpm: fix tcpm unregister port but leave a pen [...] adds 83b67041f3ea USB: serial: cp210x: fix CP2105 GPIO registration adds 2b503c8598d1 USB: serial: option: add Telit FN990 compositions adds a0b24a566258 Merge tag 'usb-serial-5.16-rc6' of https://git.kernel.org/ [...] adds c4d936efa46d Revert "usb: early: convert to readl_poll_timeout_atomic()" adds fb7d0829135a Merge tag 'usb-5.16-rc6' of git://git.kernel.org/pub/scm/l [...] adds 1ee33b1ca2b8 tty: n_hdlc: make n_hdlc_tty_wakeup() asynchronous adds 6c33ff728812 serial: 8250_fintek: Fix garbled text for console adds 3f667b5d4053 Merge tag 'tty-5.16-rc6' of git://git.kernel.org/pub/scm/l [...] adds b774302e8856 cifs: ignore resource_id while getting fscache super cookie adds a31080899d5f cifs: sanitize multiple delimiters in prepath adds 9273d6cb9935 Merge tag '5.16-rc5-smb3-client-fixes' of git://git.samba. [...] adds 3dc709e518b4 powerpc/85xx: Fix oops when CONFIG_FSL_PMC=n adds 8734b41b3efe powerpc/module_64: Fix livepatching for RO modules adds 713ab911f2cd Merge tag 'powerpc-5.16-4' of git://git.kernel.org/pub/scm [...] adds 09d97da660ff MIPS: Only define pci_remap_iospace() for Ralink adds a4cc5ea443e7 Merge tag 'mips-fixes_5.16_3' of git://git.kernel.org/pub/ [...] adds 6c3118c32129 signal: Skip the altstack update when not needed adds c36d891d787d Merge tag 'core_urgent_for_v5.16_rc6' of git://git.kernel. [...] adds 8f556a326c93 locking/rtmutex: Fix incorrect condition in rtmutex_spin_o [...] adds 909e1d166ca8 Merge tag 'locking_urgent_for_v5.16_rc6' of git://git.kern [...] adds 4e8c11b6b3f0 timekeeping: Really make sure wall_to_monotonic isn't positive adds e1fe1b10e6aa Merge tag 'timers_urgent_for_v5.16_rc6' of git://git.kerne [...] adds 83dbf898a2d4 PCI/MSI: Mask MSI-X vectors only on success adds 94185adbfad5 PCI/MSI: Clear PCI_MSIX_FLAGS_MASKALL on error adds a76c3d035872 Merge tag 'irq_urgent_for_v5.16_rc6' of git://git.kernel.o [...] adds 87959fa16cfb Revert "block: reduce kblockd_mod_delayed_work_on() CPU co [...] adds 2da09da4ae5e Merge tag 'block-5.16-2021-12-19' of git://git.kernel.dk/l [...] adds 1aa2abb33a41 KVM: x86: Drop guest CPUID check for host initiated writes [...] adds 0b091a43d704 KVM: selftests: vmx_pmu_msrs_test: Drop tests mangling gue [...] adds 18c841e1f411 KVM: x86: Retry page fault if MMU reload is pending and ro [...] adds f291e2d899d1 Merge tag 'for-linus' of git://git.kernel.org/pub/scm/virt [...] adds a7904a538933 Linux 5.16-rc6 adds 0fd08a34e8e3 xen/blkfront: harden blkfront against event channel storms adds b27d47950e48 xen/netfront: harden netfront against event channel storms adds fe415186b43d xen/console: harden hvc_xen against event channel storms adds 6032046ec4b7 xen/netback: fix rx queue stall detection adds be81992f9086 xen/netback: don't queue unlimited number of packages adds 59b3f9448833 Merge branch 'xsa' of git://git.kernel.org/pub/scm/linux/k [...] adds 85223d609c99 regulator: dt-bindings: samsung,s5m8767: add missing op_mo [...] adds 3856c1b39835 Merge tag 'regulator-fix-v5.16-rc6' of git://git.kernel.or [...] adds db6689b643d8 spi: change clk_disable_unprepare to clk_unprepare adds 86085fe79e3c Merge tag 'spi-fix-v5.16-rc6' of git://git.kernel.org/pub/ [...] adds 4ad8181426df RDMA/hns: Fix RNR retransmission issue for HIP08 adds bee90911e013 IB/qib: Fix memory leak in qib_user_sdma_queue_pkts() adds 12d3bbdd6bd2 RDMA/hns: Replace kfree() with kvfree() adds 6e0567b73052 Merge tag 'for-linus' of git://git.kernel.org/pub/scm/linu [...] No new revisions were added by this update. Summary of changes: .../bindings/regulator/samsung,s5m8767.yaml | 25 ++++ MAINTAINERS | 2 +- Makefile | 2 +- arch/mips/include/asm/mach-ralink/spaces.h | 2 + arch/mips/include/asm/pci.h | 4 - arch/mips/pci/pci-generic.c | 2 + arch/powerpc/kernel/module_64.c | 42 ++++-- arch/powerpc/platforms/85xx/smp.c | 4 +- .../riscv/boot/dts/sifive/hifive-unleashed-a00.dts | 1 + .../riscv/boot/dts/sifive/hifive-unmatched-a00.dts | 113 +++++++-------- arch/x86/kvm/mmu/mmu.c | 16 ++- arch/x86/kvm/x86.c | 2 +- block/blk-iocost.c | 9 +- drivers/ata/libata-scsi.c | 15 +- drivers/block/xen-blkfront.c | 15 +- drivers/dma/dw-axi-dmac/dw-axi-dmac-platform.c | 4 +- drivers/dma/dw-edma/dw-edma-pcie.c | 10 +- drivers/dma/idxd/irq.c | 2 +- drivers/dma/idxd/submit.c | 18 ++- drivers/dma/st_fdma.c | 2 +- drivers/dma/ti/k3-udma.c | 157 ++++++++++++++------- drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c | 4 +- drivers/gpu/drm/amd/amdgpu/gfxhub_v1_0.c | 1 - drivers/gpu/drm/amd/amdgpu/gfxhub_v2_0.c | 1 - drivers/gpu/drm/amd/amdgpu/gfxhub_v2_1.c | 1 - drivers/gpu/drm/amd/amdgpu/gmc_v9_0.c | 8 ++ drivers/gpu/drm/amd/amdgpu/mmhub_v1_0.c | 9 +- drivers/gpu/drm/amd/amdgpu/mmhub_v1_7.c | 1 - drivers/gpu/drm/amd/amdgpu/mmhub_v2_0.c | 1 - drivers/gpu/drm/amd/amdgpu/mmhub_v2_3.c | 1 - drivers/gpu/drm/amd/amdgpu/mmhub_v9_4.c | 2 - drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.c | 5 + drivers/gpu/drm/amd/display/dc/dcn31/dcn31_init.c | 1 + drivers/gpu/drm/amd/pm/powerplay/amd_powerplay.c | 7 +- drivers/gpu/drm/amd/pm/swsmu/smu12/smu_v12_0.c | 3 + drivers/gpu/drm/amd/pm/swsmu/smu13/smu_v13_0.c | 3 + drivers/gpu/drm/ast/ast_mode.c | 5 +- drivers/gpu/drm/drm_fb_helper.c | 8 +- drivers/gpu/drm/i915/display/intel_dmc.c | 2 +- drivers/gpu/drm/tiny/simpledrm.c | 2 +- drivers/infiniband/hw/hns/hns_roce_hw_v2.c | 64 ++++++++- drivers/infiniband/hw/hns/hns_roce_hw_v2.h | 8 ++ drivers/infiniband/hw/hns/hns_roce_srq.c | 2 +- drivers/infiniband/hw/qib/qib_user_sdma.c | 2 +- drivers/md/bcache/super.c | 3 +- drivers/net/xen-netback/common.h | 1 + drivers/net/xen-netback/rx.c | 77 ++++++---- drivers/net/xen-netfront.c | 125 ++++++++++++---- drivers/pci/msi.c | 15 +- drivers/scsi/pm8001/pm80xx_hwi.c | 38 ++--- drivers/spi/spi-armada-3700.c | 2 +- drivers/tty/hvc/hvc_xen.c | 30 +++- drivers/tty/n_hdlc.c | 23 ++- drivers/tty/serial/8250/8250_fintek.c | 20 --- drivers/usb/cdns3/cdnsp-gadget.c | 12 ++ drivers/usb/cdns3/cdnsp-ring.c | 11 +- drivers/usb/cdns3/cdnsp-trace.h | 4 +- drivers/usb/core/quirks.c | 3 + drivers/usb/dwc2/platform.c | 3 + drivers/usb/early/xhci-dbc.c | 15 +- drivers/usb/gadget/composite.c | 6 +- drivers/usb/gadget/function/u_ether.c | 16 +-- drivers/usb/gadget/legacy/dbgp.c | 6 +- drivers/usb/gadget/legacy/inode.c | 6 +- drivers/usb/host/xhci-mtk-sch.c | 2 +- drivers/usb/host/xhci-pci.c | 6 +- drivers/usb/serial/cp210x.c | 6 +- drivers/usb/serial/option.c | 8 ++ drivers/usb/typec/tcpm/tcpm.c | 18 ++- drivers/xen/events/events_base.c | 6 + fs/btrfs/ctree.c | 17 +-- fs/btrfs/ctree.h | 7 +- fs/btrfs/disk-io.c | 8 ++ fs/btrfs/extent-tree.c | 13 +- fs/btrfs/extent_io.c | 8 ++ fs/btrfs/free-space-tree.c | 4 +- fs/btrfs/ioctl.c | 10 +- fs/btrfs/qgroup.c | 3 +- fs/btrfs/tree-log.c | 2 + fs/btrfs/volumes.c | 6 +- fs/cifs/connect.c | 7 + fs/cifs/fs_context.c | 38 ++++- fs/cifs/inode.c | 13 -- fs/io-wq.c | 2 + fs/zonefs/super.c | 1 + include/xen/events.h | 1 + kernel/locking/rtmutex.c | 2 +- kernel/signal.c | 9 ++ kernel/time/timekeeping.c | 3 +- security/selinux/hooks.c | 33 +++-- tools/perf/builtin-inject.c | 13 +- tools/perf/util/expr.c | 5 + .../selftests/kvm/x86_64/vmx_pmu_msrs_test.c | 17 --- 93 files changed, 878 insertions(+), 394 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

1
0
0 0

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-allnoconfig updated (54ee8bb73af3 -> b7b308c50ae5)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-allnoconfig in repository toolchain/ci/llvm-project. from 54ee8bb73af3 [funcattrs] Use getDataOperandNo where appropriate [NFC] adds 90bd4873d66a [CodeGen] Fix an unused variable warning adds d976fb020428 [OpenMP][NFC] update status for 5.1 'fail' atomic extension adds 4c9e31a48145 [funcattrs] Use early return to clarify code in determineP [...] adds f78c1b07cb26 [Target] Use range-based for loops (NFC) adds 667485413fd3 [OPENMP]Look through member function call base during impl [...] adds 62ead3654795 [clang-format] Formatter does not handle c++11 string lite [...] adds 9369aa144409 [libc][Obvious] Change func_ to <func>_ in add_math_function.md. adds cc324af0d64c Revert "Port __sanitizer::StopTheWorld to Windows" adds 2fefb66e53f7 [gn build] Port cc324af0d64c adds 163c13fed9f6 [clang-format] Fix formatting of the code that follows C# [...] adds 65d7fd0239bf [Try2][InstrProf] Add Correlator class to read debug info adds 91dfb32f2fa5 [openmp][amdgpu][nfc] Mark all external functions extern C [...] adds 2b7be47b220a [llvm] Strip redundant lambda (NFC) adds 7de813e14cb0 [gn build] Port 65d7fd0239bf adds 18ab892ff7e9 [Bitcode] Avoid setting invalid comdat pointer (NFC) adds eb2cad8329b0 [DSE] Make isRemovable() for calls more robust (NFCI) adds 46ad66b81781 [SLP][NFC]Use 'llvm::copy' instead of element-by-elemen copying. adds 2a844c886990 Fix macOS buildbots after https://reviews.llvm.org/D115324. adds 67bc2435359a [lldb] Remove --reproducer-finalize and associated functionality adds c4b45eeb44fd [lld/mac] Don't lose "weak ref" bit when doing LTO adds d9d6e6a0483e [tests] Precommit tests from D115904 adds 71fe59212ca4 [SLP][NFC]Adjust type in debug output loop. adds 2d4f3ed5517a [mlir][vscode] Highlight inside c++ raw strings adds 79932211f912 [SDAG] remove FP-to-int cast attribute check in fold to FTRUNC adds 6969f8415df7 [runtimes] Fix type on flag name in D115852 adds 4f90e67e2f0f [lld-macho] Handle $ld$hide[$os] symbols. adds a8a51fe55649 [DSE] Remove calls with known writes to dead memory adds 26bd534a79c2 [llvm] Use none_of instead of \!any_of (NFC) adds 9cf4b7266bbf [clang-format] Refactor common handling of attributes. NFC. adds 3429c7c3283c [InstrProf][NFC] Require zlib for debug info tests adds 38af5b4fd121 [libomptarget][nfc] Refactor dlwrap.h for easier reuse in [...] adds 766d32f582a6 [Hexagon] Use is_contained (NFC) adds 96aa1e73b3da [runtimes] Remove LLVM_ENABLE_LLD adds 4399f3b6b0df [TSan][Darwin] Make malloc_size interceptor more robust adds 64f40417259c [TSan][Darwin] Fix shadow mapping for iOS simulator on App [...] adds ac313c37e17e WinMsvc.cmake: try lower-case include/lib when searching f [...] adds 713ee230f884 [clang] Use llvm::reverse (NFC) adds fa1260697ec8 [lldb] Remove reproducer replay functionality adds fee57711fe4a Use DenseMap::lookup (NFC) adds 212e6c99776f [doc] Fix regex in ClangFormatStyleOptions for IncludeCategories adds 552d84414d25 [ELF] Use SmallVector for many SyntheticSections. NFC adds 4e310d89f223 [clang] Strip redundant lambda (NFC) adds 3aae04c744b0 [ELF] Parallelize MergeNoTailSection::writeTo adds 1ba99eaf7095 Revert "[DSE] Remove calls with known writes to dead memory" adds 936a67f089ef [clang-format] Extra spaces surrounding arrow in templated [...] adds ff94bd1bc92e [libcxx][test][NFC] noexcept tests for std::array adds 3362fa59ec40 [clang-format] extern with new line brace without indentation adds 591371f7df3c AMDGPU: Regenerate some mir test checks with -NEXT adds 37a203f63e7b AMDGPU: Regenerate more mir test checks with -NEXT adds 474b20b45053 [LLParser] Avoid unnecessary AttrBuilder<->AttributeSet ro [...] adds 9927a06f74bb [AA] Handle callbr instructions in alias analysis adds 982604cc08ca [llvm-tapi-diff] Replicate diff utility error handling adds 2ec75a0869ab [lit] Flush stderr manually on Windows after printing messages adds aeb36ae0f4cb Revert "[ConstantFolding] Unify handling of load from unif [...] adds cc4781464f17 Fix warning "comparison of integers of different signs" (NFC) adds f95ee6074aae [RISCV] Add target specific loop unrolling and peeling pre [...] adds 2da5af16acfe [RISCV] Rename a Zfh and put it in the same order as the s [...] adds d9ae852fcc97 [AMDGPU] Fix data race in SIInsertWaitcnts adds 1e93f3895fc3 [AMDGPU] Use enum_seq to iterator over InstCounterTypes. NFC. adds 683cbc12b33e [RISCV] Remove stale comments from tests. NFC adds 4a878c14c49e [llvm-tapi-diff] rename tests for clarity, NFC adds 56b2b1b8fd61 [NFC][Clang] Remove trailing spaces in `clang/include/clan [...] adds c1340b9e7848 [DAG] Improve FMINNUM/FMAXNUM/FMINIMUM/FMAXIMUM constant folding adds 67cce1ceee2d [X86] Adjust some IceLake fp shuffle schedule classes (PR48110) adds efec3a26b40c [DAG] visitADDSAT/visitSUBSAT - merge scalar/vector canoni [...] adds eeed24e766a1 [Bazel] update build files for https://github.com/llvm/llv [...] adds b0e8667b1dbd [MLIR] rewrite AffineStructures and Presburger tests to us [...] adds d96bf6ea4618 Revert "[clang-format] Adjust braced list detection" adds 3a3fcd6a23ad [clang-format] add regression tests for braced lists adds 731bde1ed30f [DAGCombiner] Avoid combining adjacent stores at -O0 to im [...] adds 47bd9ebda404 [X86][AVX512] cvt_by_vec_width - don't hardcode the schedu [...] adds ec0e4545caa1 Make AsyncParallelForRewrite parameterizable with a cost m [...] adds 4fa96b7eca73 [MLIR] Simplex: split some basic functionality out into a [...] adds 5bb21cea84a6 [InstCombine] add tests for icmp with mul operand; NFC adds 1965cc469539 [CodeGen] remove creation of FP cast function attribute adds 555eacf75f21 [clangd] Fix undefined behavior when generating error mess [...] adds 4ece4cd77e66 [ARM] Fold away CMP/CSINC from CMOV adds 68bc6d7cae6d [RISCV] Remove Zvamo Extention adds 18f087c21cdb [DebugInfo][Clang] record the access flag for class/struct [...] adds 0060060fef5d [Clang] Add helper text to fopenmp_version_EQ to make it s [...] adds 9c11e9528683 [Clang][RISCV] Fix upper bound of RISC-V V type in debug info adds 7f9e9c7fc341 Move getAsmBlockArgumentNames from OpAsmDialectInterface t [...] adds 6963be12761f Revert "[MLIR] rewrite AffineStructures and Presburger tes [...] adds 93d79cac2ede [ARM] Use range-based for loops (NFC) adds 960712ccc710 [clang-format] Fix wrong indentation of namespace identifi [...] adds 32de467f85fc [ObjectYAML] Use llvm::all_of (NFC) adds 754ea6fd4d52 [libc++][ranges] Implement `uninitialized_value_construct{ [...] adds 3b2fd945b784 [gn build] Port 754ea6fd4d52 adds 7406d236d873 [lldb/python] Fix (some) dangling pointers in our glue code adds 6c2bf01270a8 [lldb/python] Fix a compile error in 7406d236d8 adds 6e30cb7673df [Attributes] Add AttributeList ctor from AttributeSet (NFC) adds e0321eb86158 [analyzer] Enable move semantics for CallDescriptionMap adds c6a861e644a9 [analyzer] Add range constructor to CallDescriptionMap adds f0a670e93b61 [lldb/test] Remove some decorators from TestModuleCacheUniversal adds 35870c442210 [lldb] Summary provider for char flexible array members adds 1448aa9dbdd9 [AMDGPU] Expand not pattern according to the XOR node divergence adds c79a67196828 [Inline] Add test for PR52660 (NFC) adds 98d09705e15c [AMDGPU] Re-enabling divergence predicates for min/max adds fcaf290d0278 [SLP]Fix PR52756: SLPVectorizer crashes with assertion Vec [...] adds 892c731681df [Support] improve known bits analysis for leading zeros of [...] adds 8b997adc64ce [AMDGPU] Remove dead code after D109052 adds 85cb53c79036 [MLIR] rewrite AffineStructures and Presburger tests to us [...] adds cff192739bb6 [clang-include-fixer] Fix incorrect ranking because of dan [...] adds 5b362e4c7fa4 [VPlan] Add Debugloc to VPInstruction. adds 4459a11f4d48 Revert "[SLP]Fix PR52756: SLPVectorizer crashes with asser [...] adds ab9078f3d369 [SLP]Fix PR52756: SLPVectorizer crashes with assertion Vec [...] adds f6ba5c4d5f22 [llvm-readobj] Check ELFType value first when checking for [...] adds 9cd55c7c3463 Prevent copy of AttrBuilder adds a6786cdd5757 [HIPSPV][3/4] Enable SPIR-V emission for HIP adds c0342a2de8aa [mlir] Switching accessors to prefixed form (NFC) adds 2fb9029f2678 [PowerPC] Support hwsync extended mnemonic adds eb66f0662ad9 Revert "[DAGCombiner] Avoid combining adjacent stores at - [...] adds e1600db19d63 [AST] Add UsingType: a sugar type for types found via UsingDecl adds 37e6bd8bc8da [libc++] Add a helper class to write code with the strong [...] adds 81967b4fa77a [clangd] Don't trim xrefs references if we overran the limit adds b1ff20fd3543 [LV] Enable scalable vectorization by default for SVE cores. adds d4a69ef8410d [libc++][NFC] Bump Dockerfile to get latest nightly Clang adds 08fe33e266b6 [mlir][vim] Add comment for markdown highlighting adds 23b2045eef45 [clang] p2085 out-of-class comparison operator defaulting adds 565c17574dd0 [clang] Adjust coroutine namespace diagnostics adds cc56c66f27e1 Revert "[AST] Add UsingType: a sugar type for types found [...] adds af27466c5039 Reland "[AST] Add UsingType: a sugar type for types found [...] adds 290ae657a61d Fix buildbot failure caused by D115651 adds ed086a8dbcfa [gn build] Port 37e6bd8bc8da adds 329b0181c3f1 [NFC][mlgo] Rename some TensorFlowCompile internal vars adds 4fe5543b3c3e [mlir] Address compiler warning (NFC) adds 19727e31fb2c [AMDGPU] Enable divergence predicates for ctlz/cttz adds ac719d7c9ae6 [InstrProf] Don't profile merge by default in lightweight mode adds 2eb3e2046182 tsan: fix deadlock during race reporting adds 4c5476b0664a tsan: fix NULL deref in TraceSwitchPart adds bee5bc9075a4 [ELF] #undef PPC to support GCC powerpc32 build adds 4142932a834f [mlir][Linalg] Move named op conversions out of canonicali [...] adds 4e730aeb731c [libcxx] Add deprecation notices to macros deprecated in P0883R2 adds 2f581b380a41 [flang] Add a semantics test for co_reduce adds 8825ffdbde01 [ELF] --time-trace: Trace "Write sections" adds de904900600f Revert "[ARM] Use range-based for loops (NFC)" adds c7f96d5ab188 [mlir][scf] Canonicalize nested scf.if's to scf.if + arith.and adds e96e3912c9b6 [flang] Add a semantics test for co_min adds 98e0b2cf7001 [Support] Revert posix_fallocate in resize_file adds b600215e80d0 [flang] Add a semantics test for co_max adds 6a556ecaf4c3 [OpenMP][libomp] Add use-all syntax to KMP_HW_SUBSET adds e8b5b7218263 [lit] Support relative path arguments adds 3e5b1b77d554 Silence warning with MSVC2019 adds 02b6fb218e44 Fix clang-tidy issues in mlir/ (NFC) adds 5dc8aaac39c5 [llvm][IR] Add no_cfi constant adds ec2e26eaf635 [Clang] Add __builtin_function_start adds 00e4354558b0 [mlir][ods] FIx incorrect comments in PassGen (NFC) adds 07b073c1bbb6 [mlir] Add `mlir/unittests/BUILD.bazel` adds 557a17eec06a [docs]LLVM Tutorial: fix the typo in Cpu0 URL adds 8cb785cad12b [mlir][arith] Clean up ExpandOps pass adds a56803b8f8df [Analysis] fix cast in ValueTracking to allow constant expression adds c22297244209 AMDGPU/GlobalISel: Stop using NarrowScalar/FewerElements f [...] adds 627445294d87 AArch64/GlobalISel: Fix memory type in test adds bb56c2b36695 Fix clang-tidy issues in mlir/ (NFC) adds 75a5eaf7c6d6 [LTO] Add a function `LTOCodeGenerator::getMergedModule` adds f819db11de93 docs: Clarify licensing rules for the project adds 700d16b6d6d3 [tsan] Fix Darwin crash after D115759 adds a268a63b1a6c Revert "[LTO] Add a function `LTOCodeGenerator::getMergedModule`" adds 9b955f77a18a Attempt to stablize compiler-rt/test/asan/TestCases/strncp [...] adds 44d23d5345a6 [DSE] Remove calls with known writes to dead memory adds 80c95bbdf359 [sanitizer] Fix compress_stack_depot.cpp test on Darwin adds cb63ad8d1d8c [LTO] Fix incomplete optimization remarks for dead functio [...] adds 9b4f179bf8d3 Port __sanitizer::StopTheWorld to Windows adds 95acd9241c49 [memprof][NFC] Fix mismatched-new-delete in memprof tests adds 07622368a803 [NFC] Fix clang-tidy issues in CalcSpillWeights.cpp adds 8f85d5205da0 [tsan] Disable test from D115759 on Darwin adds b66328701a52 [PowerPC][llvm-objdump] enable --symbolize-operands for Po [...] adds 76b7d734291c BPF: report better error message for BTF_TYPE_ID_REMOTE re [...] adds 0a3258febf2f [AMDGPU][NFC] Update DWARF extension for locations on the stack adds cb3eb7a70b56 [RISCV] Precommit tests for override hasAndNotCompare. adds c5cf7d910e54 [ARM] Use range-based for loops (NFC) adds 500c4b68dc1c [llvm] Construct SmallVector with iterator ranges (NFC) adds 8c51812913c6 [VE] U|SDIV v256i32|64 isel and tests adds 9be67289b306 [InstCombine] Drop outdated alignment comment (NFC) adds 2926d6d335ac [ConstantFold][GlobalOpt] Don't create x86_mmx null value adds b2cea573c9a1 [VE] FADD,FSUB,FMUL,FDIV v256f32|f64 isel and tests adds c2f2bb066b83 [ELF] Remove unneeded SectionBase::repl indirection adds 4f103e956157 [NFC] [C++20] [Modules] Add tests for template instantiati [...] adds abb825725ebc tsan: optimize __tsan_read/write16 adds a6f56a622d96 Revert "[NFC] [C++20] [Modules] Add tests for template ins [...] adds 69807fe16164 tsan: change ReportMutex::id type to int adds 52a4a4a53c3e tsan: remove unused ReportMutex::destroyed adds 03dc2975d07e [AArch64][SVE] Lower shuffles to permute instructions: zip [...] adds 55d7a12b86d8 [CodeGen] Avoid pointee type access during global var declaration adds 8761f5ebf754 [mlir][Support] Avoid multiplication in floorDiv / ceilDiv adds 0e343479a7ea [llvm-mca] Compare multiple files adds 9e3ae8d296aa [FuncSpec] Rename internal option. NFC. adds 592e89e636d8 [DAG] Constify SelectionDAG::isSplatValue() adds 0caf8a3daf16 [X86] LowerRotate - enable vXi32 splat handling adds 17006033f9c7 [GlobalISel] Verify operand types for G_SHL, G_LSHR, G_ASHR adds d4d86fede808 tsan: always handle closing of file descriptors adds 7c68ed8892f5 [SVE] Reintroduce -scalable-vectorization=preferred as an [...] adds edb46980081c [libc++] Allow __move_constexpr to work with unrelated pointers adds f2f6d09185d6 [gn build] (semiautomatically) port 9b4f179bf8d3 adds e751d97863fb [CodeGen] Avoid some pointer element type accesses adds dfa2ad1ad858 [X86] getTargetVShiftNode - remove shift-by-constant handling. adds 6f1a501fddae [clangd] Fix typo in test. NFC adds 28ab10f40424 [mlir][memref] ReinterpretCast: allow static sizes/strides [...] adds 923367546619 [libc++] Rename __s1/__s2 to __dest/__source in __copy_con [...] adds 9a05a7b00ccd [CodeGen] Accept Address in CreateLaunderInvariantGroup adds 6e28b86cc629 AlignConsecutiveDeclarations not working for 'const' keywo [...] new 142e79b8681b [clang-format] NFC use recently added Style.isJavaScript() new f44e3fbadd15 [CodeView] Emit S_OBJNAME record new a995cdab1908 [CodeGen] Avoid more pointer element type accesses new 93615b88f5aa [Debugify] Use WeakWH map collected before Pass when check [...] new 8dbc7745e55f [libcxx][test] Verify customization point object properties new 1a54889f48fa [LV] Ensure WidenCanonicalIVRecipe is always created in he [...] new d4de2a4d5905 [clang][NFC] Refactor coroutine_traits lookup new abd1cbf5e543 [Clang] Disable debug-info-objname.cpp test on Unix until [...] new d5b3cb07118a [libc++][NFC] Fix links to https://llvm.org/PR20183 in the tests new d95baa98f34f tsan: fix failures after multi-threaded fork new 07fe45130546 [clang-format] Fix SplitEmptyRecord affecting SplitEmptyFunction. new 01d97dfde100 AMDGPU/GlobalISel: Regenerate test checks new 36ea9861e3b5 [clang-format] Remove unnecessary qualifications. NFC. new 1a929525e86a [clangd] Return error for textdocument/outgoingCalls rathe [...] new ada028c32f47 [AArch64] Add a tablegen pattern for UZP2. new 7a641d24997c [Hexagon] Add ELF flags for Hexagon v69 new 450ddddcb769 [clang-format] Remove unnecessary qualifications. NFC. new 00ec44125304 [Clang] debug-info-objname.cpp test: explictly encode a x8 [...] new cd407f6e52b0 [Clang] Fix build by restricting debug-info-objname.cpp te [...] new 55c71c9eac9b Simplify WPD test case for hybrid LTO and thinTLO. new 1fee7195c99a [funcattrs] Fix incorrect readnone/readonly inference on c [...] new b7b308c50ae5 [funcattrs] Infer access attributes for vararg arguments The 22 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: .../clang-include-fixer/SymbolIndexManager.cpp | 21 +- .../google/UpgradeGoogletestCaseCheck.cpp | 6 + .../clang-tidy/misc/UnusedUsingDeclsCheck.cpp | 16 +- .../modernize/UseTrailingReturnTypeCheck.cpp | 7 + clang-tools-extra/clangd/ClangdLSPServer.cpp | 8 - clang-tools-extra/clangd/FindTarget.cpp | 11 + clang-tools-extra/clangd/IncludeCleaner.cpp | 5 + clang-tools-extra/clangd/XRefs.cpp | 111 +- clang-tools-extra/clangd/refactor/Rename.cpp | 4 +- .../clangd/unittests/DiagnosticsTests.cpp | 2 +- .../clangd/unittests/IncludeCleanerTests.cpp | 12 +- clang-tools-extra/clangd/unittests/RenameTests.cpp | 5 + clang-tools-extra/clangd/unittests/XRefsTests.cpp | 2 +- clang/docs/ClangFormatStyleOptions.rst | 4 +- clang/docs/LanguageExtensions.rst | 42 + clang/docs/OpenMPSupport.rst | 2 +- clang/docs/ReleaseNotes.rst | 10 +- clang/include/clang/AST/ASTContext.h | 4 + clang/include/clang/AST/Expr.h | 6 + clang/include/clang/AST/PropertiesBase.td | 2 + clang/include/clang/AST/RecursiveASTVisitor.h | 10 +- clang/include/clang/AST/TextNodeDumper.h | 1 + clang/include/clang/AST/Type.h | 22 + clang/include/clang/AST/TypeLoc.h | 10 + clang/include/clang/AST/TypeProperties.td | 13 + clang/include/clang/ASTMatchers/ASTMatchers.h | 52 +- .../clang/ASTMatchers/ASTMatchersInternal.h | 6 + clang/include/clang/Basic/Builtins.def | 1 + clang/include/clang/Basic/CodeGenOptions.h | 3 + clang/include/clang/Basic/Cuda.h | 5 +- clang/include/clang/Basic/DiagnosticDriverKinds.td | 5 + clang/include/clang/Basic/DiagnosticSemaKinds.td | 15 +- clang/include/clang/Basic/TypeNodes.td | 1 + clang/include/clang/Driver/Driver.h | 15 + clang/include/clang/Driver/Job.h | 4 + clang/include/clang/Driver/Options.td | 23 +- clang/include/clang/Format/Format.h | 1 + clang/include/clang/Serialization/TypeBitCodes.def | 1 + .../Core/PathSensitive/CallDescription.h | 6 + .../clang/Tooling/Inclusions/IncludeStyle.h | 2 +- clang/lib/AST/ASTContext.cpp | 24 + clang/lib/AST/ASTDiagnostic.cpp | 5 + clang/lib/AST/ASTImporter.cpp | 12 + clang/lib/AST/ASTStructuralEquivalence.cpp | 6 + clang/lib/AST/Expr.cpp | 17 + clang/lib/AST/ExprConstant.cpp | 11 +- clang/lib/AST/ItaniumMangle.cpp | 3 + clang/lib/AST/ParentMap.cpp | 3 +- clang/lib/AST/QualTypeNames.cpp | 7 + clang/lib/AST/TextNodeDumper.cpp | 4 + clang/lib/AST/Type.cpp | 11 + clang/lib/AST/TypePrinter.cpp | 16 + clang/lib/ASTMatchers/ASTMatchersInternal.cpp | 1 + clang/lib/ASTMatchers/Dynamic/Registry.cpp | 1 + clang/lib/Basic/Cuda.cpp | 1 + clang/lib/Basic/Targets/NVPTX.cpp | 1 + clang/lib/Basic/Targets/NVPTX.h | 2 +- clang/lib/CodeGen/Address.h | 12 + clang/lib/CodeGen/BackendUtil.cpp | 6 +- clang/lib/CodeGen/CGBuilder.h | 5 + clang/lib/CodeGen/CGBuiltin.cpp | 3 + clang/lib/CodeGen/CGCall.cpp | 8 +- clang/lib/CodeGen/CGClass.cpp | 50 +- clang/lib/CodeGen/CGDebugInfo.cpp | 11 +- clang/lib/CodeGen/CGDeclCXX.cpp | 13 +- clang/lib/CodeGen/CGException.cpp | 8 +- clang/lib/CodeGen/CGExpr.cpp | 33 +- clang/lib/CodeGen/CGExprCXX.cpp | 7 +- clang/lib/CodeGen/CGExprConstant.cpp | 3 + clang/lib/CodeGen/CGOpenMPRuntimeGPU.cpp | 1 + clang/lib/CodeGen/CodeGenFunction.cpp | 4 +- clang/lib/CodeGen/CodeGenFunction.h | 2 +- clang/lib/CodeGen/CodeGenModule.cpp | 8 + clang/lib/CodeGen/CodeGenModule.h | 3 + clang/lib/CodeGen/ItaniumCXXABI.cpp | 5 +- clang/lib/Driver/Driver.cpp | 124 +- clang/lib/Driver/ToolChains/Clang.cpp | 80 +- clang/lib/Format/BreakableToken.cpp | 11 +- clang/lib/Format/ContinuationIndenter.cpp | 24 +- clang/lib/Format/Format.cpp | 5 +- clang/lib/Format/FormatTokenLexer.cpp | 17 +- clang/lib/Format/TokenAnnotator.cpp | 123 +- clang/lib/Format/UnwrappedLineFormatter.cpp | 23 +- clang/lib/Format/UnwrappedLineParser.cpp | 174 +- clang/lib/Format/UnwrappedLineParser.h | 1 + clang/lib/Frontend/CompilerInvocation.cpp | 4 +- clang/lib/Lex/TokenLexer.cpp | 4 +- clang/lib/Sema/SemaCXXScopeSpec.cpp | 12 +- clang/lib/Sema/SemaChecking.cpp | 27 + clang/lib/Sema/SemaCoroutine.cpp | 64 +- clang/lib/Sema/SemaDecl.cpp | 61 +- clang/lib/Sema/SemaDeclCXX.cpp | 13 +- clang/lib/Sema/SemaExpr.cpp | 3 + clang/lib/Sema/SemaOpenMP.cpp | 11 +- clang/lib/Sema/TreeTransform.h | 51 +- clang/lib/Serialization/ASTReader.cpp | 4 + clang/lib/Serialization/ASTWriter.cpp | 4 + .../Checkers/BuiltinFunctionChecker.cpp | 3 +- clang/lib/StaticAnalyzer/Core/HTMLDiagnostics.cpp | 2 +- clang/test/AST/ast-dump-using.cpp | 16 + clang/test/CMakeLists.txt | 1 + .../class.compare/class.compare.default/p1.cpp | 59 +- clang/test/CodeGen/RISCV/riscv-v-debuginfo.c | 6 +- clang/test/CodeGen/aapcs-align.cpp | 4 +- clang/test/CodeGen/builtin-function-start.cpp | 56 + clang/test/CodeGen/no-junk-ftrunc.c | 3 +- clang/test/CodeGenCXX/debug-info-access.cpp | 41 +- clang/test/CodeGenCXX/debug-info-objname.cpp | 41 + .../test/Driver/Inputs/hipspv-dev-lib/a/a.bc | 0 .../test/Driver/Inputs/hipspv-dev-lib/b/b.bc | 0 .../Driver/Inputs/hipspv-dev-lib/hipspv-spirv64.bc | 0 clang/test/Driver/Inputs/hipspv/bin/.hipVersion | 2 + .../hipspv/lib/hip-device-lib/hipspv-spirv64.bc | 0 .../Inputs/hipspv/lib/libLLVMHipSpvPasses.so | 0 .../test/Driver/Inputs/pass-plugin.so | 0 clang/test/Driver/hipspv-device-libs.hip | 28 + clang/test/Driver/hipspv-pass-plugin.hip | 27 + clang/test/Driver/hipspv-toolchain-rdc.hip | 63 + clang/test/Driver/hipspv-toolchain.hip | 37 + clang/test/Driver/invalid-offload-options.cpp | 31 + clang/test/Driver/riscv-arch.c | 19 - clang/test/OpenMP/task_member_call_codegen.cpp | 319 + clang/test/OpenMP/taskloop_codegen.cpp | 4 +- clang/test/Preprocessor/riscv-target-features.c | 12 - clang/test/SemaCXX/builtins.cpp | 7 + .../SemaCXX/co_await-range-for-exp-namespace.cpp | 2 +- clang/test/SemaCXX/coreturn-eh-exp-namespace.cpp | 2 +- clang/test/SemaCXX/coreturn-exp-namespace.cpp | 2 +- ...outine-final-suspend-noexcept-exp-namespace.cpp | 2 +- .../test/SemaCXX/coroutine-mixed-exp-namespace.cpp | 5 +- .../SemaCXX/coroutine-mixed2-exp-namespace.cpp | 3 +- clang/test/SemaCXX/coroutine-rvo-exp-namespace.cpp | 2 +- clang/test/SemaCXX/coroutine-seh-exp-namespace.cpp | 2 +- ...ine-traits-undefined-template-exp-namespace.cpp | 2 +- ...e-unhandled_exception-warning-exp-namespace.cpp | 2 +- ...ne_handle-address-return-type-exp-namespace.cpp | 2 +- clang/test/SemaCXX/coroutines-exp-namespace.cpp | 2 +- clang/tools/libclang/CIndex.cpp | 2 + clang/unittests/AST/ASTImporterTest.cpp | 9 + clang/unittests/Format/FormatTest.cpp | 138 +- clang/unittests/Format/FormatTestCSharp.cpp | 122 + clang/unittests/Format/FormatTestJS.cpp | 110 + compiler-rt/lib/profile/InstrProfilingMerge.c | 7 +- .../sanitizer_common/sanitizer_common_libcdep.cpp | 16 +- .../sanitizer_stoptheworld_win.cpp | 42 +- .../sanitizer_common/sanitizer_thread_registry.cpp | 18 +- .../sanitizer_common/sanitizer_thread_registry.h | 5 + compiler-rt/lib/tsan/rtl/tsan_debugging.cpp | 2 +- compiler-rt/lib/tsan/rtl/tsan_defs.h | 1 - compiler-rt/lib/tsan/rtl/tsan_fd.cpp | 33 +- compiler-rt/lib/tsan/rtl/tsan_interceptors.h | 12 +- .../lib/tsan/rtl/tsan_interceptors_posix.cpp | 30 +- compiler-rt/lib/tsan/rtl/tsan_interface.cpp | 14 - compiler-rt/lib/tsan/rtl/tsan_interface.inc | 8 + compiler-rt/lib/tsan/rtl/tsan_mman.cpp | 2 +- compiler-rt/lib/tsan/rtl/tsan_platform.h | 8 +- compiler-rt/lib/tsan/rtl/tsan_platform_posix.cpp | 2 +- compiler-rt/lib/tsan/rtl/tsan_report.cpp | 26 +- compiler-rt/lib/tsan/rtl/tsan_report.h | 5 +- compiler-rt/lib/tsan/rtl/tsan_rtl.cpp | 55 +- compiler-rt/lib/tsan/rtl/tsan_rtl.h | 12 - compiler-rt/lib/tsan/rtl/tsan_rtl_access.cpp | 38 + compiler-rt/lib/tsan/rtl/tsan_rtl_mutex.cpp | 4 +- compiler-rt/lib/tsan/rtl/tsan_rtl_report.cpp | 28 +- .../lib/tsan/tests/unit/tsan_trace_test.cpp | 8 +- .../test/asan/TestCases/strncpy-overflow.cpp | 16 +- .../test/memprof/TestCases/test_new_load_store.cpp | 2 +- compiler-rt/test/memprof/TestCases/test_terse.cpp | 2 +- .../Darwin/instrprof-debug-info-correlate.c | 33 + .../profile/Linux/instrprof-debug-info-correlate.c | 33 + compiler-rt/test/tsan/Darwin/malloc_size.mm | 10 + compiler-rt/test/tsan/force_background_thread.cpp | 4 + compiler-rt/test/tsan/fork_multithreaded.cpp | 64 +- compiler-rt/test/tsan/stress.cpp | 30 +- flang/test/Semantics/collectives02.f90 | 104 + flang/test/Semantics/collectives03.f90 | 104 + flang/test/Semantics/collectives05.f90 | 301 + libc/src/math/docs/add_math_function.md | 6 +- libcxx/docs/Status/Cxx20Papers.csv | 2 +- libcxx/docs/Status/RangesAlgorithms.csv | 28 +- libcxx/docs/Status/RangesPaper.csv | 12 +- libcxx/include/CMakeLists.txt | 2 + libcxx/include/__memory/construct_at.h | 43 +- .../__memory/ranges_uninitialized_algorithms.h | 123 +- libcxx/include/__memory/uninitialized_algorithms.h | 120 +- libcxx/include/__memory/voidify.h | 30 + libcxx/include/__string | 29 +- libcxx/include/__utility/transaction.h | 91 + libcxx/include/atomic | 7 + libcxx/include/memory | 24 + libcxx/include/module.modulemap | 2 + libcxx/include/utility | 1 + libcxx/src/barrier.cpp | 2 +- libcxx/src/experimental/memory_resource.cpp | 3 +- libcxx/src/ios.cpp | 2 +- .../libcxx/atomics/atomics.flag/init_bool.pass.cpp | 2 +- .../memory/voidify.module.verify.cpp} | 22 +- .../utility/transaction.module.verify.cpp} | 23 +- libcxx/test/libcxx/utilities/transaction.pass.cpp | 159 + libcxx/test/std/atomics/atomics.flag/init.pass.cpp | 1 + .../atomic_var_init.pass.cpp | 1 + .../atomics.types.operations.req/ctor.pass.cpp | 4 - .../sequences/array/array.data/data.pass.cpp | 4 + .../sequences/array/array.data/data_const.pass.cpp | 3 + .../containers/sequences/array/iterators.pass.cpp | 26 + .../cpo.compile.pass.cpp | 95 + .../std/numerics/rand/rand.device/ctor.pass.cpp | 2 +- .../std/numerics/rand/rand.device/eval.pass.cpp | 2 +- .../thread/futures/futures.async/async.pass.cpp | 2 +- .../memory/specialized.algorithms/buffer.h | 25 + .../memory/specialized.algorithms/counted.h | 62 + ...ranges_uninitialized_default_construct.pass.cpp | 43 +- ...nges_uninitialized_default_construct_n.pass.cpp | 40 +- .../ranges_uninitialized_value_construct.pass.cpp} | 111 +- ...anges_uninitialized_value_construct_n.pass.cpp} | 81 +- .../ranges_uninitialized_fill_n.pass.cpp} | 103 +- .../ranges_uninitialized_fill.pass.cpp} | 150 +- libcxx/utils/ci/Dockerfile | 2 +- libcxx/utils/libcxx/test/config.py | 1 - lld/ELF/Arch/PPC.cpp | 3 + lld/ELF/OutputSections.cpp | 1 + lld/ELF/Symbols.cpp | 2 +- lld/ELF/SyntheticSections.cpp | 19 +- lld/ELF/SyntheticSections.h | 48 +- lld/ELF/Writer.cpp | 2 + lld/MachO/InputFiles.cpp | 78 +- lld/MachO/InputFiles.h | 3 + lld/test/ELF/lto/opt-remarks-incomplete.ll | 69 + lld/test/ELF/ppc64-toc-call-to-pcrel.s | 15 +- lld/test/MachO/lto-weak-ref.ll | 45 + lld/test/MachO/special-symbol-ld-hidden.s | 93 + lldb/bindings/python/python-swigsafecast.swig | 27 +- lldb/bindings/python/python-wrapper.swig | 71 +- lldb/include/lldb/Utility/Reproducer.h | 7 - lldb/source/API/SBReproducer.cpp | 95 +- lldb/source/API/SystemInitializerFull.cpp | 9 +- lldb/source/Commands/CommandObjectReproducer.cpp | 15 +- lldb/source/DataFormatters/FormatManager.cpp | 8 +- .../gdb-server/PlatformRemoteGDBServer.cpp | 16 +- .../Process/gdb-remote/ProcessGDBRemote.cpp | 14 +- .../ScriptInterpreter/Python/SWIGPythonBridge.h | 24 +- .../Python/ScriptInterpreterPython.cpp | 42 +- .../Plugins/TypeSystem/Clang/TypeSystemClang.cpp | 4 + lldb/source/Utility/Reproducer.cpp | 27 +- .../commands/command/script/TestCommandScript.py | 6 + .../API/commands/command/script/persistence.py | 9 + .../TestTypeSummaryListArg.py | 8 +- .../module_cache/universal/Makefile | 20 - .../universal/TestModuleCacheUniversal.py | 10 +- .../functionalities/module_cache/universal/main.c | 3 - .../module_cache/universal/universal.yaml | 523 + .../reproducers/attach/TestReproducerAttach.py | 10 - .../c/flexible-array-members}/Makefile | 0 .../TestCFlexibleArrayMembers.py | 29 + lldb/test/API/lang/c/flexible-array-members/main.c | 37 + lldb/test/Shell/Driver/TestHelp.test | 1 - .../Functionalities/Inputs/DataFormatter.in | 7 - .../Functionalities/Inputs/ExpressionEvaluation.in | 10 - .../Reproducer/Functionalities/Inputs/foo.cpp | 13 - .../Reproducer/Functionalities/Inputs/stepping.c | 37 - .../Functionalities/TestDataFormatter.test | 16 - .../Functionalities/TestExpressionEvaluation.test | 22 - .../Reproducer/Functionalities/TestImageList.test | 31 - .../Reproducer/Functionalities/TestStepping.test | 100 - .../Shell/Reproducer/Modules/TestModuleCXX.test | 4 - lldb/test/Shell/Reproducer/TestCrash.test | 17 - lldb/test/Shell/Reproducer/TestDriverOptions.test | 2 - lldb/test/Shell/Reproducer/TestDump.test | 2 - lldb/test/Shell/Reproducer/TestFileRepro.test | 5 - lldb/test/Shell/Reproducer/TestFinalize.test | 14 - lldb/test/Shell/Reproducer/TestGDBRemoteRepro.test | 34 - lldb/test/Shell/Reproducer/TestHomeDir.test | 2 - .../test/Shell/Reproducer/TestMultipleTargets.test | 25 - lldb/test/Shell/Reproducer/TestProcessList.test | 21 - lldb/test/Shell/Reproducer/TestRelativePath.test | 8 - lldb/test/Shell/Reproducer/TestReuseDirectory.test | 17 - lldb/test/Shell/Reproducer/TestSynchronous.test | 14 - lldb/test/Shell/Reproducer/TestVerify.test | 12 - lldb/test/Shell/Reproducer/TestVersionCheck.test | 12 - lldb/test/Shell/Reproducer/TestWorkingDir.test | 4 +- lldb/tools/driver/Driver.cpp | 49 - lldb/tools/driver/Options.td | 11 - .../ScriptInterpreter/Python/PythonTestSuite.cpp | 20 +- lldb/unittests/Utility/ReproducerTest.cpp | 76 - llvm/cmake/config-ix.cmake | 1 - llvm/cmake/modules/TensorFlowCompile.cmake | 4 +- llvm/cmake/platforms/WinMsvc.cmake | 12 +- ...LocationDescriptionOnTheDwarfExpressionStack.md | 29 +- llvm/docs/CommandGuide/llvm-objdump.rst | 2 +- llvm/docs/DeveloperPolicy.rst | 7 + llvm/docs/LangRef.rst | 14 + llvm/docs/tutorial/index.rst | 2 +- llvm/include/llvm/Analysis/ConstantFolding.h | 6 - llvm/include/llvm/Analysis/TargetTransformInfo.h | 8 + .../llvm/Analysis/TargetTransformInfoImpl.h | 2 + llvm/include/llvm/AsmParser/LLParser.h | 4 +- llvm/include/llvm/AsmParser/LLToken.h | 1 + llvm/include/llvm/BinaryFormat/ELF.h | 4 + llvm/include/llvm/Bitcode/LLVMBitCodes.h | 7 +- llvm/include/llvm/CodeGen/SelectionDAG.h | 4 +- llvm/include/llvm/Config/config.h.cmake | 3 - llvm/include/llvm/IR/Attributes.h | 4 + llvm/include/llvm/IR/Constants.h | 35 + llvm/include/llvm/IR/IntrinsicsRISCV.td | 28 - llvm/include/llvm/IR/Value.def | 1 + llvm/include/llvm/MC/MCTargetOptions.h | 1 + llvm/include/llvm/ProfileData/InstrProf.h | 4 + .../include/llvm/ProfileData/InstrProfCorrelator.h | 170 + llvm/include/llvm/ProfileData/InstrProfReader.h | 26 +- llvm/include/llvm/Support/Caching.h | 5 +- llvm/include/llvm/Support/ToolOutputFile.h | 5 +- llvm/include/llvm/Target/TargetOptions.h | 5 + llvm/include/llvm/TextAPI/InterfaceFile.h | 2 + .../Vectorize/LoopVectorizationLegality.h | 29 +- llvm/lib/Analysis/AliasAnalysis.cpp | 6 +- llvm/lib/Analysis/ConstantFolding.cpp | 52 +- llvm/lib/Analysis/MemoryLocation.cpp | 39 +- llvm/lib/Analysis/TargetTransformInfo.cpp | 4 + llvm/lib/Analysis/ValueTracking.cpp | 2 +- llvm/lib/AsmParser/LLLexer.cpp | 1 + llvm/lib/AsmParser/LLParser.cpp | 26 +- llvm/lib/Bitcode/Reader/BitcodeAnalyzer.cpp | 1 + llvm/lib/Bitcode/Reader/BitcodeReader.cpp | 28 +- llvm/lib/Bitcode/Writer/BitcodeWriter.cpp | 4 + llvm/lib/CodeGen/Analysis.cpp | 4 +- llvm/lib/CodeGen/AsmPrinter/AsmPrinter.cpp | 3 + llvm/lib/CodeGen/AsmPrinter/CodeViewDebug.cpp | 24 + llvm/lib/CodeGen/AsmPrinter/CodeViewDebug.h | 2 + llvm/lib/CodeGen/AsmPrinter/PseudoProbePrinter.cpp | 3 +- llvm/lib/CodeGen/CalcSpillWeights.cpp | 22 +- llvm/lib/CodeGen/ImplicitNullChecks.cpp | 2 +- llvm/lib/CodeGen/MachineVerifier.cpp | 6 +- llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp | 98 +- llvm/lib/CodeGen/SelectionDAG/LegalizeTypes.cpp | 2 +- llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp | 12 +- .../CodeGen/SelectionDAG/SelectionDAGBuilder.cpp | 3 + llvm/lib/CodeGen/TargetLoweringBase.cpp | 2 +- llvm/lib/IR/AsmWriter.cpp | 6 + llvm/lib/IR/Attributes.cpp | 11 +- llvm/lib/IR/Constants.cpp | 44 + llvm/lib/IR/LLVMContextImpl.h | 2 + llvm/lib/IR/Operator.cpp | 2 +- llvm/lib/IR/Verifier.cpp | 4 +- llvm/lib/LTO/LTO.cpp | 4 +- llvm/lib/LTO/LTOBackend.cpp | 2 + llvm/lib/ObjectYAML/ELFYAML.cpp | 48 +- llvm/lib/ObjectYAML/YAML.cpp | 5 +- llvm/lib/ProfileData/CMakeLists.txt | 3 + llvm/lib/ProfileData/InstrProf.cpp | 12 + llvm/lib/ProfileData/InstrProfCorrelator.cpp | 264 + llvm/lib/ProfileData/InstrProfReader.cpp | 124 +- llvm/lib/Support/Caching.cpp | 13 +- llvm/lib/Support/KnownBits.cpp | 23 +- llvm/lib/Support/RISCVISAInfo.cpp | 5 - llvm/lib/Support/Unix/Path.inc | 13 - llvm/lib/Target/AArch64/AArch64ISelLowering.cpp | 68 +- llvm/lib/Target/AArch64/AArch64InstrInfo.td | 13 + .../Target/AArch64/AArch64TargetTransformInfo.h | 2 + llvm/lib/Target/AArch64/SVEIntrinsicOpts.cpp | 2 +- llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp | 32 - llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp | 12 - .../Target/AMDGPU/R600OptimizeVectorRegisters.cpp | 42 +- llvm/lib/Target/AMDGPU/R600RegisterInfo.cpp | 6 +- llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp | 88 +- llvm/lib/Target/AMDGPU/SIInstrInfo.cpp | 3 +- llvm/lib/Target/AMDGPU/SIInstructions.td | 13 + llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp | 53 +- llvm/lib/Target/AMDGPU/SIWholeQuadMode.cpp | 9 +- llvm/lib/Target/AMDGPU/SOPInstructions.td | 94 +- llvm/lib/Target/ARM/A15SDOptimizer.cpp | 16 +- llvm/lib/Target/ARM/ARMCallingConv.cpp | 7 +- llvm/lib/Target/ARM/ARMConstantIslandPass.cpp | 48 +- llvm/lib/Target/ARM/ARMISelLowering.cpp | 44 +- llvm/lib/Target/ARM/ARMLowOverheadLoops.cpp | 6 +- llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp | 25 +- llvm/lib/Target/BPF/BPFPreserveDIType.cpp | 9 +- llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp | 3 +- llvm/lib/Target/Hexagon/HexagonVectorCombine.cpp | 2 +- .../PowerPC/MCTargetDesc/PPCMCTargetDesc.cpp | 29 + llvm/lib/Target/PowerPC/PPCInstrInfo.td | 1 + llvm/lib/Target/RISCV/RISCV.td | 8 - llvm/lib/Target/RISCV/RISCVInstrFormatsV.td | 32 - llvm/lib/Target/RISCV/RISCVInstrInfoV.td | 57 +- llvm/lib/Target/RISCV/RISCVInstrInfoVPseudos.td | 168 - llvm/lib/Target/RISCV/RISCVSchedRocket.td | 2 +- llvm/lib/Target/RISCV/RISCVSchedSiFive7.td | 2 +- llvm/lib/Target/RISCV/RISCVSubtarget.h | 2 - llvm/lib/Target/RISCV/RISCVTargetTransformInfo.cpp | 91 + llvm/lib/Target/RISCV/RISCVTargetTransformInfo.h | 7 + llvm/lib/Target/VE/VVPInstrInfo.td | 20 + llvm/lib/Target/VE/VVPInstrPatternsVec.td | 39 + llvm/lib/Target/VE/VVPNodes.def | 8 + .../X86/MCTargetDesc/X86WinCOFFTargetStreamer.cpp | 2 +- llvm/lib/Target/X86/X86CmovConversion.cpp | 2 +- llvm/lib/Target/X86/X86ISelLowering.cpp | 127 +- llvm/lib/Target/X86/X86InstrAVX512.td | 11 +- llvm/lib/Target/X86/X86SchedIceLake.td | 35 +- llvm/lib/Transforms/IPO/FunctionAttrs.cpp | 83 +- llvm/lib/Transforms/IPO/FunctionSpecialization.cpp | 16 +- llvm/lib/Transforms/IPO/GlobalOpt.cpp | 12 +- llvm/lib/Transforms/IPO/LowerTypeTests.cpp | 7 +- llvm/lib/Transforms/IPO/SampleProfile.cpp | 8 +- llvm/lib/Transforms/InstCombine/InstCombinePHI.cpp | 7 +- .../InstCombine/InstructionCombining.cpp | 33 +- .../Transforms/Instrumentation/InstrProfiling.cpp | 7 +- .../lib/Transforms/Scalar/DeadStoreElimination.cpp | 4 +- llvm/lib/Transforms/Scalar/LoopStrengthReduce.cpp | 2 +- llvm/lib/Transforms/Scalar/SCCP.cpp | 3 +- llvm/lib/Transforms/Utils/Debugify.cpp | 2 +- llvm/lib/Transforms/Utils/LoopPeel.cpp | 4 +- llvm/lib/Transforms/Utils/SimplifyCFG.cpp | 2 +- llvm/lib/Transforms/Utils/ValueMapper.cpp | 6 + .../Vectorize/LoopVectorizationLegality.cpp | 68 +- .../Vectorize/LoopVectorizationPlanner.h | 35 +- llvm/lib/Transforms/Vectorize/LoopVectorize.cpp | 36 +- llvm/lib/Transforms/Vectorize/SLPVectorizer.cpp | 30 +- llvm/lib/Transforms/Vectorize/VPlan.cpp | 6 + llvm/lib/Transforms/Vectorize/VPlan.h | 14 +- llvm/lib/Transforms/Vectorize/VPlanPredicator.cpp | 6 +- llvm/lib/Transforms/Vectorize/VPlanSLP.cpp | 5 +- llvm/lib/Transforms/Vectorize/VPlanTransforms.cpp | 6 +- llvm/runtimes/CMakeLists.txt | 4 +- llvm/test/Analysis/BasicAA/pr52735.ll | 29 + llvm/test/Bitcode/nocfivalue.ll | 43 + .../postlegalizer-combiner-split-zero-stores.mir | 4 +- llvm/test/CodeGen/AArch64/arm64-uzp2-combine.ll | 47 + .../sve-fixed-length-permute-zip-uzp-trn.ll | 686 + .../AArch64/vecreduce-propagate-sd-flags.ll | 18 +- .../AMDGPU/GlobalISel/artifact-combiner-anyext.mir | 18 +- .../GlobalISel/artifact-combiner-build-vector.mir | 19 +- .../artifact-combiner-concat-vectors.mir | 39 +- .../GlobalISel/artifact-combiner-extract.mir | 134 +- .../AMDGPU/GlobalISel/artifact-combiner-sext.mir | 58 +- .../AMDGPU/GlobalISel/artifact-combiner-trunc.mir | 40 +- .../artifact-combiner-unmerge-values.mir | 1083 +- .../AMDGPU/GlobalISel/artifact-combiner-zext.mir | 192 +- ...bug-legalization-artifact-combiner-dead-def.mir | 40 +- .../AMDGPU/GlobalISel/combine-urem-pow-2.mir | 6 +- .../CodeGen/AMDGPU/GlobalISel/cvt_f32_ubyte.ll | 94 +- .../GlobalISel/irtranslator-amdgcn-sendmsg.ll | 9 +- .../GlobalISel/irtranslator-amdgpu_kernel.ll | 2746 +- .../AMDGPU/GlobalISel/irtranslator-amdgpu_ps.ll | 109 +- .../AMDGPU/GlobalISel/irtranslator-amdgpu_vs.ll | 96 +- .../AMDGPU/GlobalISel/irtranslator-constantexpr.ll | 96 +- .../AMDGPU/GlobalISel/irtranslator-fence.ll | 158 +- .../irtranslator-fixed-function-abi-vgpr-args.ll | 79 +- .../GlobalISel/irtranslator-function-args.ll | 4306 +-- .../GlobalISel/irtranslator-memory-intrinsics.ll | 335 +- .../AMDGPU/GlobalISel/irtranslator-ptrmask.ll | 184 +- .../CodeGen/AMDGPU/GlobalISel/irtranslator-sat.ll | 588 +- .../irtranslator-struct-return-intrinsics.ll | 21 +- .../AMDGPU/GlobalISel/irtranslator-tail-call.ll | 61 +- .../CodeGen/AMDGPU/GlobalISel/legalize-add.mir | 556 +- .../AMDGPU/GlobalISel/legalize-addrspacecast.mir | 532 +- .../CodeGen/AMDGPU/GlobalISel/legalize-anyext.mir | 354 +- .../CodeGen/AMDGPU/GlobalISel/legalize-ashr.mir | 2348 +- .../legalize-atomic-cmpxchg-with-success.mir | 56 +- .../AMDGPU/GlobalISel/legalize-atomic-cmpxchg.mir | 44 +- .../AMDGPU/GlobalISel/legalize-atomicrmw-add.mir | 16 +- .../AMDGPU/GlobalISel/legalize-atomicrmw-and.mir | 16 +- .../GlobalISel/legalize-atomicrmw-fadd-global.mir | 4 +- .../GlobalISel/legalize-atomicrmw-fadd-local.mir | 4 +- .../AMDGPU/GlobalISel/legalize-atomicrmw-max.mir | 16 +- .../AMDGPU/GlobalISel/legalize-atomicrmw-min.mir | 16 +- .../AMDGPU/GlobalISel/legalize-atomicrmw-or.mir | 16 +- .../AMDGPU/GlobalISel/legalize-atomicrmw-sub.mir | 16 +- .../AMDGPU/GlobalISel/legalize-atomicrmw-umax.mir | 16 +- .../AMDGPU/GlobalISel/legalize-atomicrmw-umin.mir | 16 +- .../GlobalISel/legalize-atomicrmw-xchg-flat.mir | 8 +- .../AMDGPU/GlobalISel/legalize-atomicrmw-xchg.mir | 16 +- .../AMDGPU/GlobalISel/legalize-atomicrmw-xor.mir | 16 +- .../GlobalISel/legalize-build-vector-trunc.mir | 6 +- .../AMDGPU/GlobalISel/legalize-build-vector.mir | 532 +- .../GlobalISel/legalize-build-vector.s16.mir | 592 +- .../AMDGPU/GlobalISel/legalize-concat-vectors.mir | 136 +- .../AMDGPU/GlobalISel/legalize-constant.mir | 40 +- .../CodeGen/AMDGPU/GlobalISel/legalize-extract.mir | 462 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fabs.mir | 392 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fadd.mir | 770 +- .../AMDGPU/GlobalISel/legalize-fcanonicalize.mir | 442 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fcos.mir | 774 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fmul.mir | 770 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fneg.mir | 334 +- .../CodeGen/AMDGPU/GlobalISel/legalize-freeze.mir | 442 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fsin.mir | 774 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fsub.mir | 920 +- .../GlobalISel/legalize-insert-vector-elt.mir | 1438 +- .../CodeGen/AMDGPU/GlobalISel/legalize-insert.mir | 666 +- .../AMDGPU/GlobalISel/legalize-inttoptr.mir | 74 +- .../GlobalISel/legalize-load-constant-32bit.mir | 55 +- .../AMDGPU/GlobalISel/legalize-load-constant.mir | 12234 ++++----- .../AMDGPU/GlobalISel/legalize-load-flat.mir | 10865 ++++---- .../AMDGPU/GlobalISel/legalize-load-global.mir | 26717 +++++++++---------- .../AMDGPU/GlobalISel/legalize-load-local.mir | 25576 ++++++++---------- .../GlobalISel/legalize-load-memory-metadata.mir | 24 +- .../AMDGPU/GlobalISel/legalize-load-private.mir | 15985 +++++------ .../CodeGen/AMDGPU/GlobalISel/legalize-lshr.mir | 2384 +- .../CodeGen/AMDGPU/GlobalISel/legalize-memcpy.mir | 16 +- .../AMDGPU/GlobalISel/legalize-memcpyinline.mir | 16 +- .../CodeGen/AMDGPU/GlobalISel/legalize-memmove.mir | 16 +- .../CodeGen/AMDGPU/GlobalISel/legalize-memset.mir | 14 +- .../legalize-merge-values-build-vector.mir | 36 +- .../AMDGPU/GlobalISel/legalize-merge-values.mir | 1542 +- .../CodeGen/AMDGPU/GlobalISel/legalize-mul.mir | 838 +- .../CodeGen/AMDGPU/GlobalISel/legalize-ptr-add.mir | 194 +- .../CodeGen/AMDGPU/GlobalISel/legalize-ptrmask.mir | 100 +- .../AMDGPU/GlobalISel/legalize-ptrtoint.mir | 74 +- .../CodeGen/AMDGPU/GlobalISel/legalize-select.mir | 1222 +- .../AMDGPU/GlobalISel/legalize-sext-inreg.mir | 1240 +- .../CodeGen/AMDGPU/GlobalISel/legalize-sext.mir | 474 +- .../legalize-sextload-constant-32bit.mir | 54 +- .../AMDGPU/GlobalISel/legalize-sextload-flat.mir | 60 +- .../AMDGPU/GlobalISel/legalize-sextload-global.mir | 232 +- .../AMDGPU/GlobalISel/legalize-sextload-local.mir | 30 +- .../GlobalISel/legalize-sextload-private.mir | 30 +- .../CodeGen/AMDGPU/GlobalISel/legalize-shl.mir | 2192 +- .../AMDGPU/GlobalISel/legalize-store-global.mir | 11644 ++++---- .../CodeGen/AMDGPU/GlobalISel/legalize-store.mir | 1128 +- .../CodeGen/AMDGPU/GlobalISel/legalize-sub.mir | 544 +- .../AMDGPU/GlobalISel/legalize-unmerge-values.mir | 712 +- .../CodeGen/AMDGPU/GlobalISel/legalize-xor.mir | 516 +- .../CodeGen/AMDGPU/GlobalISel/legalize-zext.mir | 616 +- .../legalize-zextload-constant-32bit.mir | 54 +- .../AMDGPU/GlobalISel/legalize-zextload-flat.mir | 60 +- .../AMDGPU/GlobalISel/legalize-zextload-global.mir | 232 +- .../AMDGPU/GlobalISel/legalize-zextload-local.mir | 30 +- .../GlobalISel/legalize-zextload-private.mir | 30 +- llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.memcpy.ll | 180 +- .../CodeGen/AMDGPU/GlobalISel/load-constant.96.ll | 140 +- .../CodeGen/AMDGPU/GlobalISel/load-local.128.ll | 138 +- .../CodeGen/AMDGPU/GlobalISel/load-local.96.ll | 118 +- .../CodeGen/AMDGPU/GlobalISel/load-unaligned.ll | 339 +- ...tlegalizer-combiner-sextload-from-sextinreg.mir | 9 +- .../CodeGen/AMDGPU/GlobalISel/store-local.128.ll | 139 +- .../CodeGen/AMDGPU/GlobalISel/store-local.96.ll | 269 +- .../AMDGPU/GlobalISel/widen-i8-i16-scalar-loads.ll | 16 +- llvm/test/CodeGen/AMDGPU/cttz_zero_undef.ll | 83 +- .../CodeGen/AMDGPU/divergence-driven-ctlz-cttz.ll | 64 + .../CodeGen/AMDGPU/divergence-driven-min-max.ll | 73 + .../CodeGen/AMDGPU/divergence-driven-not-isel.ll | 34 + llvm/test/CodeGen/AMDGPU/ds-alignment.ll | 491 +- llvm/test/CodeGen/AMDGPU/fused-bitlogic.ll | 4 +- llvm/test/CodeGen/AMDGPU/llvm.round.f64.ll | 2 +- llvm/test/CodeGen/AMDGPU/urem64.ll | 8 +- llvm/test/CodeGen/RISCV/attributes.ll | 12 +- llvm/test/CodeGen/RISCV/double-convert.ll | 2 - llvm/test/CodeGen/RISCV/float-convert.ll | 2 - llvm/test/CodeGen/RISCV/half-convert.ll | 255 +- llvm/test/CodeGen/RISCV/rv32zbb-zbp.ll | 114 + llvm/test/CodeGen/RISCV/rv64zbb-zbp.ll | 104 + llvm/test/CodeGen/RISCV/rvv/vamoadd-rv32.ll | 1682 -- llvm/test/CodeGen/RISCV/rvv/vamoadd-rv64.ll | 1682 -- llvm/test/CodeGen/RISCV/rvv/vamoand-rv32.ll | 1682 -- llvm/test/CodeGen/RISCV/rvv/vamoand-rv64.ll | 1682 -- llvm/test/CodeGen/RISCV/rvv/vamomax-rv32.ll | 1682 -- llvm/test/CodeGen/RISCV/rvv/vamomax-rv64.ll | 1682 -- llvm/test/CodeGen/RISCV/rvv/vamomaxu-rv32.ll | 1682 -- llvm/test/CodeGen/RISCV/rvv/vamomaxu-rv64.ll | 1682 -- llvm/test/CodeGen/RISCV/rvv/vamomin-rv32.ll | 1682 -- llvm/test/CodeGen/RISCV/rvv/vamomin-rv64.ll | 1682 -- llvm/test/CodeGen/RISCV/rvv/vamominu-rv32.ll | 1682 -- llvm/test/CodeGen/RISCV/rvv/vamominu-rv64.ll | 1682 -- llvm/test/CodeGen/RISCV/rvv/vamoor-rv32.ll | 1682 -- llvm/test/CodeGen/RISCV/rvv/vamoor-rv64.ll | 1682 -- llvm/test/CodeGen/RISCV/rvv/vamoswap-rv32.ll | 3362 --- llvm/test/CodeGen/RISCV/rvv/vamoswap-rv64.ll | 3362 --- llvm/test/CodeGen/RISCV/rvv/vamoxor-rv32.ll | 1682 -- llvm/test/CodeGen/RISCV/rvv/vamoxor-rv64.ll | 1682 -- llvm/test/CodeGen/Thumb2/mve-pred-or.ll | 24 +- llvm/test/CodeGen/Thumb2/mve-pred-vselect.ll | 8 +- llvm/test/CodeGen/Thumb2/mve-pred-xor.ll | 24 +- llvm/test/CodeGen/Thumb2/mve-saturating-arith.ll | 14 +- llvm/test/CodeGen/VE/Vector/vp_fadd.ll | 81 + llvm/test/CodeGen/VE/Vector/vp_fdiv.ll | 81 + llvm/test/CodeGen/VE/Vector/vp_fmul.ll | 81 + llvm/test/CodeGen/VE/Vector/vp_fsub.ll | 87 + llvm/test/CodeGen/VE/Vector/vp_sdiv.ll | 87 +- llvm/test/CodeGen/VE/Vector/vp_udiv.ll | 87 +- llvm/test/CodeGen/X86/ftrunc.ll | 104 +- llvm/test/CodeGen/X86/mul128.ll | 13 +- llvm/test/CodeGen/X86/nocfivalue.ll | 37 + llvm/test/CodeGen/X86/vector-fshl-128.ll | 75 +- llvm/test/CodeGen/X86/vector-fshl-256.ll | 64 +- llvm/test/CodeGen/X86/vector-fshl-rot-128.ll | 86 +- llvm/test/CodeGen/X86/vector-fshl-rot-256.ll | 33 +- llvm/test/CodeGen/X86/vector-fshl-rot-sub128.ll | 99 +- llvm/test/CodeGen/X86/vector-fshr-rot-128.ll | 80 +- llvm/test/CodeGen/X86/vector-fshr-rot-256.ll | 39 +- llvm/test/CodeGen/X86/vector-fshr-rot-sub128.ll | 112 +- llvm/test/CodeGen/X86/vector-rotate-128.ll | 86 +- llvm/test/CodeGen/X86/vector-rotate-256.ll | 33 +- llvm/test/DebugInfo/COFF/globals.ll | 9 +- llvm/test/DebugInfo/COFF/multifunction.ll | 24 +- llvm/test/DebugInfo/COFF/pr28747.ll | 6 +- llvm/test/DebugInfo/COFF/simple.ll | 30 +- llvm/test/DebugInfo/COFF/vframe-fpo.ll | 4 +- llvm/test/MC/AArch64/coff-debug.ll | 10 +- llvm/test/MC/ARM/coff-debugging-secrel.ll | 8 +- llvm/test/MC/COFF/cv-compiler-info.ll | 32 +- llvm/test/MC/PowerPC/ppc64-encoding-bookII.s | 3 + llvm/test/MC/RISCV/attribute-arch-invalid.s | 4 +- llvm/test/MC/RISCV/attribute-arch.s | 4 +- llvm/test/MC/RISCV/rvv/zvamo.s | 874 - llvm/test/MachineVerifier/test_g_rotr_rotl.mir | 2 +- llvm/test/MachineVerifier/test_g_shift.mir | 21 + .../devirt_after_filtering_unreachable_lib.ll | 119 +- .../X86/devirt_after_filtering_unreachable.ll | 63 +- .../DeadStoreElimination/trivial-dse-calls.ll | 308 + .../FunctionAttrs/out-of-bounds-iterator-bug.ll | 30 +- llvm/test/Transforms/FunctionAttrs/readattrs.ll | 12 +- .../function-specialization4.ll | 4 +- .../Inline/X86/call-abi-compatibility.ll | 89 + llvm/test/Transforms/InstCombine/icmp-mul.ll | 29 + llvm/test/Transforms/InstCombine/narrow-switch.ll | 12 +- .../RISCV/lit.local.cfg | 0 llvm/test/Transforms/LoopUnroll/RISCV/unroll.ll | 162 + .../AArch64/eliminate-tail-predication.ll | 2 +- .../AArch64/first-order-recurrence.ll | 4 +- .../LoopVectorize/AArch64/masked-op-cost.ll | 2 +- .../LoopVectorize/AArch64/scalable-alloca.ll | 2 +- .../LoopVectorize/AArch64/scalable-call.ll | 4 +- .../AArch64/scalable-predicate-instruction.ll | 4 +- .../LoopVectorize/AArch64/scalable-reductions.ll | 2 +- .../LoopVectorize/AArch64/scalable-strict-fadd.ll | 10 +- .../AArch64/scalable-vectorization-cost-tuning.ll | 12 +- .../AArch64/scalable-vectorization.ll | 40 +- .../LoopVectorize/AArch64/scalable-vf-hint.ll | 6 +- .../LoopVectorize/AArch64/sve-basic-vec.ll | 2 +- .../LoopVectorize/AArch64/sve-cond-inv-loads.ll | 2 +- .../LoopVectorize/AArch64/sve-epilog-vect.ll | 6 +- .../AArch64/sve-extract-last-veclane.ll | 2 +- .../AArch64/sve-gather-scatter-cost.ll | 2 +- .../LoopVectorize/AArch64/sve-gather-scatter.ll | 2 +- .../LoopVectorize/AArch64/sve-illegal-type.ll | 2 +- .../AArch64/sve-inductions-unusual-types.ll | 2 +- .../LoopVectorize/AArch64/sve-inductions.ll | 2 +- .../LoopVectorize/AArch64/sve-inv-loads.ll | 2 +- .../LoopVectorize/AArch64/sve-inv-store.ll | 2 +- .../LoopVectorize/AArch64/sve-large-strides.ll | 2 +- .../LoopVectorize/AArch64/sve-masked-loadstore.ll | 2 +- .../LoopVectorize/AArch64/sve-select-cmp.ll | 4 +- .../LoopVectorize/AArch64/sve-strict-fadd-cost.ll | 6 +- .../LoopVectorize/AArch64/sve-tail-folding.ll | 2 +- .../LoopVectorize/AArch64/sve-type-conv.ll | 2 +- .../AArch64/sve-vector-reverse-mask4.ll | 2 +- .../LoopVectorize/AArch64/sve-vector-reverse.ll | 2 +- .../AArch64/sve-widen-extractvalue.ll | 2 +- .../LoopVectorize/AArch64/sve-widen-gep.ll | 2 +- .../LoopVectorize/AArch64/sve-widen-phi.ll | 2 +- .../Transforms/LoopVectorize/if-pred-non-void.ll | 10 +- .../Transforms/LoopVectorize/metadata-width.ll | 3 +- .../Transforms/LoopVectorize/vplan-printing.ll | 6 +- llvm/test/Transforms/LowerTypeTests/nocfivalue.ll | 36 + .../Transforms/PhaseOrdering/X86/pixel-splat.ll | 33 +- .../Transforms/SLPVectorizer/X86/reused-undefs.ll | 40 + .../llvm-mca/X86/IceLakeServer/resources-avx1.s | 58 +- .../X86/IceLakeServer/resources-avx512vl.s | 50 +- .../llvm-mca/X86/IceLakeServer/resources-sse1.s | 14 +- .../llvm-mca/X86/IceLakeServer/resources-sse2.s | 14 +- .../llvm-mca/X86/IceLakeServer/resources-sse3.s | 10 +- .../ELF/PowerPC/disassemble-symbolize-operands.ll | 59 + .../XCOFF/disassemble-symbolize-operands.ll | 63 + ...incorrect-format.test => incorrect-format.test} | 2 +- ...single-inlineA.test => left-single-inline.test} | 0 ...api-diff-matching-tbd.test => matching-tbd.txt} | 0 ...ines.test => mismatched-number-of-inlines.test} | 0 llvm/test/tools/llvm-tapi-diff/misspelled-tbd.test | 3 + ...multiple-inlines.test => multiple-inlines.test} | 0 .../{tapi-diff-no-inlines.test => no-inlines.test} | 0 ...ngle-inlineB.test => right-single-inlines.test} | 0 ...umber-of-inlines.test => same-num-inlines.test} | 0 .../llvm-tapi-diff/tapi-diff-misspelled-tbd.test | 5 - llvm/tools/llc/llc.cpp | 3 + llvm/tools/llvm-lto2/llvm-lto2.cpp | 2 +- llvm/tools/llvm-objdump/llvm-objdump.cpp | 9 +- llvm/tools/llvm-profdata/CMakeLists.txt | 2 + llvm/tools/llvm-profdata/llvm-profdata.cpp | 33 +- llvm/tools/llvm-readobj/ELFDumper.cpp | 2 +- llvm/tools/llvm-tapi-diff/llvm-tapi-diff.cpp | 34 +- llvm/unittests/Analysis/ValueTrackingTest.cpp | 14 + .../CodeGen/GlobalISel/KnownBitsVectorTest.cpp | 3 +- llvm/unittests/Support/Host.cpp | 2 +- llvm/utils/TableGen/SubtargetEmitter.cpp | 7 +- llvm/utils/emacs/llvm-mode.el | 2 +- llvm/utils/gn/secondary/libcxx/include/BUILD.gn | 2 + .../gn/secondary/llvm/include/llvm/Config/BUILD.gn | 2 - .../gn/secondary/llvm/lib/ProfileData/BUILD.gn | 1 + llvm/utils/lit/lit/LitConfig.py | 5 + llvm/utils/lit/lit/cl_arguments.py | 3 +- llvm/utils/lit/lit/util.py | 2 +- llvm/utils/llvm-mca-compare.py | 279 + llvm/utils/vim/syntax/llvm.vim | 1 + mlir/examples/toy/Ch1/parser/AST.cpp | 2 +- mlir/examples/toy/Ch1/toyc.cpp | 2 +- mlir/examples/toy/Ch2/mlir/MLIRGen.cpp | 18 +- mlir/examples/toy/Ch2/parser/AST.cpp | 2 +- mlir/examples/toy/Ch2/toyc.cpp | 8 +- mlir/examples/toy/Ch3/mlir/MLIRGen.cpp | 18 +- mlir/examples/toy/Ch3/parser/AST.cpp | 2 +- mlir/examples/toy/Ch3/toyc.cpp | 8 +- mlir/examples/toy/Ch4/mlir/MLIRGen.cpp | 18 +- mlir/examples/toy/Ch4/parser/AST.cpp | 2 +- mlir/examples/toy/Ch4/toyc.cpp | 8 +- mlir/examples/toy/Ch5/mlir/MLIRGen.cpp | 18 +- mlir/examples/toy/Ch5/parser/AST.cpp | 2 +- mlir/examples/toy/Ch5/toyc.cpp | 8 +- mlir/examples/toy/Ch6/mlir/MLIRGen.cpp | 18 +- mlir/examples/toy/Ch6/parser/AST.cpp | 2 +- mlir/examples/toy/Ch6/toyc.cpp | 8 +- mlir/examples/toy/Ch7/mlir/MLIRGen.cpp | 12 +- mlir/examples/toy/Ch7/parser/AST.cpp | 2 +- mlir/examples/toy/Ch7/toyc.cpp | 8 +- mlir/include/mlir/Analysis/Presburger/Simplex.h | 187 +- mlir/include/mlir/Dialect/Async/Passes.h | 2 +- mlir/include/mlir/Dialect/Async/Transforms.h | 40 + mlir/include/mlir/Dialect/Linalg/Passes.h | 2 + mlir/include/mlir/Dialect/Linalg/Passes.td | 6 + .../mlir/Dialect/Linalg/Transforms/Transforms.h | 4 + mlir/include/mlir/Dialect/SCF/SCFOps.td | 12 +- mlir/include/mlir/IR/OpAsmInterface.td | 13 +- mlir/include/mlir/IR/OpImplementation.h | 5 - mlir/include/mlir/Support/MathExtras.h | 6 +- mlir/lib/Analysis/Presburger/Simplex.cpp | 76 +- mlir/lib/Analysis/SliceAnalysis.cpp | 4 +- mlir/lib/Analysis/Utils.cpp | 6 +- mlir/lib/Bindings/Python/IRAttributes.cpp | 18 +- mlir/lib/Bindings/Python/IRCore.cpp | 6 +- mlir/lib/Bindings/Python/IRModule.cpp | 10 +- mlir/lib/Bindings/Python/PybindUtils.cpp | 2 - mlir/lib/Bindings/Python/Transforms/Transforms.cpp | 2 - mlir/lib/CAPI/IR/IR.cpp | 2 +- .../AffineToStandard/AffineToStandard.cpp | 39 +- .../lib/Conversion/ComplexToLLVM/ComplexToLLVM.cpp | 14 +- .../ComplexToStandard/ComplexToStandard.cpp | 89 +- mlir/lib/Conversion/LLVMCommon/MemRefBuilder.cpp | 4 +- .../lib/Conversion/PDLToPDLInterp/RootOrdering.cpp | 4 +- mlir/lib/Conversion/SCFToGPU/SCFToGPU.cpp | 14 +- mlir/lib/Conversion/SCFToOpenMP/SCFToOpenMP.cpp | 24 +- mlir/lib/Conversion/SCFToSPIRV/SCFToSPIRV.cpp | 37 +- .../lib/Conversion/SCFToStandard/SCFToStandard.cpp | 80 +- mlir/lib/Conversion/SPIRVToLLVM/SPIRVToLLVM.cpp | 2 +- .../Conversion/ShapeToStandard/ShapeToStandard.cpp | 2 +- mlir/lib/Conversion/TosaToLinalg/TosaToLinalg.cpp | 29 +- mlir/lib/Conversion/TosaToSCF/TosaToSCF.cpp | 14 +- mlir/lib/Conversion/VectorToGPU/VectorToGPU.cpp | 4 +- .../Dialect/Arithmetic/Transforms/ExpandOps.cpp | 54 +- .../Dialect/Async/Transforms/AsyncParallelFor.cpp | 148 +- .../Dialect/GPU/Transforms/AllReduceLowering.cpp | 6 +- .../lib/Dialect/GPU/Transforms/KernelOutlining.cpp | 2 +- mlir/lib/Dialect/LLVMIR/IR/LLVMTypes.cpp | 26 +- .../ComprehensiveBufferize/SCFInterfaceImpl.cpp | 23 +- mlir/lib/Dialect/Linalg/IR/LinalgOps.cpp | 146 +- mlir/lib/Dialect/Linalg/Transforms/CMakeLists.txt | 1 + .../Linalg/Transforms/ElementwiseToLinalg.cpp | 2 +- .../lib/Dialect/Linalg/Transforms/HoistPadding.cpp | 22 +- mlir/lib/Dialect/Linalg/Transforms/Hoisting.cpp | 8 +- .../Linalg/Transforms/NamedOpConversions.cpp | 160 + mlir/lib/Dialect/Linalg/Transforms/PassDetail.h | 4 + .../Dialect/Linalg/Transforms/Vectorization.cpp | 12 +- .../Math/Transforms/PolynomialApproximation.cpp | 4 +- mlir/lib/Dialect/MemRef/IR/MemRefOps.cpp | 8 +- mlir/lib/Dialect/OpenMP/IR/OpenMPDialect.cpp | 14 +- mlir/lib/Dialect/PDL/IR/PDL.cpp | 4 +- mlir/lib/Dialect/PDLInterp/IR/PDLInterp.cpp | 4 +- mlir/lib/Dialect/Quant/IR/QuantTypes.cpp | 36 +- .../Dialect/Quant/Transforms/ConvertSimQuant.cpp | 2 +- mlir/lib/Dialect/Quant/Utils/FakeQuantSupport.cpp | 12 +- mlir/lib/Dialect/Quant/Utils/QuantizeUtils.cpp | 19 +- mlir/lib/Dialect/SCF/SCF.cpp | 345 +- mlir/lib/Dialect/SCF/Transforms/ForToWhile.cpp | 16 +- .../SCF/Transforms/LoopCanonicalization.cpp | 16 +- mlir/lib/Dialect/SCF/Transforms/LoopPipelining.cpp | 11 +- .../Dialect/SCF/Transforms/LoopRangeFolding.cpp | 6 +- .../Dialect/SCF/Transforms/LoopSpecialization.cpp | 35 +- .../Dialect/SCF/Transforms/ParallelLoopFusion.cpp | 8 +- .../Dialect/SCF/Transforms/ParallelLoopTiling.cpp | 33 +- .../SCF/Transforms/StructuralTypeConversions.cpp | 8 +- mlir/lib/Dialect/SCF/Transforms/Utils.cpp | 12 +- .../lib/Dialect/SPIRV/IR/SPIRVCanonicalization.cpp | 2 +- mlir/lib/Dialect/SPIRV/IR/SPIRVOps.cpp | 10 +- mlir/lib/Dialect/Shape/IR/Shape.cpp | 11 +- .../Transforms/SparseTensorConversion.cpp | 6 +- .../SparseTensor/Transforms/Sparsification.cpp | 18 +- mlir/lib/Dialect/StandardOps/IR/Ops.cpp | 3 +- .../Tensor/IR/TensorInferTypeOpInterfaceImpl.cpp | 10 +- mlir/lib/Dialect/Tensor/IR/TensorOps.cpp | 4 +- mlir/lib/Dialect/Tensor/Transforms/Bufferize.cpp | 16 +- mlir/lib/Dialect/Tosa/IR/TosaOps.cpp | 4 +- .../Tosa/Transforms/TosaDecomposeTransposeConv.cpp | 48 +- .../Dialect/Tosa/Transforms/TosaInferShapes.cpp | 2 +- .../Dialect/Tosa/Transforms/TosaOptimization.cpp | 4 +- mlir/lib/Dialect/Vector/VectorTransforms.cpp | 34 +- .../Dialect/X86Vector/Transforms/AVXTranspose.cpp | 105 +- mlir/lib/ExecutionEngine/AsyncRuntime.cpp | 3 + mlir/lib/ExecutionEngine/ExecutionEngine.cpp | 57 +- mlir/lib/ExecutionEngine/JitRunner.cpp | 16 +- mlir/lib/ExecutionEngine/RunnerUtils.cpp | 4 + mlir/lib/ExecutionEngine/SparseTensorUtils.cpp | 49 +- mlir/lib/IR/AffineMap.cpp | 2 +- mlir/lib/IR/AsmPrinter.cpp | 36 +- mlir/lib/IR/Block.cpp | 2 +- mlir/lib/IR/BuiltinAttributes.cpp | 8 +- mlir/lib/IR/MLIRContext.cpp | 1 - mlir/lib/IR/Operation.cpp | 25 +- mlir/lib/IR/OperationSupport.cpp | 8 +- mlir/lib/IR/Region.cpp | 6 +- mlir/lib/Interfaces/SideEffectInterfaces.cpp | 4 +- mlir/lib/Parser/AffineParser.cpp | 7 +- mlir/lib/Pass/Pass.cpp | 12 +- mlir/lib/TableGen/Attribute.cpp | 2 +- mlir/lib/TableGen/Dialect.cpp | 2 +- mlir/lib/TableGen/Operator.cpp | 5 +- mlir/lib/TableGen/Pattern.cpp | 2 +- mlir/lib/TableGen/Predicate.cpp | 11 +- mlir/lib/TableGen/Trait.cpp | 2 +- mlir/lib/Target/Cpp/TranslateToCpp.cpp | 12 +- mlir/lib/Target/LLVMIR/ConvertFromLLVMIR.cpp | 49 +- .../Dialect/OpenACC/OpenACCToLLVMIRTranslation.cpp | 12 +- .../Dialect/OpenMP/OpenMPToLLVMIRTranslation.cpp | 14 +- .../Dialect/ROCDL/ROCDLToLLVMIRTranslation.cpp | 10 +- mlir/lib/Target/LLVMIR/ModuleTranslation.cpp | 4 +- mlir/lib/Tools/PDLL/Parser/Parser.cpp | 2 +- mlir/lib/Tools/mlir-lsp-server/MLIRServer.cpp | 2 +- mlir/lib/Tools/mlir-reduce/MlirReduceMain.cpp | 12 +- mlir/lib/Transforms/LoopCoalescing.cpp | 3 +- mlir/lib/Transforms/LoopFusion.cpp | 5 +- mlir/lib/Transforms/LoopInvariantCodeMotion.cpp | 2 +- mlir/lib/Transforms/NormalizeMemRefs.cpp | 4 +- mlir/lib/Transforms/PipelineDataTransfer.cpp | 2 +- mlir/lib/Transforms/Utils/FoldUtils.cpp | 2 +- mlir/lib/Transforms/Utils/LoopFusionUtils.cpp | 3 +- mlir/lib/Transforms/Utils/LoopUtils.cpp | 68 +- .../Async/async-parallel-for-compute-fn.mlir | 20 +- mlir/test/Dialect/Linalg/canonicalize.mlir | 25 - mlir/test/Dialect/Linalg/namedop_conversion.mlir | 24 + mlir/test/Dialect/MemRef/invalid.mlir | 12 - mlir/test/Dialect/MemRef/ops.mlir | 9 + mlir/test/Dialect/SCF/canonicalize.mlir | 18 + mlir/test/lib/Analysis/TestAliasAnalysis.cpp | 2 +- .../Dialect/Math/TestPolynomialApproximation.cpp | 6 +- mlir/test/lib/Dialect/Test/TestDialect.cpp | 43 +- mlir/test/lib/Dialect/Test/TestOps.td | 9 +- mlir/test/lib/Dialect/Test/TestPatterns.cpp | 2 +- mlir/test/lib/Dialect/Tosa/TosaTestPasses.cpp | 4 +- mlir/test/lib/IR/TestMatchers.cpp | 18 +- mlir/test/lib/IR/TestOpaqueLoc.cpp | 13 +- mlir/test/lib/Transforms/TestLoopFusion.cpp | 4 +- .../mlir_test_spirv_cpu_runner_c_wrappers.cpp | 4 + .../mlir-linalg-ods-yaml-gen.cpp | 3 +- mlir/tools/mlir-tblgen/DialectGen.cpp | 7 +- mlir/tools/mlir-tblgen/LLVMIRIntrinsicGen.cpp | 12 +- mlir/tools/mlir-tblgen/OpDefinitionsGen.cpp | 2 +- mlir/tools/mlir-tblgen/PassGen.cpp | 11 +- mlir/tools/mlir-tblgen/SPIRVUtilsGen.cpp | 4 +- mlir/tools/mlir-tblgen/mlir-tblgen.cpp | 20 +- mlir/unittests/Analysis/AffineStructuresTest.cpp | 336 +- mlir/unittests/Analysis/PresburgerSetTest.cpp | 607 +- mlir/unittests/ExecutionEngine/Invoke.cpp | 82 +- mlir/unittests/IR/OperationSupportTest.cpp | 4 +- mlir/unittests/Support/MathExtrasTest.cpp | 4 + mlir/unittests/TableGen/StructsGenTest.cpp | 2 +- mlir/utils/vim/README | 8 + mlir/utils/vscode/cpp-grammar.json | 44 + mlir/utils/vscode/package.json | 242 +- openmp/docs/design/Runtimes.rst | 9 +- openmp/libomptarget/include/dlwrap.h | 16 +- .../plugins/amdgpu/dynamic_hsa/hsa.cpp | 2 + openmp/libomptarget/plugins/amdgpu/src/rtl.cpp | 405 +- .../plugins/cuda/dynamic_cuda/cuda.cpp | 2 + openmp/runtime/src/kmp_affinity.cpp | 12 +- openmp/runtime/src/kmp_affinity.h | 3 + openmp/runtime/src/kmp_settings.cpp | 22 +- utils/bazel/llvm-project-overlay/llvm/BUILD.bazel | 2 +- utils/bazel/llvm-project-overlay/llvm/config.bzl | 1 - .../llvm/include/llvm/Config/config.h | 3 - utils/bazel/llvm-project-overlay/mlir/BUILD.bazel | 5 +- .../mlir/unittests/BUILD.bazel | 270 + utils/bazel/llvm_configs/config.h.cmake | 3 - 878 files changed, 82043 insertions(+), 116791 deletions(-) create mode 100644 clang/test/AST/ast-dump-using.cpp create mode 100644 clang/test/CodeGen/builtin-function-start.cpp create mode 100644 clang/test/CodeGenCXX/debug-info-objname.cpp copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] create mode 100644 clang/test/Driver/Inputs/hipspv/bin/.hipVersion copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] create mode 100644 clang/test/Driver/hipspv-device-libs.hip create mode 100644 clang/test/Driver/hipspv-pass-plugin.hip create mode 100644 clang/test/Driver/hipspv-toolchain-rdc.hip create mode 100644 clang/test/Driver/hipspv-toolchain.hip create mode 100644 clang/test/Driver/invalid-offload-options.cpp create mode 100644 clang/test/OpenMP/task_member_call_codegen.cpp create mode 100644 compiler-rt/test/profile/Darwin/instrprof-debug-info-correlate.c create mode 100644 compiler-rt/test/profile/Linux/instrprof-debug-info-correlate.c create mode 100644 flang/test/Semantics/collectives02.f90 create mode 100644 flang/test/Semantics/collectives03.f90 create mode 100644 flang/test/Semantics/collectives05.f90 create mode 100644 libcxx/include/__memory/voidify.h create mode 100644 libcxx/include/__utility/transaction.h copy libcxx/test/{std/atomics/atomics.types.operations/atomics.types.operations.re [...] copy libcxx/test/{std/atomics/atomics.flag/init.pass.cpp => libcxx/diagnostics/det [...] create mode 100644 libcxx/test/libcxx/utilities/transaction.pass.cpp create mode 100644 libcxx/test/std/library/description/conventions/customization.p [...] create mode 100644 libcxx/test/std/utilities/memory/specialized.algorithms/buffer.h create mode 100644 libcxx/test/std/utilities/memory/specialized.algorithms/counted.h copy libcxx/test/std/utilities/memory/specialized.algorithms/{uninitialized.constr [...] copy libcxx/test/std/utilities/memory/specialized.algorithms/{uninitialized.constr [...] copy libcxx/test/std/utilities/memory/specialized.algorithms/{uninitialized.constr [...] copy libcxx/test/std/utilities/memory/specialized.algorithms/{uninitialized.constr [...] create mode 100644 lld/test/ELF/lto/opt-remarks-incomplete.ll create mode 100644 lld/test/MachO/lto-weak-ref.ll create mode 100644 lld/test/MachO/special-symbol-ld-hidden.s create mode 100644 lldb/test/API/commands/command/script/persistence.py delete mode 100644 lldb/test/API/functionalities/module_cache/universal/Makefile delete mode 100644 lldb/test/API/functionalities/module_cache/universal/main.c create mode 100644 lldb/test/API/functionalities/module_cache/universal/universal.yaml copy lldb/test/API/{commands/expression/dollar-in-variable => lang/c/flexible-arra [...] create mode 100644 lldb/test/API/lang/c/flexible-array-members/TestCFlexibleArrayM [...] create mode 100644 lldb/test/API/lang/c/flexible-array-members/main.c delete mode 100644 lldb/test/Shell/Reproducer/Functionalities/Inputs/DataFormatter.in delete mode 100644 lldb/test/Shell/Reproducer/Functionalities/Inputs/ExpressionEva [...] delete mode 100644 lldb/test/Shell/Reproducer/Functionalities/Inputs/foo.cpp delete mode 100644 lldb/test/Shell/Reproducer/Functionalities/Inputs/stepping.c delete mode 100644 lldb/test/Shell/Reproducer/Functionalities/TestDataFormatter.test delete mode 100644 lldb/test/Shell/Reproducer/Functionalities/TestExpressionEvalua [...] delete mode 100644 lldb/test/Shell/Reproducer/Functionalities/TestImageList.test delete mode 100644 lldb/test/Shell/Reproducer/Functionalities/TestStepping.test delete mode 100644 lldb/test/Shell/Reproducer/TestCrash.test delete mode 100644 lldb/test/Shell/Reproducer/TestFinalize.test delete mode 100644 lldb/test/Shell/Reproducer/TestGDBRemoteRepro.test delete mode 100644 lldb/test/Shell/Reproducer/TestMultipleTargets.test delete mode 100644 lldb/test/Shell/Reproducer/TestProcessList.test delete mode 100644 lldb/test/Shell/Reproducer/TestRelativePath.test delete mode 100644 lldb/test/Shell/Reproducer/TestReuseDirectory.test delete mode 100644 lldb/test/Shell/Reproducer/TestSynchronous.test create mode 100644 llvm/include/llvm/ProfileData/InstrProfCorrelator.h create mode 100644 llvm/lib/ProfileData/InstrProfCorrelator.cpp create mode 100644 llvm/test/Analysis/BasicAA/pr52735.ll create mode 100644 llvm/test/Bitcode/nocfivalue.ll create mode 100644 llvm/test/CodeGen/AArch64/arm64-uzp2-combine.ll create mode 100644 llvm/test/CodeGen/AArch64/sve-fixed-length-permute-zip-uzp-trn.ll create mode 100644 llvm/test/CodeGen/AMDGPU/divergence-driven-ctlz-cttz.ll create mode 100755 llvm/test/CodeGen/AMDGPU/divergence-driven-min-max.ll create mode 100644 llvm/test/CodeGen/AMDGPU/divergence-driven-not-isel.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vamoadd-rv32.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vamoadd-rv64.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vamoand-rv32.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vamoand-rv64.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vamomax-rv32.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vamomax-rv64.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vamomaxu-rv32.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vamomaxu-rv64.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vamomin-rv32.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vamomin-rv64.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vamominu-rv32.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vamominu-rv64.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vamoor-rv32.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vamoor-rv64.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vamoswap-rv32.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vamoswap-rv64.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vamoxor-rv32.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vamoxor-rv64.ll create mode 100644 llvm/test/CodeGen/VE/Vector/vp_fadd.ll create mode 100644 llvm/test/CodeGen/VE/Vector/vp_fdiv.ll create mode 100644 llvm/test/CodeGen/VE/Vector/vp_fmul.ll create mode 100644 llvm/test/CodeGen/VE/Vector/vp_fsub.ll create mode 100644 llvm/test/CodeGen/X86/nocfivalue.ll delete mode 100644 llvm/test/MC/RISCV/rvv/zvamo.s create mode 100644 llvm/test/MachineVerifier/test_g_shift.mir create mode 100644 llvm/test/Transforms/DeadStoreElimination/trivial-dse-calls.ll create mode 100644 llvm/test/Transforms/Inline/X86/call-abi-compatibility.ll copy llvm/test/Transforms/{AtomicExpand => LoopUnroll}/RISCV/lit.local.cfg (100%) create mode 100644 llvm/test/Transforms/LoopUnroll/RISCV/unroll.ll create mode 100644 llvm/test/Transforms/LowerTypeTests/nocfivalue.ll create mode 100644 llvm/test/Transforms/SLPVectorizer/X86/reused-undefs.ll create mode 100644 llvm/test/tools/llvm-objdump/ELF/PowerPC/disassemble-symbolize- [...] create mode 100644 llvm/test/tools/llvm-objdump/XCOFF/disassemble-symbolize-operands.ll rename llvm/test/tools/llvm-tapi-diff/{tapi-diff-incorrect-format.test => incorrec [...] rename llvm/test/tools/llvm-tapi-diff/{tapi-diff-tbd-has-single-inlineA.test => le [...] rename llvm/test/tools/llvm-tapi-diff/{tapi-diff-matching-tbd.test => matching-tbd [...] rename llvm/test/tools/llvm-tapi-diff/{tapi-diff-mismatched-number-of-inlines.test [...] create mode 100644 llvm/test/tools/llvm-tapi-diff/misspelled-tbd.test rename llvm/test/tools/llvm-tapi-diff/{tapi-diff-tbd-has-multiple-inlines.test => [...] rename llvm/test/tools/llvm-tapi-diff/{tapi-diff-no-inlines.test => no-inlines.tes [...] rename llvm/test/tools/llvm-tapi-diff/{tapi-diff-tbd-has-single-inlineB.test => ri [...] rename llvm/test/tools/llvm-tapi-diff/{tapi-diff-same-number-of-inlines.test => sa [...] delete mode 100644 llvm/test/tools/llvm-tapi-diff/tapi-diff-misspelled-tbd.test create mode 100755 llvm/utils/llvm-mca-compare.py create mode 100644 mlir/include/mlir/Dialect/Async/Transforms.h create mode 100644 mlir/lib/Dialect/Linalg/Transforms/NamedOpConversions.cpp create mode 100644 mlir/test/Dialect/Linalg/namedop_conversion.mlir create mode 100644 mlir/utils/vscode/cpp-grammar.json create mode 100644 utils/bazel/llvm-project-overlay/mlir/unittests/BUILD.bazel -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

1
0
0 0

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-allnoconfig updated (8294c9025a -> ae47e3097e)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-allnoconfig in repository toolchain/ci/binutils-gdb. from 8294c9025a Avoid redundant operations in `fortran_array_walker' adds 74fcd19c51 Move ordinary gdbarch code to arch-utils adds 2b7c3f1dc0 Split gdbarch.h into two files adds 801e2396c6 Do not generate gdbarch.h adds ce5abab737 Do not sort the fields in gdbarch_dump adds 65b1aa7501 Generate new gdbarch-components.py from gdbarch.sh adds 7c8bb2ed1c Add new gdbarch generator adds fb14eb0829 Remove gdbarch.sh adds 166a12baea Document gdbarch-components.py adds 404e887836 Automatic date update in version.in adds 9833dd9767 x86: Terminate mnemonicendp in swap_operand() adds 4f626cad04 gdb/remote: some fixes for 'maint set target-async off' adds 8d34471f70 gdb: add assert in remote_target::wait relating to async being off adds fa8f0a0ff0 gdb: add "exit" command as an alias for "quit" adds 6b526f64aa Automatic date update in version.in adds 682351b932 readelf: avoid a possible divide by zero adds 432e9063fd Obsolete m32c-rtems adds fdc40d5673 Automatic date update in version.in adds 68ba44c41a gdb/ada-lang.h: Reformat comment to follow coding standards adds cc6d00f13b gdb/ada-exp.y: Reformat comment to follow GDB's coding standards adds db956d66c9 Add Enze Li to gdb/MAINTAINERS adds dde238e063 Make n_spaces return a const char * adds b0715493df Remove puts_debug adds 6bebf813ac Remove print_spaces adds 443279aa9c Automatic date update in version.in adds 5ab88688f0 Typo fixes in binutils doc adds ca988435c6 gas/ELF: avoid below-base ref in obj_elf_parse_section_letters() adds 47f4115a1b x86: -mfence-as-lock-add=yes doesn't work for 16-bit mode adds ae47e3097e Obsolete m32c-rtems and m32r-rtems No new revisions were added by this update. Summary of changes: bfd/config.bfd | 3 +- bfd/version.h | 2 +- binutils/doc/binutils.texi | 8 +- binutils/readelf.c | 4 + gas/config/obj-elf.c | 24 +- gas/config/tc-i386.c | 7 +- gas/testsuite/gas/i386/opts-intel.d | 162 +- gas/testsuite/gas/i386/opts.d | 18 +- gas/testsuite/gas/i386/sse2avx-opts-intel.d | 162 +- gas/testsuite/gas/i386/sse2avx-opts.d | 18 +- gas/testsuite/gas/i386/x86-64-opts-intel.d | 216 +- gas/testsuite/gas/i386/x86-64-opts.d | 24 +- gas/testsuite/gas/i386/x86-64-sse2avx-opts-intel.d | 216 +- gas/testsuite/gas/i386/x86-64-sse2avx-opts.d | 24 +- gdb/MAINTAINERS | 1 + gdb/Makefile.in | 1 - gdb/NEWS | 4 + gdb/ada-exp.y | 18 +- gdb/ada-lang.h | 4 +- gdb/arch-utils.c | 488 ++++ gdb/cli-out.c | 2 +- gdb/cli/cli-cmds.c | 3 +- gdb/compile/compile-loc2c.c | 2 +- gdb/doc/gdb.texinfo | 15 +- gdb/dwarf2/read.c | 32 +- gdb/gdbarch-components.py | 2621 ++++++++++++++++++++ gdb/{gdbarch.h => gdbarch-gen.h} | 487 +--- gdb/gdbarch.c | 1589 ++++-------- gdb/gdbarch.h | 1588 +----------- gdb/gdbarch.py | 526 ++++ gdb/gdbarch.sh | 2604 ------------------- gdb/remote.c | 194 +- gdb/symmisc.c | 6 +- gdb/utils.c | 93 +- gdb/utils.h | 6 +- ld/configure.tgt | 4 +- opcodes/i386-dis.c | 1 + 37 files changed, 4818 insertions(+), 6359 deletions(-) create mode 100644 gdb/gdbarch-components.py copy gdb/{gdbarch.h => gdbarch-gen.h} (88%) create mode 100755 gdb/gdbarch.py delete mode 100755 gdb/gdbarch.sh -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

1
0
0 0

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-allnoconfig updated (c0cab7587 -> 1c7a2ca0f)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-allnoconfig in repository toolchain/ci/base-artifacts. discards c0cab7587 0: update: binutils-llvm-linux-qemu: all new 1c7a2ca0f 0: update: binutils-llvm-linux-qemu: all This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (c0cab7587) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-master-arm-m [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log.xz | Bin 1752 -> 1612 bytes 02-prepare_abe/console.log.xz | Bin 2788 -> 2768 bytes 03-build_abe-binutils/console.log.xz | Bin 30400 -> 30108 bytes 04-build_llvm/console.log.xz | Bin 60272 -> 60032 bytes 05-build_abe-qemu/console.log.xz | Bin 30388 -> 30128 bytes 06-build_linux/console.log.xz | Bin 3568 -> 3448 bytes 07-boot_linux/console.log.xz | Bin 496 -> 496 bytes 08-check_regression/console.log.xz | Bin 412 -> 412 bytes 09-update_baseline/console.log | 16 ++++++++-------- jenkins/manifest.sh | 22 +++++++++++----------- 10 files changed, 19 insertions(+), 19 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

1
0
0 0

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/gnu-release-arm-next-allmodconfig updated (ab69de9ad -> 6cc9ad7b6)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-arm-next-allmodconfig in repository toolchain/ci/base-artifacts. discards ab69de9ad 0: update: linux-58da0d84fdd2563939dafa48334e190fad1b536c: all new 6cc9ad7b6 0: update: linux-58da0d84fdd2563939dafa48334e190fad1b536c: all This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (ab69de9ad) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/gnu-release-arm-n [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log.xz | Bin 1588 -> 1592 bytes 02-prepare_abe/console.log.xz | Bin 2764 -> 2772 bytes 03-build_abe-binutils/console.log.xz | Bin 41472 -> 41100 bytes 04-build_abe-stage1/console.log.xz | Bin 87200 -> 87348 bytes 05-build_abe-qemu/console.log.xz | Bin 30920 -> 30904 bytes 06-build_linux/console.log.xz | Bin 3300 -> 3104 bytes 07-boot_linux/console.log.xz | Bin 496 -> 496 bytes 08-check_regression/console.log.xz | Bin 412 -> 412 bytes 09-update_baseline/console.log | 18 +++++++++--------- jenkins/manifest.sh | 4 ++-- 10 files changed, 11 insertions(+), 11 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

1
0
0 0

[toolchain/ci/qemu] branch linaro-local/ci/tcwg_kernel/gnu-release-arm-mainline-allmodconfig updated (48c03a0e13 -> 2bf40d0841)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-arm-mainline-allmodconfig in repository toolchain/ci/qemu. from 48c03a0e13 Merge tag 's390x-2021-12-17' of https://gitlab.com/thuth/qem [...] adds 73944a4bf4 pseries: Update SLOF firmware image adds 2307ddc15b Merge tag 'qemu-slof-20211112' of github.com:aik/qemu into ppc-next adds 83234b8289 hw/ppc/mac.h: Remove MAX_CPUS macro adds c3a824b0cf target/ppc: Fixed call to deferred exception adds 00d3880251 test/tcg/ppc64le: test mtfsf adds 25ee608d79 target/ppc: ppc_store_fpscr doesn't update bits 0 to 28 and 52 adds 5f1470b091 target/ppc: Implement Vector Expand Mask adds 17868d81e0 target/ppc: Implement Vector Extract Mask adds 9193eaa901 target/ppc: Implement Vector Mask Move insns adds ef80a708b5 ivshmem.c: change endianness to LITTLE_ENDIAN adds d04aeb6862 ivshmem-test.c: enable test_ivshmem_server for ppc64 arch adds fa4b5eaaf9 pci-host: Allow extended config space access for PowerNV PHB4 model adds 58c49ef5c4 docs: Minor updates on the powernv documentation. adds ebe6c3fab8 ppc/pnv.c: add a friendly warning when accel=kvm is used adds 3e8f715815 docs/system/ppc/powernv.rst: document KVM support status adds bbfbbff5fc ppc/pnv.c: fix "system-id" FDT when -uuid is set adds 88581cc43b docs: Introducing pseries documentation. adds d483f2b53a docs: rSTify ppc-spapr-hcalls.txt adds d55b123d14 docs: Rename ppc-spapr-hcalls.txt to ppc-spapr-hcalls.rst. adds 9befbe4f62 Link new ppc-spapr-hcalls.rst file to pseries.rst. adds 149a48f6e6 softfloat: Extend float_exception_flags to 16 bits adds ba11446c40 softfloat: Add flag specific to Inf - Inf adds bead3c9b0f softfloat: Add flag specific to Inf * 0 adds 10cc964030 softfloat: Add flags specific to Inf / Inf and 0 / 0 adds f8718aab89 softfloat: Add flag specific to sqrt(-x) adds 81254b02eb softfloat: Add flag specific to convert non-nan to int adds e706d4455b softfloat: Add flag specific to signaling nans adds 941298ecd7 target/ppc: Update float_invalid_op_addsub for new flags adds 4edf55698f target/ppc: Update float_invalid_op_mul for new flags adds c07f82416c target/ppc: Update float_invalid_op_div for new flags adds f2e2504676 target/ppc: Move float_check_status from FPU_FCTI to translate adds 353464ea16 target/ppc: Update float_invalid_cvt for new flags adds fed12f3b2d target/ppc: Fix VXCVI return value adds b891757e44 target/ppc: Remove inline from do_fri adds 6bce077777 target/ppc: Use FloatRoundMode in do_fri adds 1348d20b16 target/ppc: Tidy inexact handling in do_fri adds a496352736 target/ppc: Clean up do_fri adds e4052bb773 target/ppc: Update fmadd for new flags adds ffdaff8e9c target/ppc: Split out do_fmadd adds 2125ac18bf target/ppc: Do not call do_float_check_status from do_fmadd adds 7238e55bd6 target/ppc: Split out do_frsp adds 734cfbd84e target/ppc: Update do_frsp for new flags adds 58c7edef61 target/ppc: Use helper_todouble in do_frsp adds 3d3050cc8d target/ppc: Update sqrt for new flags adds 053e23a694 target/ppc: Update xsrqpi and xsrqpxp to new flags adds 8ea0b1408e target/ppc: Update fre to new flags adds 42636fb923 softfloat: Add float64r32 arithmetic routines adds d04ca895dc target/ppc: Add helpers for fmadds et al adds 41ae890d08 target/ppc: Add helper for fsqrts adds d9e792a1c1 target/ppc: Add helpers for fadds, fsubs, fdivs adds 7f87214e3b target/ppc: Add helper for fmuls adds dedbfda765 target/ppc: Add helper for frsqrtes adds 7d82ea3484 target/ppc: Update fres to new flags and float64r32 adds a1f1c731c6 target/ppc: Use helper_todouble/tosingle in helper_xststdcsp adds 1da666cd8e target/ppc: Disable software TLB for the 7450 family adds b137fb72d7 target/ppc: Disable unused facilities in the e600 CPU adds a09410ed1f target/ppc: Remove the software TLB model of 7450 CPUs adds 6328a3bb4b target/ppc: Fix MPCxxx FPU interrupt address adds fd77f75710 target/ppc: Remove 603e exception model adds 84835acbbf target/ppc: Set 601v exception model id adds c8f49e6b93 target/ppc: remove 401/403 CPUs adds 82f64c2384 ppc/ppc405: Change kernel load address adds 26e8bed611 ppc: Mark the 'taihu' machine as deprecated adds de82dabead ppc: Add trace-events for DCR accesses adds 09960a5be3 ppc/ppc405: Convert printfs to trace-events adds af9e361512 ppc/ppc405: Drop flag parameter in ppc405_set_bootinfo() adds a3e973e1bf ppc/ppc405: Change ppc405ep_init() return value adds f61b99d35e ppc/ppc405: Add some address space definitions adds 9fb100efa1 ppc/ppc405: Remove flash support adds 13d63de59b ppc/ppc405: Rework FW load adds e3931ecab3 ppc/ppc405: Introduce ppc405_set_default_bootinfo() adds 337270b2a5 ppc/ppc405: Fix boot from kernel adds cada9f30d3 ppc/ppc405: Change default PLL values at reset adds e0caa8e64d ppc/ppc405: Fix bi_pci_enetaddr2 field in U-Boot board information adds 6518c0ede9 ppc/ppc405: Add update of bi_procfreq field adds 201fc774e0 target/ppc: Fix xs{max, min}[cj]dp to use VSX registers adds c5df1898a1 target/ppc: Move xs{max,min}[cj]dp to decodetree adds 38d4914c50 target/ppc: fix xscvqpdp register access adds caf6f9b568 target/ppc: move xscvqpdp to decodetree adds 7fc1dc8313 target/ppc: Fix e6500 boot adds 29c4a3363b Revert "target/ppc: Move SPR_DSISR setting to powerpc_excp" adds 8f2e9d4003 target/ppc: introduce PMUEventType and PMU overflow timers adds c2eff582a3 target/ppc: PMU basic cycle count for pseries TCG adds 308b9fad2a target/ppc: PMU: update counters on PMCs r/w adds a6f91249e0 target/ppc: PMU: update counters on MMCR1 write adds 1474ba6d10 target/ppc: enable PMU counter overflow with cycle events adds 46d396bde9 target/ppc: enable PMU instruction count adds 7aeac354a6 target/ppc/power8-pmu.c: add PM_RUN_INST_CMPL (0xFA) event adds 1f26c75191 PPC64/TCG: Implement 'rfebb' instruction adds 2c4d3a501e ppc/pnv: Introduce a "chip" property under PHB3 adds a8fa95c7e6 ppc/pnv: Use the chip class to check the index of PHB3 devices adds 9e59b09ccf ppc/pnv: Drop the "num-phbs" property adds 10841a76eb ppc/pnv: Move mapping of the PHB3 CQ regions under pnv_pbcq_ [...] adds 2ff73dda02 ppc/pnv: Use QOM hierarchy to scan PHB3 devices adds 422fd92e61 ppc/pnv: Introduce a num_pecs class attribute for PHB4 PEC devices adds 12060cbd3f ppc/pnv: Introduce version and device_id class atributes for [...] adds 6f43d2551f ppc/pnv: Introduce a "chip" property under the PHB4 model adds cf0ee6955c ppc/pnv: Introduce a num_stack class attribute adds aa8cc84d88 ppc/pnv: Compute the PHB index from the PHB4 PEC model adds 8da4f8f7b7 ppc/pnv: Remove "system-memory" property from PHB4 PEC adds 13480fc58a ppc/pnv: Move realize of PEC stacks under the PEC model adds 0e6232bc3c ppc/pnv: Use QOM hierarchy to scan PEC PHB4 devices adds 93dc314c92 Merge tag 'pull-ppc-20211217' of https://github.com/legoater [...] adds 57a93f16e8 configure: Symlink binaries using .exe suffix with MinGW adds dc7d6cafce target/i386/kvm: Replace use of __u32 type adds 4455922f7b qemu-keymap: Add license in generated files adds 74fb2f4f4c hw/avr: Realize AVRCPU qdev object using qdev_realize() adds f71d31fa81 hw/virtio/vhost: Fix typo in comment. adds 036ef344b6 docs/block-replication.txt: Fix replication top-id command demo adds 2c674fada7 glib-compat: Introduce g_memdup2() wrapper adds 460056dbe6 tests/qtest: Replace g_memdup() by g_memdup2() adds ce2ff9cccf checkpatch: Do not allow deprecated g_memdup() adds 90978e15bc Merge tag 'trivial-branch-for-7.0-pull-request' of https://g [...] adds ba7c60c203 configure: make $targetos lowercase, use windows instead of MINGW32 adds 65eff01bcf configure: move target detection before CPU detection adds e4da0e39df configure: unify two case statements on $cpu adds d8ff892dc2 configure: unify ppc64 and ppc64le adds 4da270be1c configure: unify x86_64 and x32 adds ffb91f68b1 meson: rename "arch" variable adds 823eb01345 configure, meson: move ARCH to meson.build adds 0f457147f4 configure: remove unnecessary symlinks adds 5dce7b8d8c configure: remove DIRS adds 7a82413dbd meson: reenable test-fdmon-epoll adds ad5439bb53 cpu: remove unnecessary #ifdef CONFIG_TCG adds b20a7ee6f0 meson: add "check" argument to run_command adds 7a3ce79c06 hw/scsi: Fix scsi_bus_init_named() docstring adds 97a2b074d1 hw/scsi/megasas: Fails command if SGL buffer overflows adds 08c34c642d tests/qtest/fuzz-megasas-test: Add test for GitLab issue #521 adds 5a3a2eb3b1 hw/i386/vmmouse: Require 'i8042' property to be set adds 212a33d3b0 Merge tag 'for-upstream' of https://gitlab.com/bonzini/qemu [...] adds 915f77b211 target/riscv: zfh: half-precision load and store adds 00c1899f12 target/riscv: zfh: half-precision computational adds 7b03c8e5b5 target/riscv: zfh: half-precision convert and move adds 11f9c450a6 target/riscv: zfh: half-precision floating-point compare adds 6bc6fc96d1 target/riscv: zfh: half-precision floating-point classify adds 13fb8c7b42 target/riscv: zfh: add Zfh cpu property adds 2d258b428b target/riscv: zfh: implement zfhmin extension adds e523773040 target/riscv: zfh: add Zfhmin cpu property adds 9ec6622db3 target/riscv: drop vector 0.7.1 and add 1.0 support adds 52561f2a80 target/riscv: Use FIELD_EX32() to extract wd field adds 61b4b69d12 target/riscv: rvv-1.0: add mstatus VS field adds c36b2f1a4d target/riscv: rvv-1.0: set mstatus.SD bit if mstatus.VS is dirty adds 89a81e376a target/riscv: rvv-1.0: add sstatus VS field adds 7b07a37c2c target/riscv: rvv-1.0: introduce writable misa.v field adds 8e1ee1fb57 target/riscv: rvv-1.0: add translation-time vector context status adds 9bd291f6e3 target/riscv: rvv-1.0: remove rvv related codes from fcsr registers adds 4594fa5a96 target/riscv: rvv-1.0: add vcsr register adds 2e56505475 target/riscv: rvv-1.0: add vlenb register adds 6bc3dfa96d target/riscv: rvv-1.0: check MSTATUS_VS when accessing vecto [...] adds f9298de514 target/riscv: rvv-1.0: remove MLEN calculations adds 33f1beaf12 target/riscv: rvv-1.0: add fractional LMUL adds 3479a814e4 target/riscv: rvv-1.0: add VMA and VTA adds f31dacd720 target/riscv: rvv-1.0: update check functions adds ff64fc91d1 target/riscv: introduce more imm value modes in translator f [...] adds 9b4a40a786 target/riscv: rvv:1.0: add translation-time nan-box helper function adds 57a2d89a82 target/riscv: rvv-1.0: remove amo operations instructions adds d9b7609a1f target/riscv: rvv-1.0: configure instructions adds 79556fb6fa target/riscv: rvv-1.0: stride load and store instructions adds 08b9d0ed4a target/riscv: rvv-1.0: index load and store instructions adds 83fcd573b1 target/riscv: rvv-1.0: fix address index overflow bug of ind [...] adds d3e5e2ff4f target/riscv: rvv-1.0: fault-only-first unit stride load adds 30206bd842 target/riscv: rvv-1.0: load/store whole register instructions adds 5a9f8e1552 target/riscv: rvv-1.0: update vext_max_elems() for load/store insns adds a689a82b7f target/riscv: rvv-1.0: take fractional LMUL into vector max [...] adds 20f2079acf target/riscv: rvv-1.0: floating-point square-root instruction adds 0676d8e3dc target/riscv: rvv-1.0: floating-point classify instructions adds 0014aa741d target/riscv: rvv-1.0: count population in mask instruction adds d71a24fc82 target/riscv: rvv-1.0: find-first-set mask bit instruction adds 40c1495d69 target/riscv: rvv-1.0: set-X-first mask bit instructions adds ee17eaa120 target/riscv: rvv-1.0: iota instruction adds f4f47e04de target/riscv: rvv-1.0: element index instruction adds 308ee80578 target/riscv: rvv-1.0: allow load element with sign-extended adds 50bfb45b2c target/riscv: rvv-1.0: register gather instructions adds dedc53cbc9 target/riscv: rvv-1.0: integer scalar move instructions adds c4b3e46f00 target/riscv: rvv-1.0: floating-point move instruction adds 5c4eb8fb56 target/riscv: rvv-1.0: floating-point scalar move instructions adds 6b85975e11 target/riscv: rvv-1.0: whole register move instructions adds cd01340e75 target/riscv: rvv-1.0: integer extension instructions adds 8b99a110f7 target/riscv: rvv-1.0: single-width averaging add and subtra [...] adds a75ae09f2a target/riscv: rvv-1.0: single-width bit shift instructions adds bb45485ad1 target/riscv: rvv-1.0: integer add-with-carry/subtract-with-borrow adds 7daa5852bc target/riscv: rvv-1.0: narrowing integer right shift instructions adds f51c3cf1fa target/riscv: rvv-1.0: widening integer multiply-add instructions adds d6be7a3504 target/riscv: rvv-1.0: single-width saturating add and subtr [...] adds 063f8bbca0 target/riscv: rvv-1.0: integer comparison instructions adds e70aa16e5e target/riscv: rvv-1.0: floating-point compare instructions adds 50f6696c0f target/riscv: rvv-1.0: mask-register logical instructions adds 6438ed61de target/riscv: rvv-1.0: slide instructions adds 8500d4ab2e target/riscv: rvv-1.0: floating-point slide instructions adds a70b3a73e7 target/riscv: rvv-1.0: narrowing fixed-point clip instructions adds 08b60eebc4 target/riscv: rvv-1.0: single-width floating-point reduction adds b8dd99f2d1 target/riscv: rvv-1.0: widening floating-point reduction ins [...] adds 74eb7834bc target/riscv: rvv-1.0: single-width scaling shift instructions adds a12c812d19 target/riscv: rvv-1.0: remove widening saturating scaled mul [...] adds e29c5cefd8 target/riscv: rvv-1.0: remove vmford.vv and vmford.vf adds c3536f2f55 target/riscv: rvv-1.0: remove integer extract instruction adds 49c5611a97 target/riscv: rvv-1.0: floating-point min/max instructions adds 986c895de1 target/riscv: introduce floating-point rounding mode enum adds 900da87ab9 target/riscv: rvv-1.0: floating-point/integer type-convert i [...] adds 3ce4c09df7 target/riscv: rvv-1.0: widening floating-point/integer type-convert adds 75804f7131 target/riscv: add "set round to odd" rounding mode helper function adds ff679b58e3 target/riscv: rvv-1.0: narrowing floating-point/integer type [...] adds 8a4b52575a target/riscv: rvv-1.0: relax RV_VLEN_MAX to 1024-bits adds f714361ed7 target/riscv: rvv-1.0: implement vstart CSR adds d6c4d3f2a6 target/riscv: rvv-1.0: trigger illegal instruction exception [...] adds 719d3561b2 target/riscv: gdb: support vector registers for rv64 & rv32 adds e848a1e563 target/riscv: rvv-1.0: floating-point reciprocal square-root [...] adds 55c35407c3 target/riscv: rvv-1.0: floating-point reciprocal estimate in [...] adds 6b5c8eb3e7 target/riscv: rvv-1.0: rename r2_zimm to r2_zimm11 adds 34a2c2d81a target/riscv: rvv-1.0: add vsetivli instruction adds 5c89e9c096 target/riscv: rvv-1.0: add evl parameter to vext_ldst_us() adds 26086aea0d target/riscv: rvv-1.0: add vector unit-stride mask load/store insns adds 9c0d2559de target/riscv: rvv-1.0: rename vmandnot.mm and vmornot.mm to [...] adds 45ca2ca6bd target/riscv: rvv-1.0: update opivv_vadc_check() comment adds cc13aa3614 target/riscv: rvv-1.0: Add ELEN checks for widening and narr [...] adds a7cad953fa riscv: Set 5.4 as minimum kernel version for riscv32 adds 0643c12e4b target/riscv: Enable bitmanip Zb[abcs] instructions adds 7e322a7f23 hw/riscv: Use load address rather than entry point for fw_dy [...] adds c7d773ae49 Merge tag 'pull-riscv-to-apply-20211220-1' of github.com:ali [...] adds b9d2af3c62 linux-user: Untabify all safe-syscall.inc.S adds a3310c0397 linux-user: Move syscall error detection into safe_syscall_base adds 4542adef5b linux-user/host/mips: Add safe-syscall.inc.S adds 95c021dac8 linux-user/host/sparc64: Add safe-syscall.inc.S adds 0a7e01904d linux-user: Remove HAVE_SAFE_SYSCALL and hostdep.h adds af254a2792 linux-user: Rename TARGET_ERESTARTSYS to QEMU_ERESTARTSYS adds ea8ee3ee93 bsd-user: Rename TARGET_ERESTARTSYS to QEMU_ERESTARTSYS adds 57a0c9384c linux-user: Rename TARGET_QEMU_ESIGRETURN to QEMU_ESIGRETURN adds 5da4063f64 linux-user: Create special-errno.h adds 2ac16d01e3 bsd-user: Create special-errno.h adds bbf15aaf7c common-user: Move safe-syscall.* from linux-user adds 5bfd125ec8 common-user: Adjust system call return on FreeBSD adds ff9c1e5500 linux-user: Move thunk.c from top-level adds 4d06bb4e03 meson: Move linux_user_ss to linux-user/ adds 3363615a65 meson: Move bsd_user_ss to bsd-user/ adds 2bf40d0841 Merge tag 'pull-user-20211220' of https://gitlab.com/rth7680 [...] No new revisions were added by this update. Summary of changes: MAINTAINERS | 3 +- bsd-user/errno_defs.h | 6 +- bsd-user/meson.build | 6 + bsd-user/special-errno.h | 24 + common-user/host/aarch64/safe-syscall.inc.S | 88 + common-user/host/arm/safe-syscall.inc.S | 108 + common-user/host/i386/safe-syscall.inc.S | 126 + common-user/host/mips/safe-syscall.inc.S | 148 + common-user/host/ppc64/safe-syscall.inc.S | 94 + common-user/host/riscv/safe-syscall.inc.S | 79 + common-user/host/s390x/safe-syscall.inc.S | 98 + common-user/host/sparc64/safe-syscall.inc.S | 89 + .../host/x86_64/safe-syscall.inc.S | 42 +- common-user/meson.build | 6 + common-user/safe-syscall-error.c | 25 + {linux-user => common-user}/safe-syscall.S | 5 +- configure | 255 +- cpu.c | 5 - docs/about/deprecated.rst | 9 + docs/block-replication.txt | 2 +- docs/meson.build | 6 +- docs/specs/ppc-spapr-hcalls.rst | 100 + docs/specs/ppc-spapr-hcalls.txt | 78 - docs/system/ppc/powernv.rst | 68 +- docs/system/ppc/pseries.rst | 226 ++ fpu/softfloat-parts.c.inc | 57 +- fpu/softfloat-specialize.c.inc | 12 +- fpu/softfloat.c | 114 +- hw/avr/atmega.c | 2 +- hw/i386/vmmouse.c | 4 + hw/misc/ivshmem.c | 2 +- hw/pci-host/pnv_phb3.c | 3 +- hw/pci-host/pnv_phb3_pbcq.c | 11 + hw/pci-host/pnv_phb4.c | 1 + hw/pci-host/pnv_phb4_pec.c | 75 +- hw/ppc/mac.h | 3 - hw/ppc/mac_newworld.c | 3 +- hw/ppc/mac_oldworld.c | 3 +- hw/ppc/pnv.c | 177 +- hw/ppc/ppc.c | 2 + hw/ppc/ppc405.h | 14 +- hw/ppc/ppc405_boards.c | 245 +- hw/ppc/ppc405_uc.c | 225 +- hw/ppc/spapr_cpu_core.c | 1 + hw/ppc/trace-events | 23 + hw/riscv/boot.c | 13 +- hw/scsi/megasas.c | 1 + hw/virtio/vhost.c | 2 +- include/exec/cpu-all.h | 2 - include/fpu/softfloat-types.h | 23 +- include/fpu/softfloat.h | 14 +- include/glib-compat.h | 37 + include/hw/pci-host/pnv_phb3.h | 3 + include/hw/pci-host/pnv_phb4.h | 5 + include/hw/ppc/pnv.h | 2 + include/hw/scsi/scsi.h | 2 +- {linux-user => include/user}/safe-syscall.h | 37 +- linux-user/aarch64/cpu_loop.c | 4 +- linux-user/aarch64/signal.c | 4 +- linux-user/alpha/cpu_loop.c | 4 +- linux-user/alpha/signal.c | 8 +- linux-user/arm/cpu_loop.c | 4 +- linux-user/arm/signal.c | 8 +- linux-user/cpu_loop-common.h | 1 + linux-user/cris/cpu_loop.c | 4 +- linux-user/cris/signal.c | 4 +- linux-user/generic/target_errno_defs.h | 17 - linux-user/hexagon/cpu_loop.c | 4 +- linux-user/hexagon/signal.c | 2 +- linux-user/host/aarch64/hostdep.h | 18 - linux-user/host/aarch64/safe-syscall.inc.S | 75 - linux-user/host/arm/hostdep.h | 18 - linux-user/host/arm/safe-syscall.inc.S | 90 - linux-user/host/i386/hostdep.h | 18 - linux-user/host/i386/safe-syscall.inc.S | 100 - linux-user/host/ia64/hostdep.h | 15 - linux-user/host/mips/hostdep.h | 15 - linux-user/host/ppc/hostdep.h | 15 - linux-user/host/ppc64/hostdep.h | 18 - linux-user/host/ppc64/safe-syscall.inc.S | 96 - linux-user/host/riscv/hostdep.h | 14 - linux-user/host/riscv/safe-syscall.inc.S | 77 - linux-user/host/s390/hostdep.h | 15 - linux-user/host/s390x/hostdep.h | 18 - linux-user/host/s390x/safe-syscall.inc.S | 90 - linux-user/host/sparc/hostdep.h | 15 - linux-user/host/sparc64/hostdep.h | 15 - linux-user/host/x32/hostdep.h | 15 - linux-user/host/x86_64/hostdep.h | 18 - linux-user/hppa/cpu_loop.c | 4 +- linux-user/hppa/signal.c | 4 +- linux-user/i386/cpu_loop.c | 12 +- linux-user/i386/signal.c | 8 +- linux-user/m68k/cpu_loop.c | 4 +- linux-user/m68k/signal.c | 8 +- linux-user/meson.build | 9 +- linux-user/microblaze/cpu_loop.c | 4 +- linux-user/microblaze/signal.c | 4 +- linux-user/mips/cpu_loop.c | 4 +- linux-user/mips/signal.c | 8 +- linux-user/openrisc/cpu_loop.c | 4 +- linux-user/ppc/cpu_loop.c | 4 +- linux-user/ppc/signal.c | 10 +- linux-user/riscv/cpu_loop.c | 4 +- linux-user/riscv/signal.c | 2 +- linux-user/riscv/target_syscall.h | 3 +- linux-user/s390x/cpu_loop.c | 4 +- linux-user/s390x/signal.c | 8 +- linux-user/sh4/cpu_loop.c | 4 +- linux-user/sh4/signal.c | 8 +- linux-user/signal-common.h | 4 +- linux-user/signal.c | 10 +- linux-user/sparc/cpu_loop.c | 2 +- linux-user/sparc/signal.c | 8 +- linux-user/special-errno.h | 32 + linux-user/syscall.c | 21 +- thunk.c => linux-user/thunk.c | 0 linux-user/user-internals.h | 1 - linux-user/xtensa/cpu_loop.c | 4 +- linux-user/xtensa/signal.c | 4 +- meson.build | 60 +- pc-bios/README | 2 +- pc-bios/meson.build | 2 +- pc-bios/slof.bin | Bin 991744 -> 991920 bytes qemu-keymap.c | 1 + roms/SLOF | 2 +- scripts/checkpatch.pl | 5 + target/i386/kvm/kvm.c | 2 +- target/ppc/cpu-models.c | 34 - target/ppc/cpu-models.h | 19 - target/ppc/cpu-qom.h | 12 +- target/ppc/cpu.c | 2 +- target/ppc/cpu.h | 63 +- target/ppc/cpu_init.c | 658 +--- target/ppc/excp_helper.c | 95 +- target/ppc/fpu_helper.c | 593 ++-- target/ppc/helper.h | 29 +- target/ppc/helper_regs.c | 7 + target/ppc/insn32.decode | 54 +- target/ppc/meson.build | 1 + target/ppc/mmu_common.c | 60 +- target/ppc/mmu_helper.c | 32 - target/ppc/power8-pmu-regs.c.inc | 69 +- target/ppc/power8-pmu.c | 350 ++ target/ppc/power8-pmu.h | 26 + target/ppc/spr_tcg.h | 5 + target/ppc/translate.c | 104 +- target/ppc/translate/branch-impl.c.inc | 33 + target/ppc/translate/fp-impl.c.inc | 53 +- target/ppc/translate/vmx-impl.c.inc | 231 ++ target/ppc/translate/vsx-impl.c.inc | 55 +- target/ppc/translate/vsx-ops.c.inc | 5 - target/riscv/cpu.c | 28 +- target/riscv/cpu.h | 63 +- target/riscv/cpu_bits.h | 10 + target/riscv/cpu_helper.c | 39 +- target/riscv/csr.c | 63 +- target/riscv/fpu_helper.c | 197 +- target/riscv/gdbstub.c | 184 + target/riscv/helper.h | 464 ++- target/riscv/insn32.decode | 332 +- target/riscv/insn_trans/trans_rvv.c.inc | 2429 ++++++++----- target/riscv/insn_trans/trans_rvzfh.c.inc | 537 +++ target/riscv/internals.h | 40 +- target/riscv/translate.c | 93 +- target/riscv/vector_helper.c | 3601 ++++++++++---------- tests/qtest/fuzz-megasas-test.c | 30 + tests/qtest/ivshmem-test.c | 5 +- tests/qtest/libqos/ahci.c | 6 +- tests/qtest/libqos/qgraph.c | 2 +- tests/tcg/configure.sh | 4 +- tests/tcg/ppc64/Makefile.target | 1 + tests/tcg/ppc64le/Makefile.target | 1 + tests/tcg/ppc64le/mtfsf.c | 61 + tests/unit/meson.build | 2 +- 175 files changed, 8833 insertions(+), 5862 deletions(-) create mode 100644 bsd-user/special-errno.h create mode 100644 common-user/host/aarch64/safe-syscall.inc.S create mode 100644 common-user/host/arm/safe-syscall.inc.S create mode 100644 common-user/host/i386/safe-syscall.inc.S create mode 100644 common-user/host/mips/safe-syscall.inc.S create mode 100644 common-user/host/ppc64/safe-syscall.inc.S create mode 100644 common-user/host/riscv/safe-syscall.inc.S create mode 100644 common-user/host/s390x/safe-syscall.inc.S create mode 100644 common-user/host/sparc64/safe-syscall.inc.S rename {linux-user => common-user}/host/x86_64/safe-syscall.inc.S (81%) create mode 100644 common-user/meson.build create mode 100644 common-user/safe-syscall-error.c rename {linux-user => common-user}/safe-syscall.S (91%) create mode 100644 docs/specs/ppc-spapr-hcalls.rst delete mode 100644 docs/specs/ppc-spapr-hcalls.txt rename {linux-user => include/user}/safe-syscall.h (83%) delete mode 100644 linux-user/host/aarch64/hostdep.h delete mode 100644 linux-user/host/aarch64/safe-syscall.inc.S delete mode 100644 linux-user/host/arm/hostdep.h delete mode 100644 linux-user/host/arm/safe-syscall.inc.S delete mode 100644 linux-user/host/i386/hostdep.h delete mode 100644 linux-user/host/i386/safe-syscall.inc.S delete mode 100644 linux-user/host/ia64/hostdep.h delete mode 100644 linux-user/host/mips/hostdep.h delete mode 100644 linux-user/host/ppc/hostdep.h delete mode 100644 linux-user/host/ppc64/hostdep.h delete mode 100644 linux-user/host/ppc64/safe-syscall.inc.S delete mode 100644 linux-user/host/riscv/hostdep.h delete mode 100644 linux-user/host/riscv/safe-syscall.inc.S delete mode 100644 linux-user/host/s390/hostdep.h delete mode 100644 linux-user/host/s390x/hostdep.h delete mode 100644 linux-user/host/s390x/safe-syscall.inc.S delete mode 100644 linux-user/host/sparc/hostdep.h delete mode 100644 linux-user/host/sparc64/hostdep.h delete mode 100644 linux-user/host/x32/hostdep.h delete mode 100644 linux-user/host/x86_64/hostdep.h create mode 100644 linux-user/special-errno.h rename thunk.c => linux-user/thunk.c (100%) create mode 100644 target/ppc/power8-pmu.c create mode 100644 target/ppc/power8-pmu.h create mode 100644 target/ppc/translate/branch-impl.c.inc create mode 100644 target/riscv/insn_trans/trans_rvzfh.c.inc create mode 100644 tests/tcg/ppc64le/mtfsf.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

1
0
0 0

2025

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

Tcwg-commits December 2021