December 2021 - Tcwg-commits - lists.linaro.org

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_gcc_bootstrap/master-aarch64-bootstrap_debug updated (5ab88688f0 -> c3f340f752)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gcc_bootstrap/master-aarch64-bootstrap_debug in repository toolchain/ci/binutils-gdb. from 5ab88688f0 Typo fixes in binutils doc adds ca988435c6 gas/ELF: avoid below-base ref in obj_elf_parse_section_letters() adds 47f4115a1b x86: -mfence-as-lock-add=yes doesn't work for 16-bit mode adds ae47e3097e Obsolete m32c-rtems and m32r-rtems adds 8a7cd1ebd7 [AArch64] Fix typo in error messages adds 6d59be2c2c Automatic date update in version.in adds c3f340f752 gdbarch-components.py: change empty "params" tuples to empty lists No new revisions were added by this update. Summary of changes: bfd/config.bfd | 2 +- bfd/version.h | 2 +- gas/config/obj-elf.c | 24 +++++++++++------------- gas/config/tc-i386.c | 7 ++++++- gdb/gdbarch-components.py | 16 ++++++++-------- gdb/nat/aarch64-mte-linux-ptrace.c | 4 ++-- ld/configure.tgt | 4 ++-- 7 files changed, 31 insertions(+), 28 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

1
0
0 0

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_gcc_bootstrap/master-aarch64-bootstrap_debug updated (b95163d73 -> 959f0b7fe)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gcc_bootstrap/master-aarch64-bootstrap_debug in repository toolchain/ci/base-artifacts. discards b95163d73 0: update: binutils-gcc: 2 new 959f0b7fe 0: update: binutils-gcc: 2 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (b95163d73) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_gcc_bootstrap/master-aar [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log.xz | Bin 1500 -> 1544 bytes 02-prepare_abe/console.log.xz | Bin 2756 -> 2756 bytes 04-build_abe-binutils/console.log.xz | Bin 37932 -> 38040 bytes 05-build_abe-bootstrap_debug/console.log.xz | Bin 262816 -> 260712 bytes 06-check_regression/console.log.xz | Bin 416 -> 416 bytes 07-update_baseline/console.log | 36 ---------------------------- jenkins/manifest.sh | 12 +++++----- 7 files changed, 6 insertions(+), 42 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

1
0
0 0

[toolchain/ci/interesting-commits] branch linaro-local/ci/tcwg_bmk_gnu_tx1 updated (486dc7d -> d6b54bf)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk_gnu_tx1 in repository toolchain/ci/interesting-commits. from 486dc7d Add last-good 21423a1dfa079d4cd218f69d2fab9fe65a69fedb from h [...] new d6b54bf Add regression cc032ec1ecb34b006f42e170ccb9d76aa42fd8eb from [...] The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc | 1 + 1 file changed, 1 insertion(+) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

1
0
0 0

[toolchain/ci/interesting-commits] branch linaro-local/ci/tcwg_bmk_gnu_tx1 updated (d0137b0 -> 486dc7d)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk_gnu_tx1 in repository toolchain/ci/interesting-commits. from d0137b0 Add regression f18cbc1ee1f421a0dd79dc389bef9a23dd4a761d from [...] new 486dc7d Add last-good 21423a1dfa079d4cd218f69d2fab9fe65a69fedb from h [...] The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc | 1 + 1 file changed, 1 insertion(+) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

1
0
0 0

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_gcc_check/master-aarch64 updated (7c6ae994fb5 -> aa17859b685)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gcc_check/master-aarch64 in repository toolchain/ci/gcc. from 7c6ae994fb5 config: Add check whether D compiler works (PR103528) adds aa17859b685 Daily bump. No new revisions were added by this update. Summary of changes: ChangeLog | 8 ++++++++ config/ChangeLog | 5 +++++ gcc/ChangeLog | 42 ++++++++++++++++++++++++++++++++++++++++++ gcc/DATESTAMP | 2 +- gcc/testsuite/ChangeLog | 20 ++++++++++++++++++++ libphobos/ChangeLog | 4 ++++ 6 files changed, 80 insertions(+), 1 deletion(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

1
0
0 0

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_gcc_check/master-aarch64 updated (6d59be2c2c -> c3f340f752)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gcc_check/master-aarch64 in repository toolchain/ci/binutils-gdb. from 6d59be2c2c Automatic date update in version.in adds c3f340f752 gdbarch-components.py: change empty "params" tuples to empty lists No new revisions were added by this update. Summary of changes: gdb/gdbarch-components.py | 16 ++++++++-------- 1 file changed, 8 insertions(+), 8 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

1
0
0 0

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_gcc_check/master-aarch64 updated (bd0442c41 -> 1270179c3)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gcc_check/master-aarch64 in repository toolchain/ci/base-artifacts. discards bd0442c41 0: update: binutils-gcc: 1 new 1270179c3 0: update: binutils-gcc: 1 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (bd0442c41) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_gcc_check/master-aarch64 [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log.xz | Bin 1536 -> 1524 bytes 02-prepare_abe/console.log.xz | Bin 2752 -> 2756 bytes 03-build_abe-binutils/console.log.xz | Bin 38348 -> 38716 bytes 04-build_abe-gcc/console.log.xz | Bin 202696 -> 203264 bytes 05-build_abe-dejagnu/console.log.xz | Bin 3888 -> 3840 bytes 06-build_abe-check_gcc/console.log.xz | Bin 2584 -> 2396 bytes 07-check_regression/console.log.xz | Bin 3036 -> 3004 bytes 07-check_regression/fails.sum | 5 +- 07-check_regression/results.compare | 26 +- 07-check_regression/results.compare2 | 26 +- 07-check_regression/results.regressions | 26 +- 08-update_baseline/console.log | 484 ++-- 08-update_baseline/fails.sum | 5 +- 08-update_baseline/results.compare | 26 +- 08-update_baseline/results.compare2 | 26 +- 08-update_baseline/results.regressions | 26 +- jenkins/manifest.sh | 12 +- sumfiles/g++.log.xz | Bin 3439308 -> 3438000 bytes sumfiles/g++.sum | 118 +- sumfiles/gcc.log.xz | Bin 2986056 -> 2940864 bytes sumfiles/gcc.sum | 4642 +++++++++++++++---------------- sumfiles/gfortran.log.xz | Bin 879052 -> 880624 bytes sumfiles/gfortran.sum | 46 +- sumfiles/libatomic.log.xz | Bin 2188 -> 2188 bytes sumfiles/libatomic.sum | 4 +- sumfiles/libgomp.log.xz | Bin 175784 -> 175540 bytes sumfiles/libgomp.sum | 16 +- sumfiles/libitm.log.xz | Bin 2548 -> 2552 bytes sumfiles/libitm.sum | 6 +- sumfiles/libstdc++.log.xz | Bin 423308 -> 431320 bytes sumfiles/libstdc++.sum | 10 +- 31 files changed, 2756 insertions(+), 2748 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

1
0
0 0

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_gcc_check_bootstrap/master-arm-check_bootstrap updated (51a24e4a984 -> aa17859b685)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gcc_check_bootstrap/master-arm-check_bootstrap in repository toolchain/ci/gcc. from 51a24e4a984 Don't move cold code out of loop by checking bb count adds 6fad101f306 config.sub: change mode to 755. adds d22907975b2 i386: Add missing BMI intrinsic to align with clang adds 0c3fc06c300 libphobos: Add power*-*-freebsd* as supported target adds 7c6ae994fb5 config: Add check whether D compiler works (PR103528) adds aa17859b685 Daily bump. No new revisions were added by this update. Summary of changes: ChangeLog | 8 +++++++ config.sub | 0 config/ChangeLog | 5 +++++ config/acx.m4 | 13 +++++++++++ configure | 19 ++++++++++++++++ gcc/ChangeLog | 42 +++++++++++++++++++++++++++++++++++ gcc/DATESTAMP | 2 +- gcc/config/i386/bmiintrin.h | 18 +++++++++++++++ gcc/testsuite/ChangeLog | 20 +++++++++++++++++ gcc/testsuite/gcc.target/i386/bmi-1.c | 8 ++++++- gcc/testsuite/gcc.target/i386/bmi-2.c | 8 ++++++- gcc/testsuite/gcc.target/i386/bmi-3.c | 8 ++++++- libphobos/ChangeLog | 4 ++++ libphobos/configure.tgt | 3 +++ 14 files changed, 154 insertions(+), 4 deletions(-) mode change 100644 => 100755 config.sub -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

1
0
0 0

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_gcc_check_bootstrap/master-arm-check_bootstrap updated (443279aa9c -> c3f340f752)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gcc_check_bootstrap/master-arm-check_bootstrap in repository toolchain/ci/binutils-gdb. from 443279aa9c Automatic date update in version.in adds 5ab88688f0 Typo fixes in binutils doc adds ca988435c6 gas/ELF: avoid below-base ref in obj_elf_parse_section_letters() adds 47f4115a1b x86: -mfence-as-lock-add=yes doesn't work for 16-bit mode adds ae47e3097e Obsolete m32c-rtems and m32r-rtems adds 8a7cd1ebd7 [AArch64] Fix typo in error messages adds 6d59be2c2c Automatic date update in version.in adds c3f340f752 gdbarch-components.py: change empty "params" tuples to empty lists No new revisions were added by this update. Summary of changes: bfd/config.bfd | 2 +- bfd/version.h | 2 +- binutils/doc/binutils.texi | 8 ++++---- gas/config/obj-elf.c | 24 +++++++++++------------- gas/config/tc-i386.c | 7 ++++++- gdb/gdbarch-components.py | 16 ++++++++-------- gdb/nat/aarch64-mte-linux-ptrace.c | 4 ++-- ld/configure.tgt | 4 ++-- 8 files changed, 35 insertions(+), 32 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

1
0
0 0

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_gcc_check_bootstrap/master-arm-check_bootstrap updated (cabad892a -> a01c8587b)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gcc_check_bootstrap/master-arm-check_bootstrap in repository toolchain/ci/base-artifacts. discards cabad892a 0: update: binutils-gcc: 1 new a01c8587b 0: update: binutils-gcc: 1 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (cabad892a) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_gcc_check_bootstrap/mast [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log.xz | Bin 1552 -> 1548 bytes 02-prepare_abe/console.log.xz | Bin 2748 -> 2752 bytes 03-build_abe-binutils/console.log.xz | Bin 51936 -> 51136 bytes 04-build_abe-bootstrap/console.log.xz | Bin 464264 -> 464576 bytes 05-build_abe-dejagnu/console.log.xz | Bin 3804 -> 3800 bytes 06-build_abe-check_bootstrap/console.log.xz | Bin 3844 -> 2328 bytes 07-check_regression/console.log.xz | Bin 4104 -> 2768 bytes 07-check_regression/extra-bisect-params | 1 - 07-check_regression/fails.sum | 11 - 07-check_regression/results.compare | 40 +- 07-check_regression/results.compare2 | 121 +- 07-check_regression/results.regressions | 46 - 08-update_baseline/console.log | 428 +-- 08-update_baseline/extra-bisect-params | 1 - 08-update_baseline/fails.sum | 11 - 08-update_baseline/results.compare | 40 +- 08-update_baseline/results.compare2 | 121 +- 08-update_baseline/results.regressions | 46 - jenkins/manifest.sh | 12 +- sumfiles/g++.log.xz | Bin 2781344 -> 2791956 bytes sumfiles/g++.sum | 138 +- sumfiles/gcc.log.xz | Bin 2444280 -> 2417424 bytes sumfiles/gcc.sum | 4550 +++++++++++++-------------- sumfiles/gfortran.log.xz | Bin 938064 -> 921140 bytes sumfiles/gfortran.sum | 46 +- sumfiles/libatomic.log.xz | Bin 2308 -> 2304 bytes sumfiles/libatomic.sum | 4 +- sumfiles/libgomp.log.xz | Bin 180376 -> 180400 bytes sumfiles/libgomp.sum | 16 +- sumfiles/libitm.log.xz | Bin 2724 -> 2724 bytes sumfiles/libitm.sum | 6 +- sumfiles/libstdc++.log.xz | Bin 467116 -> 465572 bytes sumfiles/libstdc++.sum | 10 +- 33 files changed, 2604 insertions(+), 3044 deletions(-) delete mode 100644 07-check_regression/extra-bisect-params delete mode 100644 07-check_regression/fails.sum delete mode 100644 07-check_regression/results.regressions delete mode 100644 08-update_baseline/extra-bisect-params delete mode 100644 08-update_baseline/fails.sum delete mode 100644 08-update_baseline/results.regressions -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

1
0
0 0

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_gcc_bootstrap/master-arm-bootstrap_profiled updated (c9c466ea33d -> 0c3fc06c300)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gcc_bootstrap/master-arm-bootstrap_profiled in repository toolchain/ci/gcc. from c9c466ea33d x86_64: Improve code expanded for highpart multiplications. adds 7d5d5032c72 Fix static array size in gcc.dg/vect/vect-simd-20.c adds b3f58f87d78 d: Merge upstream dmd ad8412530, druntime fd9a4544, phobos [...] adds ab85331c582 c++: memfn lookup consistency in incomplete-class ctx adds 72c68d7ad90 i386: Fix <sse2p4_1>_pinsr<ssemodesuffix> and its splitters [...] adds bb42d680d5c Update cpplib es.po adds 7631a4d1de0 Daily bump. adds 460d53f816f rs6000: Replace UNSPECS with ss_plus/us_plus and ss_minus/us_minus adds 46bfe1b0e11 Fix incorrect loop exit edge probability [PR103270] adds cd5ae148c47 Fix loop split incorrect count and probability adds 51a24e4a984 Don't move cold code out of loop by checking bb count adds 6fad101f306 config.sub: change mode to 755. adds d22907975b2 i386: Add missing BMI intrinsic to align with clang adds 0c3fc06c300 libphobos: Add power*-*-freebsd* as supported target No new revisions were added by this update. Summary of changes: config.sub | 0 gcc/ChangeLog | 41 +++++ gcc/DATESTAMP | 2 +- gcc/config/i386/bmiintrin.h | 18 +++ gcc/config/i386/sse.md | 31 +--- gcc/config/rs6000/altivec.md | 29 ++-- gcc/cp/ChangeLog | 19 +++ gcc/cp/call.c | 1 + gcc/cp/cp-tree.h | 5 + gcc/cp/pt.c | 91 ++++++++++- gcc/cp/search.c | 4 + gcc/d/ChangeLog | 7 + gcc/d/dmd/MERGE | 2 +- gcc/d/dmd/canthrow.d | 16 ++ gcc/d/dmd/dcast.d | 73 ++++----- gcc/d/dmd/dinterpret.d | 41 +++++ gcc/d/dmd/dsymbol.d | 16 +- gcc/d/dmd/dsymbolsem.d | 24 ++- gcc/d/dmd/expressionsem.d | 26 ++- gcc/d/dmd/id.d | 3 + gcc/d/dmd/initsem.d | 106 ++++++------ gcc/d/dmd/nogc.d | 14 ++ gcc/d/dmd/semantic3.d | 3 +- gcc/d/dmd/tokens.d | 26 +-- gcc/d/dmd/tokens.h | 11 +- gcc/d/dmd/typesem.d | 178 ++++++++++----------- gcc/d/expr.cc | 12 +- gcc/d/runtime.def | 2 - gcc/jit/ChangeLog | 8 + gcc/predict.c | 10 +- gcc/testsuite/ChangeLog | 36 +++++ gcc/testsuite/g++.dg/lookup/memfn1.C | 16 ++ gcc/testsuite/g++.dg/template/non-dependent16b.C | 37 +++++ gcc/testsuite/gcc.dg/pr103270.c | 19 +++ gcc/testsuite/gcc.dg/tree-ssa/recip-3.c | 2 +- gcc/testsuite/gcc.dg/tree-ssa/ssa-lim-19.c | 29 ++++ gcc/testsuite/gcc.dg/tree-ssa/ssa-lim-20.c | 25 +++ gcc/testsuite/gcc.dg/tree-ssa/ssa-lim-21.c | 35 ++++ gcc/testsuite/gcc.dg/tree-ssa/ssa-lim-22.c | 32 ++++ gcc/testsuite/gcc.dg/tree-ssa/ssa-lim-23.c | 21 +++ gcc/testsuite/gcc.dg/vect/vect-simd-20.c | 2 +- gcc/testsuite/gcc.target/i386/bmi-1.c | 8 +- gcc/testsuite/gcc.target/i386/bmi-2.c | 8 +- gcc/testsuite/gcc.target/i386/bmi-3.c | 8 +- gcc/testsuite/gdc.test/compilable/test22593.d | 13 ++ gcc/testsuite/gdc.test/fail_compilation/ice17074.d | 12 +- .../gdc.test/fail_compilation/test22593.d | 23 +++ gcc/tree-ssa-loop-im.c | 152 +++++++++++++++++- gcc/tree-ssa-loop-split.c | 85 +++++++++- libcpp/po/ChangeLog | 4 + libcpp/po/es.po | 45 ++---- libphobos/ChangeLog | 5 + libphobos/configure.tgt | 3 + libphobos/libdruntime/MERGE | 2 +- libphobos/libdruntime/core/builtins.d | 48 +++++- libphobos/libdruntime/core/lifetime.d | 20 +-- libphobos/libdruntime/core/sys/linux/sched.d | 3 + libphobos/libdruntime/object.d | 30 +++- libphobos/src/MERGE | 2 +- libphobos/src/std/format/write.d | 23 +++ libphobos/src/std/range/interfaces.d | 9 ++ libphobos/src/std/typecons.d | 2 +- 62 files changed, 1208 insertions(+), 370 deletions(-) mode change 100644 => 100755 config.sub create mode 100644 gcc/testsuite/g++.dg/lookup/memfn1.C create mode 100644 gcc/testsuite/g++.dg/template/non-dependent16b.C create mode 100644 gcc/testsuite/gcc.dg/pr103270.c create mode 100644 gcc/testsuite/gcc.dg/tree-ssa/ssa-lim-19.c create mode 100644 gcc/testsuite/gcc.dg/tree-ssa/ssa-lim-20.c create mode 100644 gcc/testsuite/gcc.dg/tree-ssa/ssa-lim-21.c create mode 100644 gcc/testsuite/gcc.dg/tree-ssa/ssa-lim-22.c create mode 100644 gcc/testsuite/gcc.dg/tree-ssa/ssa-lim-23.c create mode 100644 gcc/testsuite/gdc.test/compilable/test22593.d create mode 100644 gcc/testsuite/gdc.test/fail_compilation/test22593.d -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

1
0
0 0

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_gcc_bootstrap/master-arm-bootstrap_profiled updated (b0715493df -> ae47e3097e)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gcc_bootstrap/master-arm-bootstrap_profiled in repository toolchain/ci/binutils-gdb. from b0715493df Remove puts_debug adds 6bebf813ac Remove print_spaces adds 443279aa9c Automatic date update in version.in adds 5ab88688f0 Typo fixes in binutils doc adds ca988435c6 gas/ELF: avoid below-base ref in obj_elf_parse_section_letters() adds 47f4115a1b x86: -mfence-as-lock-add=yes doesn't work for 16-bit mode adds ae47e3097e Obsolete m32c-rtems and m32r-rtems No new revisions were added by this update. Summary of changes: bfd/config.bfd | 2 +- bfd/version.h | 2 +- binutils/doc/binutils.texi | 8 ++++---- gas/config/obj-elf.c | 24 +++++++++++------------- gas/config/tc-i386.c | 7 ++++++- gdb/cli-out.c | 2 +- gdb/compile/compile-loc2c.c | 2 +- gdb/dwarf2/read.c | 32 ++++++++++++++------------------ gdb/symmisc.c | 6 +++--- gdb/utils.c | 6 ------ gdb/utils.h | 2 -- ld/configure.tgt | 4 ++-- 12 files changed, 44 insertions(+), 53 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

1
0
0 0

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_gcc_bootstrap/master-arm-bootstrap_profiled updated (f63013bf1 -> 1e86ac330)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gcc_bootstrap/master-arm-bootstrap_profiled in repository toolchain/ci/base-artifacts. discards f63013bf1 0: update: binutils-gcc: 2 new 1e86ac330 0: update: binutils-gcc: 2 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (f63013bf1) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_gcc_bootstrap/master-arm [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log.xz | Bin 1572 -> 1540 bytes 02-prepare_abe/console.log.xz | Bin 2780 -> 2756 bytes 04-build_abe-binutils/console.log.xz | Bin 53384 -> 52616 bytes 05-build_abe-bootstrap_profiled/console.log.xz | Bin 936168 -> 939024 bytes 06-check_regression/console.log.xz | Bin 420 -> 416 bytes 07-update_baseline/console.log | 16 ++++++++-------- jenkins/manifest.sh | 12 ++++++------ 7 files changed, 14 insertions(+), 14 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

1
0
0 0

[toolchain/ci/qemu] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-lts-allnoconfig updated (90978e15bc -> 8c5f94cd41)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-lts-allnoconfig in repository toolchain/ci/qemu. from 90978e15bc Merge tag 'trivial-branch-for-7.0-pull-request' of https://g [...] adds ba7c60c203 configure: make $targetos lowercase, use windows instead of MINGW32 adds 65eff01bcf configure: move target detection before CPU detection adds e4da0e39df configure: unify two case statements on $cpu adds d8ff892dc2 configure: unify ppc64 and ppc64le adds 4da270be1c configure: unify x86_64 and x32 adds ffb91f68b1 meson: rename "arch" variable adds 823eb01345 configure, meson: move ARCH to meson.build adds 0f457147f4 configure: remove unnecessary symlinks adds 5dce7b8d8c configure: remove DIRS adds 7a82413dbd meson: reenable test-fdmon-epoll adds ad5439bb53 cpu: remove unnecessary #ifdef CONFIG_TCG adds b20a7ee6f0 meson: add "check" argument to run_command adds 7a3ce79c06 hw/scsi: Fix scsi_bus_init_named() docstring adds 97a2b074d1 hw/scsi/megasas: Fails command if SGL buffer overflows adds 08c34c642d tests/qtest/fuzz-megasas-test: Add test for GitLab issue #521 adds 5a3a2eb3b1 hw/i386/vmmouse: Require 'i8042' property to be set adds 212a33d3b0 Merge tag 'for-upstream' of https://gitlab.com/bonzini/qemu [...] adds 915f77b211 target/riscv: zfh: half-precision load and store adds 00c1899f12 target/riscv: zfh: half-precision computational adds 7b03c8e5b5 target/riscv: zfh: half-precision convert and move adds 11f9c450a6 target/riscv: zfh: half-precision floating-point compare adds 6bc6fc96d1 target/riscv: zfh: half-precision floating-point classify adds 13fb8c7b42 target/riscv: zfh: add Zfh cpu property adds 2d258b428b target/riscv: zfh: implement zfhmin extension adds e523773040 target/riscv: zfh: add Zfhmin cpu property adds 9ec6622db3 target/riscv: drop vector 0.7.1 and add 1.0 support adds 52561f2a80 target/riscv: Use FIELD_EX32() to extract wd field adds 61b4b69d12 target/riscv: rvv-1.0: add mstatus VS field adds c36b2f1a4d target/riscv: rvv-1.0: set mstatus.SD bit if mstatus.VS is dirty adds 89a81e376a target/riscv: rvv-1.0: add sstatus VS field adds 7b07a37c2c target/riscv: rvv-1.0: introduce writable misa.v field adds 8e1ee1fb57 target/riscv: rvv-1.0: add translation-time vector context status adds 9bd291f6e3 target/riscv: rvv-1.0: remove rvv related codes from fcsr registers adds 4594fa5a96 target/riscv: rvv-1.0: add vcsr register adds 2e56505475 target/riscv: rvv-1.0: add vlenb register adds 6bc3dfa96d target/riscv: rvv-1.0: check MSTATUS_VS when accessing vecto [...] adds f9298de514 target/riscv: rvv-1.0: remove MLEN calculations adds 33f1beaf12 target/riscv: rvv-1.0: add fractional LMUL adds 3479a814e4 target/riscv: rvv-1.0: add VMA and VTA adds f31dacd720 target/riscv: rvv-1.0: update check functions adds ff64fc91d1 target/riscv: introduce more imm value modes in translator f [...] adds 9b4a40a786 target/riscv: rvv:1.0: add translation-time nan-box helper function adds 57a2d89a82 target/riscv: rvv-1.0: remove amo operations instructions adds d9b7609a1f target/riscv: rvv-1.0: configure instructions adds 79556fb6fa target/riscv: rvv-1.0: stride load and store instructions adds 08b9d0ed4a target/riscv: rvv-1.0: index load and store instructions adds 83fcd573b1 target/riscv: rvv-1.0: fix address index overflow bug of ind [...] adds d3e5e2ff4f target/riscv: rvv-1.0: fault-only-first unit stride load adds 30206bd842 target/riscv: rvv-1.0: load/store whole register instructions adds 5a9f8e1552 target/riscv: rvv-1.0: update vext_max_elems() for load/store insns adds a689a82b7f target/riscv: rvv-1.0: take fractional LMUL into vector max [...] adds 20f2079acf target/riscv: rvv-1.0: floating-point square-root instruction adds 0676d8e3dc target/riscv: rvv-1.0: floating-point classify instructions adds 0014aa741d target/riscv: rvv-1.0: count population in mask instruction adds d71a24fc82 target/riscv: rvv-1.0: find-first-set mask bit instruction adds 40c1495d69 target/riscv: rvv-1.0: set-X-first mask bit instructions adds ee17eaa120 target/riscv: rvv-1.0: iota instruction adds f4f47e04de target/riscv: rvv-1.0: element index instruction adds 308ee80578 target/riscv: rvv-1.0: allow load element with sign-extended adds 50bfb45b2c target/riscv: rvv-1.0: register gather instructions adds dedc53cbc9 target/riscv: rvv-1.0: integer scalar move instructions adds c4b3e46f00 target/riscv: rvv-1.0: floating-point move instruction adds 5c4eb8fb56 target/riscv: rvv-1.0: floating-point scalar move instructions adds 6b85975e11 target/riscv: rvv-1.0: whole register move instructions adds cd01340e75 target/riscv: rvv-1.0: integer extension instructions adds 8b99a110f7 target/riscv: rvv-1.0: single-width averaging add and subtra [...] adds a75ae09f2a target/riscv: rvv-1.0: single-width bit shift instructions adds bb45485ad1 target/riscv: rvv-1.0: integer add-with-carry/subtract-with-borrow adds 7daa5852bc target/riscv: rvv-1.0: narrowing integer right shift instructions adds f51c3cf1fa target/riscv: rvv-1.0: widening integer multiply-add instructions adds d6be7a3504 target/riscv: rvv-1.0: single-width saturating add and subtr [...] adds 063f8bbca0 target/riscv: rvv-1.0: integer comparison instructions adds e70aa16e5e target/riscv: rvv-1.0: floating-point compare instructions adds 50f6696c0f target/riscv: rvv-1.0: mask-register logical instructions adds 6438ed61de target/riscv: rvv-1.0: slide instructions adds 8500d4ab2e target/riscv: rvv-1.0: floating-point slide instructions adds a70b3a73e7 target/riscv: rvv-1.0: narrowing fixed-point clip instructions adds 08b60eebc4 target/riscv: rvv-1.0: single-width floating-point reduction adds b8dd99f2d1 target/riscv: rvv-1.0: widening floating-point reduction ins [...] adds 74eb7834bc target/riscv: rvv-1.0: single-width scaling shift instructions adds a12c812d19 target/riscv: rvv-1.0: remove widening saturating scaled mul [...] adds e29c5cefd8 target/riscv: rvv-1.0: remove vmford.vv and vmford.vf adds c3536f2f55 target/riscv: rvv-1.0: remove integer extract instruction adds 49c5611a97 target/riscv: rvv-1.0: floating-point min/max instructions adds 986c895de1 target/riscv: introduce floating-point rounding mode enum adds 900da87ab9 target/riscv: rvv-1.0: floating-point/integer type-convert i [...] adds 3ce4c09df7 target/riscv: rvv-1.0: widening floating-point/integer type-convert adds 75804f7131 target/riscv: add "set round to odd" rounding mode helper function adds ff679b58e3 target/riscv: rvv-1.0: narrowing floating-point/integer type [...] adds 8a4b52575a target/riscv: rvv-1.0: relax RV_VLEN_MAX to 1024-bits adds f714361ed7 target/riscv: rvv-1.0: implement vstart CSR adds d6c4d3f2a6 target/riscv: rvv-1.0: trigger illegal instruction exception [...] adds 719d3561b2 target/riscv: gdb: support vector registers for rv64 & rv32 adds e848a1e563 target/riscv: rvv-1.0: floating-point reciprocal square-root [...] adds 55c35407c3 target/riscv: rvv-1.0: floating-point reciprocal estimate in [...] adds 6b5c8eb3e7 target/riscv: rvv-1.0: rename r2_zimm to r2_zimm11 adds 34a2c2d81a target/riscv: rvv-1.0: add vsetivli instruction adds 5c89e9c096 target/riscv: rvv-1.0: add evl parameter to vext_ldst_us() adds 26086aea0d target/riscv: rvv-1.0: add vector unit-stride mask load/store insns adds 9c0d2559de target/riscv: rvv-1.0: rename vmandnot.mm and vmornot.mm to [...] adds 45ca2ca6bd target/riscv: rvv-1.0: update opivv_vadc_check() comment adds cc13aa3614 target/riscv: rvv-1.0: Add ELEN checks for widening and narr [...] adds a7cad953fa riscv: Set 5.4 as minimum kernel version for riscv32 adds 0643c12e4b target/riscv: Enable bitmanip Zb[abcs] instructions adds 7e322a7f23 hw/riscv: Use load address rather than entry point for fw_dy [...] adds c7d773ae49 Merge tag 'pull-riscv-to-apply-20211220-1' of github.com:ali [...] adds b9d2af3c62 linux-user: Untabify all safe-syscall.inc.S adds a3310c0397 linux-user: Move syscall error detection into safe_syscall_base adds 4542adef5b linux-user/host/mips: Add safe-syscall.inc.S adds 95c021dac8 linux-user/host/sparc64: Add safe-syscall.inc.S adds 0a7e01904d linux-user: Remove HAVE_SAFE_SYSCALL and hostdep.h adds af254a2792 linux-user: Rename TARGET_ERESTARTSYS to QEMU_ERESTARTSYS adds ea8ee3ee93 bsd-user: Rename TARGET_ERESTARTSYS to QEMU_ERESTARTSYS adds 57a0c9384c linux-user: Rename TARGET_QEMU_ESIGRETURN to QEMU_ESIGRETURN adds 5da4063f64 linux-user: Create special-errno.h adds 2ac16d01e3 bsd-user: Create special-errno.h adds bbf15aaf7c common-user: Move safe-syscall.* from linux-user adds 5bfd125ec8 common-user: Adjust system call return on FreeBSD adds ff9c1e5500 linux-user: Move thunk.c from top-level adds 4d06bb4e03 meson: Move linux_user_ss to linux-user/ adds 3363615a65 meson: Move bsd_user_ss to bsd-user/ adds 2bf40d0841 Merge tag 'pull-user-20211220' of https://gitlab.com/rth7680 [...] adds ddece46576 ui/vdagent: add CHECK_SPICE_PROTOCOL_VERSION adds 5912745288 ui/vdagent: replace #if 0 with protocol version check adds 1b17f1e9f9 ui: generalize clipboard notifier adds 835f69f4e6 ui/vdagent: add serial capability support adds 349504e5a1 ui/clipboard: add qemu_clipboard_check_serial() adds 505dbf9b99 ui/clipboard: add a clipboard reset serial event adds 8f5f1ea0c0 hw/display: report an error if virgl initialization failed adds 46e4609e33 virtio-gpu: use VIRTIO_GPU_RESOURCE_FLAG_Y_0_TOP adds ca19ef5299 ui: do not delay further remote resize adds 4f41814991 ui: factor out qemu_console_set_display_gl_ctx() adds ac32b2fff1 ui: associate GL context outside of display listener registration adds a4ddc31417 ui: make gl_block use a counter adds a9b1e471e1 ui: add a gl-unblock warning timer adds f6413cbfd0 ui: simplify gl unblock & flush adds 7cc712e986 ui: dispatch GL events to all listeners adds 5e79d516e8 ui: split the GL context in a different object adds f6ef71bded ui: move qemu_spice_fill_device_address to ui/util.c adds ebced09185 console: save current scanout details adds 20f19713ef scripts: teach modinfo to skip non-C sources adds 2668dc7b5d docs/sphinx: add sphinx modules to include D-Bus documentation adds 61534882e7 backends: move dbus-vmstate1.xml to backends/ adds d2f25776ca docs: move D-Bus VMState documentation to source XML adds ef20c5ba08 docs: add dbus-display documentation adds d83acfd013 build-sys: set glib dependency version adds 142ca628a7 ui: add a D-Bus display backend adds 99997823bb ui/dbus: add p2p=on/off option adds 2c7294d72c tests/qtests: add qtest_qmp_add_client() adds b4dd5b6a60 tests: start dbus-display-test adds 739362d420 audio: add "dbus" audio backend adds ff1a5810f6 ui/dbus: add clipboard interface adds 1b87751fb1 chardev: teach socket to accept no addresses adds fa670c808a chardev: make socket derivable adds 4085b87ff0 option: add g_auto for QemuOpts adds 3e301c8d7e ui/dbus: add chardev backend & interface adds 7f767ca35e ui/dbus: register D-Bus VC handler adds 89f4df9595 MAINTAINERS: update D-Bus section adds 5316e12bb2 Merge tag 'dbus-pull-request' of https://gitlab.com/marcandr [...] adds e788cd2972 elf: Add machine type value for LoongArch adds afa33258f3 MAINTAINERS: Add tcg/loongarch64 entry with myself as maintainer adds 6cb14e4de2 tcg/loongarch64: Add the tcg-target.h file adds 71bb0283f5 tcg/loongarch64: Add generated instruction opcodes and encod [...] adds 1bcfbf03df tcg/loongarch64: Add register names, allocation order and in [...] adds ba0cdd8040 tcg/loongarch64: Define the operand constraints adds bf8c1c8140 tcg/loongarch64: Implement necessary relocation operations adds fae2361dc9 tcg/loongarch64: Implement the memory barrier op adds dacc51720d tcg/loongarch64: Implement tcg_out_mov and tcg_out_movi adds e3b15766b9 tcg/loongarch64: Implement goto_ptr adds 6be08fcfc3 tcg/loongarch64: Implement sign-/zero-extension ops adds 97b2fafbf7 tcg/loongarch64: Implement not/and/or/xor/nor/andc/orc ops adds 7257809f62 tcg/loongarch64: Implement deposit/extract ops adds 4ab2aff0db tcg/loongarch64: Implement bswap{16,32,64} ops adds fde6930160 tcg/loongarch64: Implement clz/ctz ops adds a164010b05 tcg/loongarch64: Implement shl/shr/sar/rotl/rotr ops adds 39f54ce5c4 tcg/loongarch64: Implement add/sub ops adds ff13c19689 tcg/loongarch64: Implement mul/mulsh/muluh/div/divu/rem/remu ops adds 94505c02f4 tcg/loongarch64: Implement br/brcond ops adds 9ee775cf29 tcg/loongarch64: Implement setcond ops adds a26d99d72f tcg/loongarch64: Implement tcg_out_call adds 251ebcd812 tcg/loongarch64: Implement simple load/store ops adds d3a1727c19 tcg/loongarch64: Add softmmu load/store helpers, implement q [...] adds 697a598059 tcg/loongarch64: Implement tcg_target_qemu_prologue adds 30d420e4d3 tcg/loongarch64: Implement exit_tb/goto_tb adds 8df89cf0ae tcg/loongarch64: Implement tcg_target_init adds a9ae47486a tcg/loongarch64: Register the JIT adds 6016b7b46e common-user: Add safe syscall handling for loongarch64 hosts adds ad812c3bd6 linux-user: Implement CPU-specific signal handler for loonga [...] adds dfcf900ba6 configure, meson.build: Mark support for loongarch64 hosts adds 8c5f94cd41 Merge tag 'pull-loong-20211221-2' of https://gitlab.com/rth7 [...] No new revisions were added by this update. Summary of changes: MAINTAINERS | 18 +- audio/audio.c | 1 + audio/audio_int.h | 7 + audio/audio_template.h | 2 + audio/dbusaudio.c | 654 ++++ audio/meson.build | 6 + audio/trace-events | 5 + backends/dbus-vmstate1.xml | 52 + bsd-user/errno_defs.h | 6 +- bsd-user/meson.build | 6 + bsd-user/special-errno.h | 24 + chardev/char-socket.c | 72 +- common-user/host/aarch64/safe-syscall.inc.S | 88 + common-user/host/arm/safe-syscall.inc.S | 108 + common-user/host/i386/safe-syscall.inc.S | 126 + common-user/host/loongarch64/safe-syscall.inc.S | 90 + common-user/host/mips/safe-syscall.inc.S | 148 + common-user/host/ppc64/safe-syscall.inc.S | 94 + common-user/host/riscv/safe-syscall.inc.S | 79 + common-user/host/s390x/safe-syscall.inc.S | 98 + common-user/host/sparc64/safe-syscall.inc.S | 89 + .../host/x86_64/safe-syscall.inc.S | 42 +- common-user/meson.build | 6 + common-user/safe-syscall-error.c | 25 + {linux-user => common-user}/safe-syscall.S | 5 +- configure | 259 +- cpu.c | 5 - docs/conf.py | 8 + docs/interop/dbus-display.rst | 31 + docs/interop/dbus-vmstate.rst | 52 +- docs/interop/dbus.rst | 2 + docs/interop/index.rst | 1 + docs/meson.build | 6 +- docs/sphinx/dbusdoc.py | 166 + docs/sphinx/dbusdomain.py | 406 +++ docs/sphinx/dbusparser.py | 373 ++ docs/sphinx/fakedbusdoc.py | 25 + hw/display/qxl.c | 7 +- hw/display/vhost-user-gpu.c | 2 +- hw/display/virtio-gpu-base.c | 5 +- hw/display/virtio-gpu-virgl.c | 3 +- hw/display/virtio-vga.c | 11 - hw/i386/vmmouse.c | 4 + hw/riscv/boot.c | 13 +- hw/scsi/megasas.c | 1 + include/chardev/char-socket.h | 86 + include/elf.h | 2 + include/exec/cpu-all.h | 2 - include/hw/scsi/scsi.h | 2 +- include/qemu/cutils.h | 5 + include/qemu/dbus.h | 24 + include/qemu/option.h | 2 + include/ui/clipboard.h | 55 +- include/ui/console.h | 70 +- include/ui/dbus-display.h | 17 + include/ui/dbus-module.h | 11 + include/ui/egl-context.h | 6 +- include/ui/gtk.h | 11 +- include/ui/sdl2.h | 7 +- include/ui/spice-display.h | 5 +- {linux-user => include/user}/safe-syscall.h | 37 +- linux-user/aarch64/cpu_loop.c | 4 +- linux-user/aarch64/signal.c | 4 +- linux-user/alpha/cpu_loop.c | 4 +- linux-user/alpha/signal.c | 8 +- linux-user/arm/cpu_loop.c | 4 +- linux-user/arm/signal.c | 8 +- linux-user/cpu_loop-common.h | 1 + linux-user/cris/cpu_loop.c | 4 +- linux-user/cris/signal.c | 4 +- linux-user/generic/target_errno_defs.h | 17 - linux-user/hexagon/cpu_loop.c | 4 +- linux-user/hexagon/signal.c | 2 +- linux-user/host/aarch64/hostdep.h | 18 - linux-user/host/aarch64/safe-syscall.inc.S | 75 - linux-user/host/arm/hostdep.h | 18 - linux-user/host/arm/safe-syscall.inc.S | 90 - linux-user/host/i386/hostdep.h | 18 - linux-user/host/i386/safe-syscall.inc.S | 100 - linux-user/host/ia64/hostdep.h | 15 - linux-user/host/loongarch64/host-signal.h | 87 + linux-user/host/mips/hostdep.h | 15 - linux-user/host/ppc/hostdep.h | 15 - linux-user/host/ppc64/hostdep.h | 18 - linux-user/host/ppc64/safe-syscall.inc.S | 96 - linux-user/host/riscv/hostdep.h | 14 - linux-user/host/riscv/safe-syscall.inc.S | 77 - linux-user/host/s390/hostdep.h | 15 - linux-user/host/s390x/hostdep.h | 18 - linux-user/host/s390x/safe-syscall.inc.S | 90 - linux-user/host/sparc/hostdep.h | 15 - linux-user/host/sparc64/hostdep.h | 15 - linux-user/host/x32/hostdep.h | 15 - linux-user/host/x86_64/hostdep.h | 18 - linux-user/hppa/cpu_loop.c | 4 +- linux-user/hppa/signal.c | 4 +- linux-user/i386/cpu_loop.c | 12 +- linux-user/i386/signal.c | 8 +- linux-user/m68k/cpu_loop.c | 4 +- linux-user/m68k/signal.c | 8 +- linux-user/meson.build | 9 +- linux-user/microblaze/cpu_loop.c | 4 +- linux-user/microblaze/signal.c | 4 +- linux-user/mips/cpu_loop.c | 4 +- linux-user/mips/signal.c | 8 +- linux-user/openrisc/cpu_loop.c | 4 +- linux-user/ppc/cpu_loop.c | 4 +- linux-user/ppc/signal.c | 10 +- linux-user/riscv/cpu_loop.c | 4 +- linux-user/riscv/signal.c | 2 +- linux-user/riscv/target_syscall.h | 3 +- linux-user/s390x/cpu_loop.c | 4 +- linux-user/s390x/signal.c | 8 +- linux-user/sh4/cpu_loop.c | 4 +- linux-user/sh4/signal.c | 8 +- linux-user/signal-common.h | 4 +- linux-user/signal.c | 10 +- linux-user/sparc/cpu_loop.c | 2 +- linux-user/sparc/signal.c | 8 +- linux-user/special-errno.h | 32 + linux-user/syscall.c | 21 +- thunk.c => linux-user/thunk.c | 0 linux-user/user-internals.h | 1 - linux-user/xtensa/cpu_loop.c | 4 +- linux-user/xtensa/signal.c | 4 +- meson.build | 84 +- meson_options.txt | 2 + monitor/qmp-cmds.c | 13 + pc-bios/meson.build | 2 +- qapi/audio.json | 3 +- qapi/char.json | 27 + qapi/misc.json | 4 +- qapi/ui.json | 34 +- qemu-options.hx | 20 + scripts/meson-buildoptions.sh | 3 + scripts/modinfo-collect.py | 3 + target/riscv/cpu.c | 28 +- target/riscv/cpu.h | 63 +- target/riscv/cpu_bits.h | 10 + target/riscv/cpu_helper.c | 39 +- target/riscv/csr.c | 63 +- target/riscv/fpu_helper.c | 197 +- target/riscv/gdbstub.c | 184 + target/riscv/helper.h | 464 ++- target/riscv/insn32.decode | 332 +- target/riscv/insn_trans/trans_rvv.c.inc | 2429 ++++++++----- target/riscv/insn_trans/trans_rvzfh.c.inc | 537 +++ target/riscv/internals.h | 40 +- target/riscv/translate.c | 93 +- target/riscv/vector_helper.c | 3601 ++++++++++---------- tcg/loongarch64/tcg-insn-defs.c.inc | 979 ++++++ tcg/loongarch64/tcg-target-con-set.h | 31 + tcg/loongarch64/tcg-target-con-str.h | 28 + tcg/loongarch64/tcg-target.c.inc | 1677 +++++++++ tcg/loongarch64/tcg-target.h | 180 + tests/qtest/dbus-display-test.c | 257 ++ tests/qtest/dbus-vmstate1.xml | 12 - tests/qtest/fuzz-megasas-test.c | 30 + tests/qtest/libqos/libqtest.h | 10 + tests/qtest/libqtest.c | 19 + tests/qtest/meson.build | 10 +- tests/tcg/configure.sh | 4 +- tests/unit/meson.build | 2 +- ui/clipboard.c | 34 +- ui/cocoa.m | 22 +- ui/console.c | 305 +- ui/dbus-chardev.c | 296 ++ ui/dbus-clipboard.c | 457 +++ ui/dbus-console.c | 497 +++ ui/dbus-display1.xml | 761 +++++ ui/dbus-error.c | 48 + ui/dbus-listener.c | 486 +++ ui/dbus-module.c | 35 + ui/dbus.c | 482 +++ ui/dbus.h | 144 + ui/egl-context.c | 6 +- ui/egl-headless.c | 20 +- ui/gtk-clipboard.c | 23 +- ui/gtk-egl.c | 12 +- ui/gtk-gl-area.c | 10 +- ui/gtk.c | 28 +- ui/meson.build | 28 + ui/sdl2-gl.c | 12 +- ui/sdl2.c | 16 +- ui/spice-core.c | 50 - ui/spice-display.c | 27 +- ui/trace-events | 15 + ui/util.c | 75 + ui/vdagent.c | 94 +- ui/vnc-clipboard.c | 23 +- ui/vnc.c | 4 +- 191 files changed, 15601 insertions(+), 4608 deletions(-) create mode 100644 audio/dbusaudio.c create mode 100644 backends/dbus-vmstate1.xml create mode 100644 bsd-user/special-errno.h create mode 100644 common-user/host/aarch64/safe-syscall.inc.S create mode 100644 common-user/host/arm/safe-syscall.inc.S create mode 100644 common-user/host/i386/safe-syscall.inc.S create mode 100644 common-user/host/loongarch64/safe-syscall.inc.S create mode 100644 common-user/host/mips/safe-syscall.inc.S create mode 100644 common-user/host/ppc64/safe-syscall.inc.S create mode 100644 common-user/host/riscv/safe-syscall.inc.S create mode 100644 common-user/host/s390x/safe-syscall.inc.S create mode 100644 common-user/host/sparc64/safe-syscall.inc.S rename {linux-user => common-user}/host/x86_64/safe-syscall.inc.S (81%) create mode 100644 common-user/meson.build create mode 100644 common-user/safe-syscall-error.c rename {linux-user => common-user}/safe-syscall.S (91%) create mode 100644 docs/interop/dbus-display.rst create mode 100644 docs/sphinx/dbusdoc.py create mode 100644 docs/sphinx/dbusdomain.py create mode 100644 docs/sphinx/dbusparser.py create mode 100644 docs/sphinx/fakedbusdoc.py create mode 100644 include/chardev/char-socket.h create mode 100644 include/ui/dbus-display.h create mode 100644 include/ui/dbus-module.h rename {linux-user => include/user}/safe-syscall.h (83%) delete mode 100644 linux-user/host/aarch64/hostdep.h delete mode 100644 linux-user/host/aarch64/safe-syscall.inc.S delete mode 100644 linux-user/host/arm/hostdep.h delete mode 100644 linux-user/host/arm/safe-syscall.inc.S delete mode 100644 linux-user/host/i386/hostdep.h delete mode 100644 linux-user/host/i386/safe-syscall.inc.S delete mode 100644 linux-user/host/ia64/hostdep.h create mode 100644 linux-user/host/loongarch64/host-signal.h delete mode 100644 linux-user/host/mips/hostdep.h delete mode 100644 linux-user/host/ppc/hostdep.h delete mode 100644 linux-user/host/ppc64/hostdep.h delete mode 100644 linux-user/host/ppc64/safe-syscall.inc.S delete mode 100644 linux-user/host/riscv/hostdep.h delete mode 100644 linux-user/host/riscv/safe-syscall.inc.S delete mode 100644 linux-user/host/s390/hostdep.h delete mode 100644 linux-user/host/s390x/hostdep.h delete mode 100644 linux-user/host/s390x/safe-syscall.inc.S delete mode 100644 linux-user/host/sparc/hostdep.h delete mode 100644 linux-user/host/sparc64/hostdep.h delete mode 100644 linux-user/host/x32/hostdep.h delete mode 100644 linux-user/host/x86_64/hostdep.h create mode 100644 linux-user/special-errno.h rename thunk.c => linux-user/thunk.c (100%) create mode 100644 target/riscv/insn_trans/trans_rvzfh.c.inc create mode 100644 tcg/loongarch64/tcg-insn-defs.c.inc create mode 100644 tcg/loongarch64/tcg-target-con-set.h create mode 100644 tcg/loongarch64/tcg-target-con-str.h create mode 100644 tcg/loongarch64/tcg-target.c.inc create mode 100644 tcg/loongarch64/tcg-target.h create mode 100644 tests/qtest/dbus-display-test.c delete mode 100644 tests/qtest/dbus-vmstate1.xml create mode 100644 ui/dbus-chardev.c create mode 100644 ui/dbus-clipboard.c create mode 100644 ui/dbus-console.c create mode 100644 ui/dbus-display1.xml create mode 100644 ui/dbus-error.c create mode 100644 ui/dbus-listener.c create mode 100644 ui/dbus-module.c create mode 100644 ui/dbus.c create mode 100644 ui/dbus.h create mode 100644 ui/util.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

1
0
0 0

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-lts-allnoconfig updated (4e310d89f223 -> eb37330ac777)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-lts-allnoconfig in repository toolchain/ci/llvm-project. from 4e310d89f223 [clang] Strip redundant lambda (NFC) adds 3aae04c744b0 [ELF] Parallelize MergeNoTailSection::writeTo adds 1ba99eaf7095 Revert "[DSE] Remove calls with known writes to dead memory" adds 936a67f089ef [clang-format] Extra spaces surrounding arrow in templated [...] adds ff94bd1bc92e [libcxx][test][NFC] noexcept tests for std::array adds 3362fa59ec40 [clang-format] extern with new line brace without indentation adds 591371f7df3c AMDGPU: Regenerate some mir test checks with -NEXT adds 37a203f63e7b AMDGPU: Regenerate more mir test checks with -NEXT adds 474b20b45053 [LLParser] Avoid unnecessary AttrBuilder<->AttributeSet ro [...] adds 9927a06f74bb [AA] Handle callbr instructions in alias analysis adds 982604cc08ca [llvm-tapi-diff] Replicate diff utility error handling adds 2ec75a0869ab [lit] Flush stderr manually on Windows after printing messages adds aeb36ae0f4cb Revert "[ConstantFolding] Unify handling of load from unif [...] adds cc4781464f17 Fix warning "comparison of integers of different signs" (NFC) adds f95ee6074aae [RISCV] Add target specific loop unrolling and peeling pre [...] adds 2da5af16acfe [RISCV] Rename a Zfh and put it in the same order as the s [...] adds d9ae852fcc97 [AMDGPU] Fix data race in SIInsertWaitcnts adds 1e93f3895fc3 [AMDGPU] Use enum_seq to iterator over InstCounterTypes. NFC. adds 683cbc12b33e [RISCV] Remove stale comments from tests. NFC adds 4a878c14c49e [llvm-tapi-diff] rename tests for clarity, NFC adds 56b2b1b8fd61 [NFC][Clang] Remove trailing spaces in `clang/include/clan [...] adds c1340b9e7848 [DAG] Improve FMINNUM/FMAXNUM/FMINIMUM/FMAXIMUM constant folding adds 67cce1ceee2d [X86] Adjust some IceLake fp shuffle schedule classes (PR48110) adds efec3a26b40c [DAG] visitADDSAT/visitSUBSAT - merge scalar/vector canoni [...] adds eeed24e766a1 [Bazel] update build files for https://github.com/llvm/llv [...] adds b0e8667b1dbd [MLIR] rewrite AffineStructures and Presburger tests to us [...] adds d96bf6ea4618 Revert "[clang-format] Adjust braced list detection" adds 3a3fcd6a23ad [clang-format] add regression tests for braced lists adds 731bde1ed30f [DAGCombiner] Avoid combining adjacent stores at -O0 to im [...] adds 47bd9ebda404 [X86][AVX512] cvt_by_vec_width - don't hardcode the schedu [...] adds ec0e4545caa1 Make AsyncParallelForRewrite parameterizable with a cost m [...] adds 4fa96b7eca73 [MLIR] Simplex: split some basic functionality out into a [...] adds 5bb21cea84a6 [InstCombine] add tests for icmp with mul operand; NFC adds 1965cc469539 [CodeGen] remove creation of FP cast function attribute adds 555eacf75f21 [clangd] Fix undefined behavior when generating error mess [...] adds 4ece4cd77e66 [ARM] Fold away CMP/CSINC from CMOV adds 68bc6d7cae6d [RISCV] Remove Zvamo Extention adds 18f087c21cdb [DebugInfo][Clang] record the access flag for class/struct [...] adds 0060060fef5d [Clang] Add helper text to fopenmp_version_EQ to make it s [...] adds 9c11e9528683 [Clang][RISCV] Fix upper bound of RISC-V V type in debug info adds 7f9e9c7fc341 Move getAsmBlockArgumentNames from OpAsmDialectInterface t [...] adds 6963be12761f Revert "[MLIR] rewrite AffineStructures and Presburger tes [...] adds 93d79cac2ede [ARM] Use range-based for loops (NFC) adds 960712ccc710 [clang-format] Fix wrong indentation of namespace identifi [...] adds 32de467f85fc [ObjectYAML] Use llvm::all_of (NFC) adds 754ea6fd4d52 [libc++][ranges] Implement `uninitialized_value_construct{ [...] adds 3b2fd945b784 [gn build] Port 754ea6fd4d52 adds 7406d236d873 [lldb/python] Fix (some) dangling pointers in our glue code adds 6c2bf01270a8 [lldb/python] Fix a compile error in 7406d236d8 adds 6e30cb7673df [Attributes] Add AttributeList ctor from AttributeSet (NFC) adds e0321eb86158 [analyzer] Enable move semantics for CallDescriptionMap adds c6a861e644a9 [analyzer] Add range constructor to CallDescriptionMap adds f0a670e93b61 [lldb/test] Remove some decorators from TestModuleCacheUniversal adds 35870c442210 [lldb] Summary provider for char flexible array members adds 1448aa9dbdd9 [AMDGPU] Expand not pattern according to the XOR node divergence adds c79a67196828 [Inline] Add test for PR52660 (NFC) adds 98d09705e15c [AMDGPU] Re-enabling divergence predicates for min/max adds fcaf290d0278 [SLP]Fix PR52756: SLPVectorizer crashes with assertion Vec [...] adds 892c731681df [Support] improve known bits analysis for leading zeros of [...] adds 8b997adc64ce [AMDGPU] Remove dead code after D109052 adds 85cb53c79036 [MLIR] rewrite AffineStructures and Presburger tests to us [...] adds cff192739bb6 [clang-include-fixer] Fix incorrect ranking because of dan [...] adds 5b362e4c7fa4 [VPlan] Add Debugloc to VPInstruction. adds 4459a11f4d48 Revert "[SLP]Fix PR52756: SLPVectorizer crashes with asser [...] adds ab9078f3d369 [SLP]Fix PR52756: SLPVectorizer crashes with assertion Vec [...] adds f6ba5c4d5f22 [llvm-readobj] Check ELFType value first when checking for [...] adds 9cd55c7c3463 Prevent copy of AttrBuilder adds a6786cdd5757 [HIPSPV][3/4] Enable SPIR-V emission for HIP adds c0342a2de8aa [mlir] Switching accessors to prefixed form (NFC) adds 2fb9029f2678 [PowerPC] Support hwsync extended mnemonic adds eb66f0662ad9 Revert "[DAGCombiner] Avoid combining adjacent stores at - [...] adds e1600db19d63 [AST] Add UsingType: a sugar type for types found via UsingDecl adds 37e6bd8bc8da [libc++] Add a helper class to write code with the strong [...] adds 81967b4fa77a [clangd] Don't trim xrefs references if we overran the limit adds b1ff20fd3543 [LV] Enable scalable vectorization by default for SVE cores. adds d4a69ef8410d [libc++][NFC] Bump Dockerfile to get latest nightly Clang adds 08fe33e266b6 [mlir][vim] Add comment for markdown highlighting adds 23b2045eef45 [clang] p2085 out-of-class comparison operator defaulting adds 565c17574dd0 [clang] Adjust coroutine namespace diagnostics adds cc56c66f27e1 Revert "[AST] Add UsingType: a sugar type for types found [...] adds af27466c5039 Reland "[AST] Add UsingType: a sugar type for types found [...] adds 290ae657a61d Fix buildbot failure caused by D115651 adds ed086a8dbcfa [gn build] Port 37e6bd8bc8da adds 329b0181c3f1 [NFC][mlgo] Rename some TensorFlowCompile internal vars adds 4fe5543b3c3e [mlir] Address compiler warning (NFC) adds 19727e31fb2c [AMDGPU] Enable divergence predicates for ctlz/cttz adds ac719d7c9ae6 [InstrProf] Don't profile merge by default in lightweight mode adds 2eb3e2046182 tsan: fix deadlock during race reporting adds 4c5476b0664a tsan: fix NULL deref in TraceSwitchPart adds bee5bc9075a4 [ELF] #undef PPC to support GCC powerpc32 build adds 4142932a834f [mlir][Linalg] Move named op conversions out of canonicali [...] adds 4e730aeb731c [libcxx] Add deprecation notices to macros deprecated in P0883R2 adds 2f581b380a41 [flang] Add a semantics test for co_reduce adds 8825ffdbde01 [ELF] --time-trace: Trace "Write sections" adds de904900600f Revert "[ARM] Use range-based for loops (NFC)" adds c7f96d5ab188 [mlir][scf] Canonicalize nested scf.if's to scf.if + arith.and adds e96e3912c9b6 [flang] Add a semantics test for co_min adds 98e0b2cf7001 [Support] Revert posix_fallocate in resize_file adds b600215e80d0 [flang] Add a semantics test for co_max adds 6a556ecaf4c3 [OpenMP][libomp] Add use-all syntax to KMP_HW_SUBSET adds e8b5b7218263 [lit] Support relative path arguments adds 3e5b1b77d554 Silence warning with MSVC2019 adds 02b6fb218e44 Fix clang-tidy issues in mlir/ (NFC) adds 5dc8aaac39c5 [llvm][IR] Add no_cfi constant adds ec2e26eaf635 [Clang] Add __builtin_function_start adds 00e4354558b0 [mlir][ods] FIx incorrect comments in PassGen (NFC) adds 07b073c1bbb6 [mlir] Add `mlir/unittests/BUILD.bazel` adds 557a17eec06a [docs]LLVM Tutorial: fix the typo in Cpu0 URL adds 8cb785cad12b [mlir][arith] Clean up ExpandOps pass adds a56803b8f8df [Analysis] fix cast in ValueTracking to allow constant expression adds c22297244209 AMDGPU/GlobalISel: Stop using NarrowScalar/FewerElements f [...] adds 627445294d87 AArch64/GlobalISel: Fix memory type in test adds bb56c2b36695 Fix clang-tidy issues in mlir/ (NFC) adds 75a5eaf7c6d6 [LTO] Add a function `LTOCodeGenerator::getMergedModule` adds f819db11de93 docs: Clarify licensing rules for the project adds 700d16b6d6d3 [tsan] Fix Darwin crash after D115759 adds a268a63b1a6c Revert "[LTO] Add a function `LTOCodeGenerator::getMergedModule`" adds 9b955f77a18a Attempt to stablize compiler-rt/test/asan/TestCases/strncp [...] adds 44d23d5345a6 [DSE] Remove calls with known writes to dead memory adds 80c95bbdf359 [sanitizer] Fix compress_stack_depot.cpp test on Darwin adds cb63ad8d1d8c [LTO] Fix incomplete optimization remarks for dead functio [...] adds 9b4f179bf8d3 Port __sanitizer::StopTheWorld to Windows adds 95acd9241c49 [memprof][NFC] Fix mismatched-new-delete in memprof tests adds 07622368a803 [NFC] Fix clang-tidy issues in CalcSpillWeights.cpp adds 8f85d5205da0 [tsan] Disable test from D115759 on Darwin adds b66328701a52 [PowerPC][llvm-objdump] enable --symbolize-operands for Po [...] adds 76b7d734291c BPF: report better error message for BTF_TYPE_ID_REMOTE re [...] adds 0a3258febf2f [AMDGPU][NFC] Update DWARF extension for locations on the stack adds cb3eb7a70b56 [RISCV] Precommit tests for override hasAndNotCompare. adds c5cf7d910e54 [ARM] Use range-based for loops (NFC) adds 500c4b68dc1c [llvm] Construct SmallVector with iterator ranges (NFC) adds 8c51812913c6 [VE] U|SDIV v256i32|64 isel and tests adds 9be67289b306 [InstCombine] Drop outdated alignment comment (NFC) adds 2926d6d335ac [ConstantFold][GlobalOpt] Don't create x86_mmx null value adds b2cea573c9a1 [VE] FADD,FSUB,FMUL,FDIV v256f32|f64 isel and tests adds c2f2bb066b83 [ELF] Remove unneeded SectionBase::repl indirection adds 4f103e956157 [NFC] [C++20] [Modules] Add tests for template instantiati [...] adds abb825725ebc tsan: optimize __tsan_read/write16 adds a6f56a622d96 Revert "[NFC] [C++20] [Modules] Add tests for template ins [...] adds 69807fe16164 tsan: change ReportMutex::id type to int adds 52a4a4a53c3e tsan: remove unused ReportMutex::destroyed adds 03dc2975d07e [AArch64][SVE] Lower shuffles to permute instructions: zip [...] adds 55d7a12b86d8 [CodeGen] Avoid pointee type access during global var declaration adds 8761f5ebf754 [mlir][Support] Avoid multiplication in floorDiv / ceilDiv adds 0e343479a7ea [llvm-mca] Compare multiple files adds 9e3ae8d296aa [FuncSpec] Rename internal option. NFC. adds 592e89e636d8 [DAG] Constify SelectionDAG::isSplatValue() adds 0caf8a3daf16 [X86] LowerRotate - enable vXi32 splat handling adds 17006033f9c7 [GlobalISel] Verify operand types for G_SHL, G_LSHR, G_ASHR adds d4d86fede808 tsan: always handle closing of file descriptors adds 7c68ed8892f5 [SVE] Reintroduce -scalable-vectorization=preferred as an [...] adds edb46980081c [libc++] Allow __move_constexpr to work with unrelated pointers adds f2f6d09185d6 [gn build] (semiautomatically) port 9b4f179bf8d3 adds e751d97863fb [CodeGen] Avoid some pointer element type accesses adds dfa2ad1ad858 [X86] getTargetVShiftNode - remove shift-by-constant handling. adds 6f1a501fddae [clangd] Fix typo in test. NFC adds 28ab10f40424 [mlir][memref] ReinterpretCast: allow static sizes/strides [...] adds 923367546619 [libc++] Rename __s1/__s2 to __dest/__source in __copy_con [...] adds 9a05a7b00ccd [CodeGen] Accept Address in CreateLaunderInvariantGroup adds 6e28b86cc629 AlignConsecutiveDeclarations not working for 'const' keywo [...] adds 142e79b8681b [clang-format] NFC use recently added Style.isJavaScript() adds f44e3fbadd15 [CodeView] Emit S_OBJNAME record adds a995cdab1908 [CodeGen] Avoid more pointer element type accesses adds 93615b88f5aa [Debugify] Use WeakWH map collected before Pass when check [...] adds 8dbc7745e55f [libcxx][test] Verify customization point object properties adds 1a54889f48fa [LV] Ensure WidenCanonicalIVRecipe is always created in he [...] adds d4de2a4d5905 [clang][NFC] Refactor coroutine_traits lookup adds abd1cbf5e543 [Clang] Disable debug-info-objname.cpp test on Unix until [...] adds d5b3cb07118a [libc++][NFC] Fix links to https://llvm.org/PR20183 in the tests adds d95baa98f34f tsan: fix failures after multi-threaded fork adds 07fe45130546 [clang-format] Fix SplitEmptyRecord affecting SplitEmptyFunction. adds 01d97dfde100 AMDGPU/GlobalISel: Regenerate test checks adds 36ea9861e3b5 [clang-format] Remove unnecessary qualifications. NFC. adds 1a929525e86a [clangd] Return error for textdocument/outgoingCalls rathe [...] adds ada028c32f47 [AArch64] Add a tablegen pattern for UZP2. adds 7a641d24997c [Hexagon] Add ELF flags for Hexagon v69 adds 450ddddcb769 [clang-format] Remove unnecessary qualifications. NFC. adds 00ec44125304 [Clang] debug-info-objname.cpp test: explictly encode a x8 [...] adds cd407f6e52b0 [Clang] Fix build by restricting debug-info-objname.cpp te [...] adds 55c71c9eac9b Simplify WPD test case for hybrid LTO and thinTLO. adds 1fee7195c99a [funcattrs] Fix incorrect readnone/readonly inference on c [...] adds b7b308c50ae5 [funcattrs] Infer access attributes for vararg arguments adds 008849d7a51e [libcxx] [test] Don't rerun supportsVerify for each indivi [...] adds 6683099a0d0a [ELF] Optimize RelocationSection<ELFT>::writeTo adds 9c49f8d70592 [LTO][WPD] Ignore unreachable function by analyzing IR. adds e03ce6519003 [libc++][NFC] Reformatting in random_device.h and random.cpp adds 48161b7490e4 [ELF] --gc-sections: Work around SHT_PROGBITS .init_array adds 05ca57a0543b tsan: better maintain current time in the background thread adds c82bd4c5bafa tsan: use VReport instead of VPrintf in background thread adds 53fc46251321 tsan: remove unused variable adds 9789e74a90d7 tsan: reduce shadow ranges adds 22a251c3d0d3 tsan: remove hacky call adds f78d49e06883 tsan: remove old vector clocks adds 3ce4b6a59926 [gn build] Port f78d49e06883 adds db8716a2ec0b [libc] Show average runtime for math single-input-single-o [...] adds a3ea9052d6a1 [PowerPC] Do not increase cost for getUserCost with MMA types adds 1674d9b6b2da [PowerPC] Fix vector equality comparison for v2i64 pre-Power8 adds 346ef5e5879e [libc++][NFC] Improve documentation of the various random_ [...] adds de4e0195ae1c [PowerPC] Add missed test case updates adds 2477e69c6df5 [ASan] Change optimized callbacks visibility to hidden. adds beff71520b5b [libc++] Partially revert 346ef5e5879e adds d26520f6f787 [Clang] Own the CommandLineArgs in CodeGenOptions adds c1a14a5c3e6f [libcxx] Use LIBCXX_EXECUTOR in new test configs adds f68e89044a2e [libcxx] Add LIBCXX_EXTRA_SITE_DEFINES for adding extra de [...] adds d67b25e7f6d9 [libcxx] [test] Extend test for bash for executor-has-no-bash adds 0e9393f5221c [gn build] (manually) port f68e89044a2ee adds 5bb5142e80c9 Revert [CodeView] Emit S_OBJNAME record adds a282ea4898ef Reland - [CodeView] Emit S_OBJNAME record adds 953114689971 [lldb] Use `GNUInstallDirs` to support custom installation dirs. adds b9f6e09b850a [clang-format][NFC] Handle wrapping after => in mustBreakBefore() adds 63ddf0baf37e [TSan] Don't instrument code that is executed from __tsan_ [...] adds 1fe897dffd31 [libc++] [test] Simplify some ranges tests. adds 7056250f517a [libc++][NFC] Granularize <filesystem> adds 19030717e38e [gn build] Port 7056250f517a adds 759f3e297c07 [NFC] [C++20] [Modules] Add tests for template instantiati [...] adds 9effb6f81620 [NFC] Use %clang_cc instead of %clang in c++20 module tests adds eb37330ac777 [ELF] Change mipsGotIndex to uint32_t No new revisions were added by this update. Summary of changes: .../clang-include-fixer/SymbolIndexManager.cpp | 21 +- .../google/UpgradeGoogletestCaseCheck.cpp | 6 + .../clang-tidy/misc/UnusedUsingDeclsCheck.cpp | 16 +- .../modernize/UseTrailingReturnTypeCheck.cpp | 7 + clang-tools-extra/clangd/ClangdLSPServer.cpp | 8 - clang-tools-extra/clangd/FindTarget.cpp | 11 + clang-tools-extra/clangd/IncludeCleaner.cpp | 5 + clang-tools-extra/clangd/XRefs.cpp | 111 +- clang-tools-extra/clangd/refactor/Rename.cpp | 4 +- .../clangd/unittests/DiagnosticsTests.cpp | 2 +- .../clangd/unittests/IncludeCleanerTests.cpp | 12 +- clang-tools-extra/clangd/unittests/RenameTests.cpp | 5 + clang-tools-extra/clangd/unittests/XRefsTests.cpp | 2 +- clang/docs/LanguageExtensions.rst | 42 + clang/docs/ReleaseNotes.rst | 10 +- clang/include/clang/AST/ASTContext.h | 4 + clang/include/clang/AST/Expr.h | 6 + clang/include/clang/AST/PropertiesBase.td | 2 + clang/include/clang/AST/RecursiveASTVisitor.h | 10 +- clang/include/clang/AST/TextNodeDumper.h | 1 + clang/include/clang/AST/Type.h | 22 + clang/include/clang/AST/TypeLoc.h | 10 + clang/include/clang/AST/TypeProperties.td | 13 + clang/include/clang/ASTMatchers/ASTMatchers.h | 52 +- .../clang/ASTMatchers/ASTMatchersInternal.h | 6 + clang/include/clang/Basic/Builtins.def | 1 + clang/include/clang/Basic/CodeGenOptions.h | 5 +- clang/include/clang/Basic/Cuda.h | 5 +- clang/include/clang/Basic/DiagnosticDriverKinds.td | 5 + clang/include/clang/Basic/DiagnosticSemaKinds.td | 15 +- clang/include/clang/Basic/TypeNodes.td | 1 + clang/include/clang/Driver/Driver.h | 15 + clang/include/clang/Driver/Job.h | 4 + clang/include/clang/Driver/Options.td | 23 +- clang/include/clang/Format/Format.h | 1 + clang/include/clang/Serialization/TypeBitCodes.def | 1 + .../Core/PathSensitive/CallDescription.h | 6 + clang/lib/AST/ASTContext.cpp | 24 + clang/lib/AST/ASTDiagnostic.cpp | 5 + clang/lib/AST/ASTImporter.cpp | 12 + clang/lib/AST/ASTStructuralEquivalence.cpp | 6 + clang/lib/AST/Expr.cpp | 17 + clang/lib/AST/ExprConstant.cpp | 11 +- clang/lib/AST/ItaniumMangle.cpp | 3 + clang/lib/AST/QualTypeNames.cpp | 7 + clang/lib/AST/TextNodeDumper.cpp | 4 + clang/lib/AST/Type.cpp | 11 + clang/lib/AST/TypePrinter.cpp | 16 + clang/lib/ASTMatchers/ASTMatchersInternal.cpp | 1 + clang/lib/ASTMatchers/Dynamic/Registry.cpp | 1 + clang/lib/Basic/Cuda.cpp | 1 + clang/lib/Basic/Targets/NVPTX.cpp | 1 + clang/lib/Basic/Targets/NVPTX.h | 2 +- clang/lib/CodeGen/Address.h | 12 + clang/lib/CodeGen/BackendUtil.cpp | 6 +- clang/lib/CodeGen/CGBuilder.h | 5 + clang/lib/CodeGen/CGBuiltin.cpp | 3 + clang/lib/CodeGen/CGCall.cpp | 5 - clang/lib/CodeGen/CGClass.cpp | 50 +- clang/lib/CodeGen/CGDebugInfo.cpp | 11 +- clang/lib/CodeGen/CGDeclCXX.cpp | 13 +- clang/lib/CodeGen/CGException.cpp | 8 +- clang/lib/CodeGen/CGExpr.cpp | 33 +- clang/lib/CodeGen/CGExprCXX.cpp | 7 +- clang/lib/CodeGen/CGExprConstant.cpp | 3 + clang/lib/CodeGen/CGOpenMPRuntimeGPU.cpp | 1 + clang/lib/CodeGen/CodeGenFunction.cpp | 4 +- clang/lib/CodeGen/CodeGenFunction.h | 2 +- clang/lib/CodeGen/CodeGenModule.cpp | 8 + clang/lib/CodeGen/CodeGenModule.h | 3 + clang/lib/CodeGen/ItaniumCXXABI.cpp | 5 +- clang/lib/Driver/Driver.cpp | 124 +- clang/lib/Driver/Job.cpp | 2 + clang/lib/Driver/ToolChains/Clang.cpp | 80 +- clang/lib/Format/BreakableToken.cpp | 11 +- clang/lib/Format/ContinuationIndenter.cpp | 24 +- clang/lib/Format/Format.cpp | 5 +- clang/lib/Format/FormatTokenLexer.cpp | 17 +- clang/lib/Format/TokenAnnotator.cpp | 118 +- clang/lib/Format/UnwrappedLineFormatter.cpp | 23 +- clang/lib/Format/UnwrappedLineParser.cpp | 169 +- clang/lib/Format/UnwrappedLineParser.h | 2 +- clang/lib/Frontend/CompilerInvocation.cpp | 2 +- clang/lib/Sema/SemaCXXScopeSpec.cpp | 12 +- clang/lib/Sema/SemaChecking.cpp | 27 + clang/lib/Sema/SemaCoroutine.cpp | 64 +- clang/lib/Sema/SemaDecl.cpp | 59 +- clang/lib/Sema/SemaDeclCXX.cpp | 13 +- clang/lib/Sema/SemaExpr.cpp | 3 + clang/lib/Sema/TreeTransform.h | 51 +- clang/lib/Serialization/ASTReader.cpp | 4 + clang/lib/Serialization/ASTWriter.cpp | 4 + .../Checkers/BuiltinFunctionChecker.cpp | 3 +- clang/test/AST/ast-dump-using.cpp | 16 + clang/test/CMakeLists.txt | 1 + .../basic.namespace.general/p2.cppm | 4 +- .../class.compare/class.compare.default/p1.cpp | 59 +- clang/test/CodeGen/RISCV/riscv-v-debuginfo.c | 6 +- clang/test/CodeGen/aapcs-align.cpp | 4 +- clang/test/CodeGen/builtin-function-start.cpp | 56 + clang/test/CodeGen/no-junk-ftrunc.c | 3 +- clang/test/CodeGenCXX/debug-info-access.cpp | 41 +- clang/test/CodeGenCXX/debug-info-objname.cpp | 41 + .../test/Driver/Inputs/hipspv-dev-lib/a/a.bc | 0 .../test/Driver/Inputs/hipspv-dev-lib/b/b.bc | 0 .../Driver/Inputs/hipspv-dev-lib/hipspv-spirv64.bc | 0 clang/test/Driver/Inputs/hipspv/bin/.hipVersion | 2 + .../hipspv/lib/hip-device-lib/hipspv-spirv64.bc | 0 .../Inputs/hipspv/lib/libLLVMHipSpvPasses.so | 0 .../test/Driver/Inputs/pass-plugin.so | 0 clang/test/Driver/hipspv-device-libs.hip | 28 + clang/test/Driver/hipspv-pass-plugin.hip | 27 + clang/test/Driver/hipspv-toolchain-rdc.hip | 63 + clang/test/Driver/hipspv-toolchain.hip | 37 + clang/test/Driver/invalid-offload-options.cpp | 31 + clang/test/Driver/riscv-arch.c | 19 - .../module-transtive-instantiation/Templ.cppm | 8 + .../Inputs/module-transtive-instantiation/bar.cppm | 6 + clang/test/Modules/concept.cppm | 4 +- .../Modules/module-transtive-instantiation-2.cpp | 11 + .../Modules/module-transtive-instantiation.cpp | 13 + clang/test/Modules/odr_using_dependent_name.cppm | 4 +- clang/test/Preprocessor/riscv-target-features.c | 12 - clang/test/SemaCXX/builtins.cpp | 7 + .../SemaCXX/co_await-range-for-exp-namespace.cpp | 2 +- clang/test/SemaCXX/coreturn-eh-exp-namespace.cpp | 2 +- clang/test/SemaCXX/coreturn-exp-namespace.cpp | 2 +- ...outine-final-suspend-noexcept-exp-namespace.cpp | 2 +- .../test/SemaCXX/coroutine-mixed-exp-namespace.cpp | 5 +- .../SemaCXX/coroutine-mixed2-exp-namespace.cpp | 3 +- clang/test/SemaCXX/coroutine-rvo-exp-namespace.cpp | 2 +- clang/test/SemaCXX/coroutine-seh-exp-namespace.cpp | 2 +- ...ine-traits-undefined-template-exp-namespace.cpp | 2 +- ...e-unhandled_exception-warning-exp-namespace.cpp | 2 +- ...ne_handle-address-return-type-exp-namespace.cpp | 2 +- clang/test/SemaCXX/coroutines-exp-namespace.cpp | 2 +- clang/tools/libclang/CIndex.cpp | 2 + clang/unittests/AST/ASTImporterTest.cpp | 9 + clang/unittests/Format/FormatTest.cpp | 131 +- clang/unittests/Format/FormatTestJS.cpp | 110 + compiler-rt/lib/asan/asan_interface.inc | 33 - compiler-rt/lib/asan/asan_rtl_x86_64.S | 1 + compiler-rt/lib/profile/InstrProfilingMerge.c | 7 +- compiler-rt/lib/sanitizer_common/CMakeLists.txt | 1 + .../sanitizer_common/sanitizer_common_libcdep.cpp | 16 +- .../sanitizer_stoptheworld_win.cpp | 175 + .../sanitizer_common/sanitizer_thread_registry.cpp | 18 +- .../sanitizer_common/sanitizer_thread_registry.h | 5 + .../tests/sanitizer_stoptheworld_test.cpp | 10 +- compiler-rt/lib/tsan/go/build.bat | 1 - compiler-rt/lib/tsan/go/buildgo.sh | 1 - compiler-rt/lib/tsan/rtl/CMakeLists.txt | 2 - compiler-rt/lib/tsan/rtl/tsan_clock.cpp | 625 - compiler-rt/lib/tsan/rtl/tsan_clock.h | 293 - compiler-rt/lib/tsan/rtl/tsan_debugging.cpp | 2 +- compiler-rt/lib/tsan/rtl/tsan_defs.h | 35 - compiler-rt/lib/tsan/rtl/tsan_fd.cpp | 33 +- compiler-rt/lib/tsan/rtl/tsan_interceptors.h | 12 +- .../lib/tsan/rtl/tsan_interceptors_posix.cpp | 30 +- compiler-rt/lib/tsan/rtl/tsan_interface.cpp | 14 - compiler-rt/lib/tsan/rtl/tsan_interface.inc | 8 + compiler-rt/lib/tsan/rtl/tsan_platform.h | 124 +- compiler-rt/lib/tsan/rtl/tsan_report.cpp | 26 +- compiler-rt/lib/tsan/rtl/tsan_report.h | 5 +- compiler-rt/lib/tsan/rtl/tsan_rtl.cpp | 83 +- compiler-rt/lib/tsan/rtl/tsan_rtl.h | 36 - compiler-rt/lib/tsan/rtl/tsan_rtl_access.cpp | 38 + compiler-rt/lib/tsan/rtl/tsan_rtl_amd64.S | 236 - compiler-rt/lib/tsan/rtl/tsan_rtl_mutex.cpp | 4 +- compiler-rt/lib/tsan/rtl/tsan_rtl_report.cpp | 28 +- compiler-rt/lib/tsan/rtl/tsan_sync.h | 1 - compiler-rt/lib/tsan/tests/unit/CMakeLists.txt | 1 - .../lib/tsan/tests/unit/tsan_clock_test.cpp | 536 - .../lib/tsan/tests/unit/tsan_trace_test.cpp | 8 +- .../test/asan/TestCases/strncpy-overflow.cpp | 16 +- .../test/memprof/TestCases/test_new_load_store.cpp | 2 +- compiler-rt/test/memprof/TestCases/test_terse.cpp | 2 +- compiler-rt/test/tsan/Darwin/main_tid.mm | 1 + compiler-rt/test/tsan/force_background_thread.cpp | 4 + compiler-rt/test/tsan/fork_multithreaded.cpp | 64 +- .../test/tsan/libdispatch/dispatch_once_deadlock.c | 3 + compiler-rt/test/tsan/stress.cpp | 30 +- flang/test/Semantics/collectives02.f90 | 104 + flang/test/Semantics/collectives03.f90 | 104 + flang/test/Semantics/collectives05.f90 | 301 + .../SingleInputSingleOutputDiff.h | 42 +- libcxx/CMakeLists.txt | 12 + libcxx/cmake/caches/MinGW.cmake | 6 +- libcxx/docs/Status/Cxx20Papers.csv | 2 +- libcxx/docs/Status/RangesAlgorithms.csv | 28 +- libcxx/docs/Status/RangesPaper.csv | 12 +- libcxx/include/CMakeLists.txt | 18 + libcxx/include/__config | 39 +- libcxx/include/__config_site.in | 1 + libcxx/include/__filesystem/copy_options.h | 80 + libcxx/include/__filesystem/directory_entry.h | 504 + libcxx/include/__filesystem/directory_iterator.h | 150 + libcxx/include/__filesystem/directory_options.h | 78 + libcxx/include/__filesystem/file_status.h | 68 + libcxx/include/__filesystem/file_time_type.h | 27 + libcxx/include/__filesystem/file_type.h | 39 + libcxx/include/__filesystem/filesystem_error.h | 99 + libcxx/include/__filesystem/operations.h | 599 + libcxx/include/__filesystem/path.h | 1018 + libcxx/include/__filesystem/path_iterator.h | 132 + libcxx/include/__filesystem/perm_options.h | 73 + libcxx/include/__filesystem/perms.h | 91 + .../__filesystem/recursive_directory_iterator.h | 181 + libcxx/include/__filesystem/space_info.h | 35 + libcxx/include/__filesystem/u8path.h | 96 + libcxx/include/__memory/construct_at.h | 43 +- .../__memory/ranges_uninitialized_algorithms.h | 123 +- libcxx/include/__memory/uninitialized_algorithms.h | 120 +- libcxx/include/__memory/voidify.h | 30 + libcxx/include/__random/random_device.h | 2 +- libcxx/include/__string | 29 +- libcxx/include/__utility/transaction.h | 91 + libcxx/include/atomic | 7 + libcxx/include/filesystem | 2788 +- libcxx/include/memory | 24 + libcxx/include/module.modulemap | 21 + libcxx/include/utility | 1 + libcxx/src/barrier.cpp | 2 +- libcxx/src/experimental/memory_resource.cpp | 3 +- libcxx/src/ios.cpp | 2 +- libcxx/src/random.cpp | 22 +- libcxx/test/configs/apple-libc++-shared.cfg.in | 4 +- libcxx/test/configs/cmake-bridge.cfg.in | 1 + libcxx/test/configs/ibm-libc++-shared.cfg.in | 4 +- libcxx/test/configs/llvm-libc++-shared-gcc.cfg.in | 4 +- libcxx/test/configs/llvm-libc++-shared.cfg.in | 4 +- libcxx/test/configs/llvm-libc++-static.cfg.in | 4 +- .../libcxx/atomics/atomics.flag/init_bool.pass.cpp | 2 +- .../filesystem/copy_options.module.verify.cpp} | 22 +- .../filesystem/directory_entry.module.verify.cpp} | 22 +- .../directory_iterator.module.verify.cpp} | 22 +- .../directory_options.module.verify.cpp} | 22 +- .../filesystem/file_status.module.verify.cpp} | 22 +- .../filesystem/file_time_type.module.verify.cpp} | 22 +- .../filesystem/file_type.module.verify.cpp} | 22 +- .../filesystem/filesystem_error.module.verify.cpp} | 22 +- .../filesystem/operations.module.verify.cpp} | 22 +- .../filesystem/path.module.verify.cpp} | 22 +- .../filesystem/path_iterator.module.verify.cpp} | 22 +- .../filesystem/perm_options.module.verify.cpp} | 22 +- .../filesystem/perms.module.verify.cpp} | 22 +- ...recursive_directory_iterator.module.verify.cpp} | 20 +- .../filesystem/space_info.module.verify.cpp} | 22 +- .../filesystem/u8path.module.verify.cpp} | 22 +- .../memory/voidify.module.verify.cpp} | 22 +- .../utility/transaction.module.verify.cpp} | 22 +- libcxx/test/libcxx/selftest/fail.cpp/lit.local.cfg | 6 - libcxx/test/libcxx/utilities/transaction.pass.cpp | 159 + libcxx/test/std/atomics/atomics.flag/init.pass.cpp | 1 + .../atomic_var_init.pass.cpp | 1 + .../atomics.types.operations.req/ctor.pass.cpp | 4 - .../sequences/array/array.data/data.pass.cpp | 4 + .../sequences/array/array.data/data_const.pass.cpp | 3 + .../containers/sequences/array/iterators.pass.cpp | 26 + .../narrow.stream.objects/cerr.sh.cpp | 2 - .../narrow.stream.objects/clog.sh.cpp | 2 - .../narrow.stream.objects/cout.sh.cpp | 2 - .../wide.stream.objects/wcerr.sh.cpp | 1 - .../wide.stream.objects/wclog.sh.cpp | 1 - .../wide.stream.objects/wcout.sh.cpp | 1 - .../cpo.compile.pass.cpp | 95 + .../std/numerics/rand/rand.device/ctor.pass.cpp | 2 +- .../std/numerics/rand/rand.device/eval.pass.cpp | 2 +- .../range.common.view/begin.pass.cpp | 9 +- .../range.take/sentinel/base.pass.cpp | 17 +- .../range.take/sentinel/ctor.pass.cpp | 42 +- .../range.adaptors/range.transform/end.pass.cpp | 70 +- .../range.transform/iterator/base.pass.cpp | 36 +- .../ranges/range.adaptors/range.transform/types.h | 9 +- .../thread/futures/futures.async/async.pass.cpp | 2 +- .../memory/specialized.algorithms/buffer.h | 25 + .../memory/specialized.algorithms/counted.h | 62 + ...ranges_uninitialized_default_construct.pass.cpp | 43 +- ...nges_uninitialized_default_construct_n.pass.cpp | 40 +- .../ranges_uninitialized_value_construct.pass.cpp} | 111 +- ...anges_uninitialized_value_construct_n.pass.cpp} | 81 +- .../ranges_uninitialized_fill_n.pass.cpp} | 103 +- .../ranges_uninitialized_fill.pass.cpp} | 150 +- libcxx/utils/ci/Dockerfile | 2 +- libcxx/utils/ci/run-buildbot | 3 +- libcxx/utils/libcxx/test/config.py | 1 - libcxx/utils/libcxx/test/features.py | 9 +- libcxx/utils/libcxx/test/format.py | 17 +- .../test/configs/apple-libc++abi-shared.cfg.in | 4 +- libcxxabi/test/configs/cmake-bridge.cfg.in | 1 + libcxxabi/test/configs/ibm-libc++abi-shared.cfg.in | 4 +- lld/ELF/Arch/PPC.cpp | 3 + lld/ELF/InputFiles.h | 2 +- lld/ELF/MarkLive.cpp | 4 +- lld/ELF/OutputSections.cpp | 3 +- lld/ELF/Symbols.cpp | 2 +- lld/ELF/SyntheticSections.cpp | 62 +- lld/ELF/SyntheticSections.h | 26 +- lld/ELF/Writer.cpp | 2 + lld/test/ELF/gc-sections.s | 10 + lld/test/ELF/lto/opt-remarks-incomplete.ll | 69 + lld/test/ELF/ppc64-toc-call-to-pcrel.s | 15 +- lldb/CMakeLists.txt | 2 + lldb/bindings/python/python-swigsafecast.swig | 27 +- lldb/bindings/python/python-wrapper.swig | 71 +- lldb/cmake/modules/AddLLDB.cmake | 4 +- lldb/cmake/modules/LLDBConfig.cmake | 4 +- lldb/source/DataFormatters/FormatManager.cpp | 8 +- .../ScriptInterpreter/Python/SWIGPythonBridge.h | 24 +- .../Python/ScriptInterpreterPython.cpp | 42 +- .../Plugins/TypeSystem/Clang/TypeSystemClang.cpp | 4 + .../commands/command/script/TestCommandScript.py | 6 + .../API/commands/command/script/persistence.py | 9 + .../TestTypeSummaryListArg.py | 8 +- .../universal/TestModuleCacheUniversal.py | 2 - .../c/flexible-array-members}/Makefile | 0 .../TestCFlexibleArrayMembers.py | 29 + lldb/test/API/lang/c/flexible-array-members/main.c | 37 + .../ScriptInterpreter/Python/PythonTestSuite.cpp | 20 +- llvm/cmake/config-ix.cmake | 1 - llvm/cmake/modules/TensorFlowCompile.cmake | 4 +- ...LocationDescriptionOnTheDwarfExpressionStack.md | 29 +- llvm/docs/CommandGuide/llvm-objdump.rst | 2 +- llvm/docs/DeveloperPolicy.rst | 7 + llvm/docs/LangRef.rst | 14 + llvm/docs/tutorial/index.rst | 2 +- llvm/include/llvm/Analysis/ConstantFolding.h | 6 - llvm/include/llvm/Analysis/TargetTransformInfo.h | 8 + .../llvm/Analysis/TargetTransformInfoImpl.h | 2 + llvm/include/llvm/AsmParser/LLParser.h | 4 +- llvm/include/llvm/AsmParser/LLToken.h | 1 + llvm/include/llvm/BinaryFormat/ELF.h | 4 + llvm/include/llvm/Bitcode/LLVMBitCodes.h | 7 +- llvm/include/llvm/CodeGen/SelectionDAG.h | 4 +- llvm/include/llvm/Config/config.h.cmake | 3 - llvm/include/llvm/IR/Attributes.h | 4 + llvm/include/llvm/IR/Constants.h | 35 + llvm/include/llvm/IR/IntrinsicsRISCV.td | 28 - llvm/include/llvm/IR/Value.def | 1 + llvm/include/llvm/MC/MCTargetOptions.h | 3 +- llvm/include/llvm/Support/Caching.h | 5 +- llvm/include/llvm/Support/ToolOutputFile.h | 5 +- llvm/include/llvm/Target/TargetOptions.h | 5 + .../Vectorize/LoopVectorizationLegality.h | 29 +- llvm/lib/Analysis/AliasAnalysis.cpp | 6 +- llvm/lib/Analysis/ConstantFolding.cpp | 52 +- llvm/lib/Analysis/TargetTransformInfo.cpp | 4 + llvm/lib/Analysis/ValueTracking.cpp | 2 +- llvm/lib/AsmParser/LLLexer.cpp | 1 + llvm/lib/AsmParser/LLParser.cpp | 26 +- llvm/lib/Bitcode/Reader/BitcodeAnalyzer.cpp | 1 + llvm/lib/Bitcode/Reader/BitcodeReader.cpp | 13 + llvm/lib/Bitcode/Writer/BitcodeWriter.cpp | 4 + llvm/lib/CodeGen/Analysis.cpp | 4 +- llvm/lib/CodeGen/AsmPrinter/AsmPrinter.cpp | 3 + llvm/lib/CodeGen/AsmPrinter/CodeViewDebug.cpp | 24 + llvm/lib/CodeGen/AsmPrinter/CodeViewDebug.h | 2 + llvm/lib/CodeGen/AsmPrinter/PseudoProbePrinter.cpp | 3 +- llvm/lib/CodeGen/CalcSpillWeights.cpp | 22 +- llvm/lib/CodeGen/MachineVerifier.cpp | 6 +- llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp | 89 +- llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp | 12 +- .../CodeGen/SelectionDAG/SelectionDAGBuilder.cpp | 3 + llvm/lib/IR/AsmWriter.cpp | 6 + llvm/lib/IR/Attributes.cpp | 11 +- llvm/lib/IR/Constants.cpp | 44 + llvm/lib/IR/LLVMContextImpl.h | 2 + llvm/lib/IR/Operator.cpp | 2 +- llvm/lib/IR/Verifier.cpp | 4 +- llvm/lib/LTO/LTO.cpp | 4 +- llvm/lib/LTO/LTOBackend.cpp | 2 + llvm/lib/ObjectYAML/ELFYAML.cpp | 48 +- llvm/lib/ObjectYAML/YAML.cpp | 5 +- llvm/lib/Support/Caching.cpp | 13 +- llvm/lib/Support/KnownBits.cpp | 23 +- llvm/lib/Support/RISCVISAInfo.cpp | 5 - llvm/lib/Support/Unix/Path.inc | 13 - llvm/lib/Target/AArch64/AArch64ISelLowering.cpp | 68 +- llvm/lib/Target/AArch64/AArch64InstrInfo.td | 13 + .../Target/AArch64/AArch64TargetTransformInfo.h | 2 + llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp | 32 - llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp | 12 - llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp | 88 +- llvm/lib/Target/AMDGPU/SIInstructions.td | 13 + llvm/lib/Target/AMDGPU/SOPInstructions.td | 94 +- llvm/lib/Target/ARM/A15SDOptimizer.cpp | 16 +- llvm/lib/Target/ARM/ARMCallingConv.cpp | 7 +- llvm/lib/Target/ARM/ARMConstantIslandPass.cpp | 48 +- llvm/lib/Target/ARM/ARMISelLowering.cpp | 44 +- llvm/lib/Target/ARM/ARMLowOverheadLoops.cpp | 4 +- llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp | 25 +- llvm/lib/Target/BPF/BPFPreserveDIType.cpp | 9 +- .../PowerPC/MCTargetDesc/PPCMCTargetDesc.cpp | 29 + llvm/lib/Target/PowerPC/PPCISelLowering.cpp | 19 +- llvm/lib/Target/PowerPC/PPCInstrInfo.td | 1 + llvm/lib/Target/PowerPC/PPCTargetTransformInfo.cpp | 4 - llvm/lib/Target/RISCV/RISCV.td | 8 - llvm/lib/Target/RISCV/RISCVInstrFormatsV.td | 32 - llvm/lib/Target/RISCV/RISCVInstrInfoV.td | 57 +- llvm/lib/Target/RISCV/RISCVInstrInfoVPseudos.td | 168 - llvm/lib/Target/RISCV/RISCVSchedRocket.td | 2 +- llvm/lib/Target/RISCV/RISCVSchedSiFive7.td | 2 +- llvm/lib/Target/RISCV/RISCVSubtarget.h | 2 - llvm/lib/Target/RISCV/RISCVTargetTransformInfo.cpp | 91 + llvm/lib/Target/RISCV/RISCVTargetTransformInfo.h | 7 + llvm/lib/Target/VE/VVPInstrInfo.td | 20 + llvm/lib/Target/VE/VVPInstrPatternsVec.td | 39 + llvm/lib/Target/VE/VVPNodes.def | 8 + llvm/lib/Target/X86/X86ISelLowering.cpp | 124 +- llvm/lib/Target/X86/X86InstrAVX512.td | 11 +- llvm/lib/Target/X86/X86SchedIceLake.td | 35 +- llvm/lib/Transforms/IPO/FunctionAttrs.cpp | 61 +- llvm/lib/Transforms/IPO/FunctionSpecialization.cpp | 16 +- llvm/lib/Transforms/IPO/GlobalOpt.cpp | 9 +- llvm/lib/Transforms/IPO/LowerTypeTests.cpp | 5 +- llvm/lib/Transforms/IPO/WholeProgramDevirt.cpp | 29 +- llvm/lib/Transforms/InstCombine/InstCombinePHI.cpp | 7 +- llvm/lib/Transforms/Scalar/LoopStrengthReduce.cpp | 2 +- llvm/lib/Transforms/Utils/Debugify.cpp | 2 +- llvm/lib/Transforms/Utils/ValueMapper.cpp | 6 + .../Vectorize/LoopVectorizationLegality.cpp | 68 +- .../Vectorize/LoopVectorizationPlanner.h | 35 +- llvm/lib/Transforms/Vectorize/LoopVectorize.cpp | 36 +- llvm/lib/Transforms/Vectorize/SLPVectorizer.cpp | 21 +- llvm/lib/Transforms/Vectorize/VPlan.cpp | 6 + llvm/lib/Transforms/Vectorize/VPlan.h | 14 +- llvm/lib/Transforms/Vectorize/VPlanPredicator.cpp | 6 +- llvm/lib/Transforms/Vectorize/VPlanSLP.cpp | 5 +- llvm/lib/Transforms/Vectorize/VPlanTransforms.cpp | 6 +- llvm/test/Analysis/BasicAA/pr52735.ll | 29 + llvm/test/Bitcode/nocfivalue.ll | 43 + .../postlegalizer-combiner-split-zero-stores.mir | 4 +- llvm/test/CodeGen/AArch64/arm64-uzp2-combine.ll | 47 + .../sve-fixed-length-permute-zip-uzp-trn.ll | 686 + .../AArch64/vecreduce-propagate-sd-flags.ll | 18 +- .../AMDGPU/GlobalISel/artifact-combiner-anyext.mir | 18 +- .../GlobalISel/artifact-combiner-build-vector.mir | 19 +- .../artifact-combiner-concat-vectors.mir | 39 +- .../GlobalISel/artifact-combiner-extract.mir | 134 +- .../AMDGPU/GlobalISel/artifact-combiner-sext.mir | 58 +- .../AMDGPU/GlobalISel/artifact-combiner-trunc.mir | 40 +- .../artifact-combiner-unmerge-values.mir | 1083 +- .../AMDGPU/GlobalISel/artifact-combiner-zext.mir | 192 +- ...bug-legalization-artifact-combiner-dead-def.mir | 40 +- .../AMDGPU/GlobalISel/combine-urem-pow-2.mir | 6 +- .../CodeGen/AMDGPU/GlobalISel/cvt_f32_ubyte.ll | 94 +- .../GlobalISel/irtranslator-amdgcn-sendmsg.ll | 9 +- .../GlobalISel/irtranslator-amdgpu_kernel.ll | 2746 +- .../AMDGPU/GlobalISel/irtranslator-amdgpu_ps.ll | 109 +- .../AMDGPU/GlobalISel/irtranslator-amdgpu_vs.ll | 96 +- .../AMDGPU/GlobalISel/irtranslator-constantexpr.ll | 96 +- .../AMDGPU/GlobalISel/irtranslator-fence.ll | 158 +- .../irtranslator-fixed-function-abi-vgpr-args.ll | 79 +- .../GlobalISel/irtranslator-function-args.ll | 4306 +-- .../GlobalISel/irtranslator-memory-intrinsics.ll | 335 +- .../AMDGPU/GlobalISel/irtranslator-ptrmask.ll | 184 +- .../CodeGen/AMDGPU/GlobalISel/irtranslator-sat.ll | 588 +- .../irtranslator-struct-return-intrinsics.ll | 21 +- .../AMDGPU/GlobalISel/irtranslator-tail-call.ll | 61 +- .../CodeGen/AMDGPU/GlobalISel/legalize-add.mir | 556 +- .../AMDGPU/GlobalISel/legalize-addrspacecast.mir | 532 +- .../CodeGen/AMDGPU/GlobalISel/legalize-anyext.mir | 354 +- .../CodeGen/AMDGPU/GlobalISel/legalize-ashr.mir | 2348 +- .../legalize-atomic-cmpxchg-with-success.mir | 56 +- .../AMDGPU/GlobalISel/legalize-atomic-cmpxchg.mir | 44 +- .../AMDGPU/GlobalISel/legalize-atomicrmw-add.mir | 16 +- .../AMDGPU/GlobalISel/legalize-atomicrmw-and.mir | 16 +- .../GlobalISel/legalize-atomicrmw-fadd-global.mir | 4 +- .../GlobalISel/legalize-atomicrmw-fadd-local.mir | 4 +- .../AMDGPU/GlobalISel/legalize-atomicrmw-max.mir | 16 +- .../AMDGPU/GlobalISel/legalize-atomicrmw-min.mir | 16 +- .../AMDGPU/GlobalISel/legalize-atomicrmw-or.mir | 16 +- .../AMDGPU/GlobalISel/legalize-atomicrmw-sub.mir | 16 +- .../AMDGPU/GlobalISel/legalize-atomicrmw-umax.mir | 16 +- .../AMDGPU/GlobalISel/legalize-atomicrmw-umin.mir | 16 +- .../GlobalISel/legalize-atomicrmw-xchg-flat.mir | 8 +- .../AMDGPU/GlobalISel/legalize-atomicrmw-xchg.mir | 16 +- .../AMDGPU/GlobalISel/legalize-atomicrmw-xor.mir | 16 +- .../GlobalISel/legalize-build-vector-trunc.mir | 6 +- .../AMDGPU/GlobalISel/legalize-build-vector.mir | 532 +- .../GlobalISel/legalize-build-vector.s16.mir | 592 +- .../AMDGPU/GlobalISel/legalize-concat-vectors.mir | 136 +- .../AMDGPU/GlobalISel/legalize-constant.mir | 40 +- .../CodeGen/AMDGPU/GlobalISel/legalize-extract.mir | 462 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fabs.mir | 392 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fadd.mir | 770 +- .../AMDGPU/GlobalISel/legalize-fcanonicalize.mir | 442 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fcos.mir | 774 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fmul.mir | 770 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fneg.mir | 334 +- .../CodeGen/AMDGPU/GlobalISel/legalize-freeze.mir | 442 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fsin.mir | 774 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fsub.mir | 920 +- .../GlobalISel/legalize-insert-vector-elt.mir | 1438 +- .../CodeGen/AMDGPU/GlobalISel/legalize-insert.mir | 666 +- .../AMDGPU/GlobalISel/legalize-inttoptr.mir | 74 +- .../GlobalISel/legalize-load-constant-32bit.mir | 55 +- .../AMDGPU/GlobalISel/legalize-load-constant.mir | 12234 ++++----- .../AMDGPU/GlobalISel/legalize-load-flat.mir | 10865 ++++---- .../AMDGPU/GlobalISel/legalize-load-global.mir | 26717 +++++++++---------- .../AMDGPU/GlobalISel/legalize-load-local.mir | 25576 ++++++++---------- .../GlobalISel/legalize-load-memory-metadata.mir | 24 +- .../AMDGPU/GlobalISel/legalize-load-private.mir | 15985 +++++------ .../CodeGen/AMDGPU/GlobalISel/legalize-lshr.mir | 2384 +- .../CodeGen/AMDGPU/GlobalISel/legalize-memcpy.mir | 16 +- .../AMDGPU/GlobalISel/legalize-memcpyinline.mir | 16 +- .../CodeGen/AMDGPU/GlobalISel/legalize-memmove.mir | 16 +- .../CodeGen/AMDGPU/GlobalISel/legalize-memset.mir | 14 +- .../legalize-merge-values-build-vector.mir | 36 +- .../AMDGPU/GlobalISel/legalize-merge-values.mir | 1542 +- .../CodeGen/AMDGPU/GlobalISel/legalize-mul.mir | 838 +- .../CodeGen/AMDGPU/GlobalISel/legalize-ptr-add.mir | 194 +- .../CodeGen/AMDGPU/GlobalISel/legalize-ptrmask.mir | 100 +- .../AMDGPU/GlobalISel/legalize-ptrtoint.mir | 74 +- .../CodeGen/AMDGPU/GlobalISel/legalize-select.mir | 1222 +- .../AMDGPU/GlobalISel/legalize-sext-inreg.mir | 1240 +- .../CodeGen/AMDGPU/GlobalISel/legalize-sext.mir | 474 +- .../legalize-sextload-constant-32bit.mir | 54 +- .../AMDGPU/GlobalISel/legalize-sextload-flat.mir | 60 +- .../AMDGPU/GlobalISel/legalize-sextload-global.mir | 232 +- .../AMDGPU/GlobalISel/legalize-sextload-local.mir | 30 +- .../GlobalISel/legalize-sextload-private.mir | 30 +- .../CodeGen/AMDGPU/GlobalISel/legalize-shl.mir | 2192 +- .../AMDGPU/GlobalISel/legalize-store-global.mir | 11644 ++++---- .../CodeGen/AMDGPU/GlobalISel/legalize-store.mir | 1128 +- .../CodeGen/AMDGPU/GlobalISel/legalize-sub.mir | 544 +- .../AMDGPU/GlobalISel/legalize-unmerge-values.mir | 712 +- .../CodeGen/AMDGPU/GlobalISel/legalize-xor.mir | 516 +- .../CodeGen/AMDGPU/GlobalISel/legalize-zext.mir | 616 +- .../legalize-zextload-constant-32bit.mir | 54 +- .../AMDGPU/GlobalISel/legalize-zextload-flat.mir | 60 +- .../AMDGPU/GlobalISel/legalize-zextload-global.mir | 232 +- .../AMDGPU/GlobalISel/legalize-zextload-local.mir | 30 +- .../GlobalISel/legalize-zextload-private.mir | 30 +- llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.memcpy.ll | 180 +- .../CodeGen/AMDGPU/GlobalISel/load-constant.96.ll | 140 +- .../CodeGen/AMDGPU/GlobalISel/load-local.128.ll | 138 +- .../CodeGen/AMDGPU/GlobalISel/load-local.96.ll | 118 +- .../CodeGen/AMDGPU/GlobalISel/load-unaligned.ll | 339 +- ...tlegalizer-combiner-sextload-from-sextinreg.mir | 9 +- .../CodeGen/AMDGPU/GlobalISel/store-local.128.ll | 139 +- .../CodeGen/AMDGPU/GlobalISel/store-local.96.ll | 269 +- .../AMDGPU/GlobalISel/widen-i8-i16-scalar-loads.ll | 16 +- llvm/test/CodeGen/AMDGPU/cttz_zero_undef.ll | 83 +- .../CodeGen/AMDGPU/divergence-driven-ctlz-cttz.ll | 64 + .../CodeGen/AMDGPU/divergence-driven-min-max.ll | 73 + .../CodeGen/AMDGPU/divergence-driven-not-isel.ll | 34 + llvm/test/CodeGen/AMDGPU/ds-alignment.ll | 491 +- llvm/test/CodeGen/AMDGPU/fused-bitlogic.ll | 4 +- llvm/test/CodeGen/AMDGPU/llvm.round.f64.ll | 2 +- llvm/test/CodeGen/AMDGPU/urem64.ll | 8 +- llvm/test/CodeGen/PowerPC/vec-icmpeq-v2i64-p7.ll | 48 + llvm/test/CodeGen/PowerPC/vec_cmpd_p7.ll | 10 + .../CodeGen/PowerPC/vector-popcnt-128-ult-ugt.ll | 10 + llvm/test/CodeGen/PowerPC/vsx.ll | 34 +- llvm/test/CodeGen/RISCV/attributes.ll | 12 +- llvm/test/CodeGen/RISCV/double-convert.ll | 2 - llvm/test/CodeGen/RISCV/float-convert.ll | 2 - llvm/test/CodeGen/RISCV/half-convert.ll | 255 +- llvm/test/CodeGen/RISCV/rv32zbb-zbp.ll | 114 + llvm/test/CodeGen/RISCV/rv64zbb-zbp.ll | 104 + llvm/test/CodeGen/RISCV/rvv/vamoadd-rv32.ll | 1682 -- llvm/test/CodeGen/RISCV/rvv/vamoadd-rv64.ll | 1682 -- llvm/test/CodeGen/RISCV/rvv/vamoand-rv32.ll | 1682 -- llvm/test/CodeGen/RISCV/rvv/vamoand-rv64.ll | 1682 -- llvm/test/CodeGen/RISCV/rvv/vamomax-rv32.ll | 1682 -- llvm/test/CodeGen/RISCV/rvv/vamomax-rv64.ll | 1682 -- llvm/test/CodeGen/RISCV/rvv/vamomaxu-rv32.ll | 1682 -- llvm/test/CodeGen/RISCV/rvv/vamomaxu-rv64.ll | 1682 -- llvm/test/CodeGen/RISCV/rvv/vamomin-rv32.ll | 1682 -- llvm/test/CodeGen/RISCV/rvv/vamomin-rv64.ll | 1682 -- llvm/test/CodeGen/RISCV/rvv/vamominu-rv32.ll | 1682 -- llvm/test/CodeGen/RISCV/rvv/vamominu-rv64.ll | 1682 -- llvm/test/CodeGen/RISCV/rvv/vamoor-rv32.ll | 1682 -- llvm/test/CodeGen/RISCV/rvv/vamoor-rv64.ll | 1682 -- llvm/test/CodeGen/RISCV/rvv/vamoswap-rv32.ll | 3362 --- llvm/test/CodeGen/RISCV/rvv/vamoswap-rv64.ll | 3362 --- llvm/test/CodeGen/RISCV/rvv/vamoxor-rv32.ll | 1682 -- llvm/test/CodeGen/RISCV/rvv/vamoxor-rv64.ll | 1682 -- llvm/test/CodeGen/Thumb2/mve-pred-or.ll | 24 +- llvm/test/CodeGen/Thumb2/mve-pred-vselect.ll | 8 +- llvm/test/CodeGen/Thumb2/mve-pred-xor.ll | 24 +- llvm/test/CodeGen/Thumb2/mve-saturating-arith.ll | 14 +- llvm/test/CodeGen/VE/Vector/vp_fadd.ll | 81 + llvm/test/CodeGen/VE/Vector/vp_fdiv.ll | 81 + llvm/test/CodeGen/VE/Vector/vp_fmul.ll | 81 + llvm/test/CodeGen/VE/Vector/vp_fsub.ll | 87 + llvm/test/CodeGen/VE/Vector/vp_sdiv.ll | 87 +- llvm/test/CodeGen/VE/Vector/vp_udiv.ll | 87 +- llvm/test/CodeGen/X86/mul128.ll | 13 +- llvm/test/CodeGen/X86/nocfivalue.ll | 37 + llvm/test/CodeGen/X86/vector-fshl-128.ll | 75 +- llvm/test/CodeGen/X86/vector-fshl-256.ll | 64 +- llvm/test/CodeGen/X86/vector-fshl-rot-128.ll | 86 +- llvm/test/CodeGen/X86/vector-fshl-rot-256.ll | 33 +- llvm/test/CodeGen/X86/vector-fshl-rot-sub128.ll | 99 +- llvm/test/CodeGen/X86/vector-fshr-rot-128.ll | 80 +- llvm/test/CodeGen/X86/vector-fshr-rot-256.ll | 39 +- llvm/test/CodeGen/X86/vector-fshr-rot-sub128.ll | 112 +- llvm/test/CodeGen/X86/vector-rotate-128.ll | 86 +- llvm/test/CodeGen/X86/vector-rotate-256.ll | 33 +- llvm/test/DebugInfo/COFF/globals.ll | 9 +- llvm/test/DebugInfo/COFF/multifunction.ll | 24 +- llvm/test/DebugInfo/COFF/pr28747.ll | 6 +- llvm/test/DebugInfo/COFF/simple.ll | 30 +- llvm/test/DebugInfo/COFF/vframe-fpo.ll | 4 +- llvm/test/MC/AArch64/coff-debug.ll | 10 +- llvm/test/MC/ARM/coff-debugging-secrel.ll | 8 +- llvm/test/MC/COFF/cv-compiler-info.ll | 32 +- llvm/test/MC/PowerPC/ppc64-encoding-bookII.s | 3 + llvm/test/MC/RISCV/attribute-arch-invalid.s | 4 +- llvm/test/MC/RISCV/attribute-arch.s | 4 +- llvm/test/MC/RISCV/rvv/zvamo.s | 874 - llvm/test/MachineVerifier/test_g_rotr_rotl.mir | 2 +- llvm/test/MachineVerifier/test_g_shift.mir | 21 + .../devirt_after_filtering_unreachable_lib.ll | 119 +- .../X86/devirt_after_filtering_unreachable.ll | 63 +- .../FunctionAttrs/out-of-bounds-iterator-bug.ll | 30 +- llvm/test/Transforms/FunctionAttrs/readattrs.ll | 12 +- .../function-specialization4.ll | 4 +- .../Inline/X86/call-abi-compatibility.ll | 89 + llvm/test/Transforms/InstCombine/icmp-mul.ll | 29 + llvm/test/Transforms/InstCombine/narrow-switch.ll | 12 +- .../PowerPC/p10-respect-unroll-pragma.ll | 159 + .../RISCV/lit.local.cfg | 0 llvm/test/Transforms/LoopUnroll/RISCV/unroll.ll | 162 + .../AArch64/eliminate-tail-predication.ll | 2 +- .../AArch64/first-order-recurrence.ll | 4 +- .../LoopVectorize/AArch64/masked-op-cost.ll | 2 +- .../LoopVectorize/AArch64/scalable-alloca.ll | 2 +- .../LoopVectorize/AArch64/scalable-call.ll | 4 +- .../AArch64/scalable-predicate-instruction.ll | 4 +- .../LoopVectorize/AArch64/scalable-reductions.ll | 2 +- .../LoopVectorize/AArch64/scalable-strict-fadd.ll | 10 +- .../AArch64/scalable-vectorization-cost-tuning.ll | 12 +- .../AArch64/scalable-vectorization.ll | 40 +- .../LoopVectorize/AArch64/scalable-vf-hint.ll | 6 +- .../LoopVectorize/AArch64/sve-basic-vec.ll | 2 +- .../LoopVectorize/AArch64/sve-cond-inv-loads.ll | 2 +- .../LoopVectorize/AArch64/sve-epilog-vect.ll | 6 +- .../AArch64/sve-extract-last-veclane.ll | 2 +- .../AArch64/sve-gather-scatter-cost.ll | 2 +- .../LoopVectorize/AArch64/sve-gather-scatter.ll | 2 +- .../LoopVectorize/AArch64/sve-illegal-type.ll | 2 +- .../AArch64/sve-inductions-unusual-types.ll | 2 +- .../LoopVectorize/AArch64/sve-inductions.ll | 2 +- .../LoopVectorize/AArch64/sve-inv-loads.ll | 2 +- .../LoopVectorize/AArch64/sve-inv-store.ll | 2 +- .../LoopVectorize/AArch64/sve-large-strides.ll | 2 +- .../LoopVectorize/AArch64/sve-masked-loadstore.ll | 2 +- .../LoopVectorize/AArch64/sve-select-cmp.ll | 4 +- .../LoopVectorize/AArch64/sve-strict-fadd-cost.ll | 6 +- .../LoopVectorize/AArch64/sve-tail-folding.ll | 2 +- .../LoopVectorize/AArch64/sve-type-conv.ll | 2 +- .../AArch64/sve-vector-reverse-mask4.ll | 2 +- .../LoopVectorize/AArch64/sve-vector-reverse.ll | 2 +- .../AArch64/sve-widen-extractvalue.ll | 2 +- .../LoopVectorize/AArch64/sve-widen-gep.ll | 2 +- .../LoopVectorize/AArch64/sve-widen-phi.ll | 2 +- .../Transforms/LoopVectorize/if-pred-non-void.ll | 10 +- .../Transforms/LoopVectorize/metadata-width.ll | 3 +- .../Transforms/LoopVectorize/vplan-printing.ll | 6 +- llvm/test/Transforms/LowerTypeTests/nocfivalue.ll | 36 + .../Transforms/PhaseOrdering/X86/pixel-splat.ll | 33 +- .../Transforms/SLPVectorizer/X86/reused-undefs.ll | 40 + ..._single_after_filtering_unreachable_function.ll | 61 + .../llvm-mca/X86/IceLakeServer/resources-avx1.s | 58 +- .../X86/IceLakeServer/resources-avx512vl.s | 50 +- .../llvm-mca/X86/IceLakeServer/resources-sse1.s | 14 +- .../llvm-mca/X86/IceLakeServer/resources-sse2.s | 14 +- .../llvm-mca/X86/IceLakeServer/resources-sse3.s | 10 +- .../ELF/PowerPC/disassemble-symbolize-operands.ll | 59 + .../XCOFF/disassemble-symbolize-operands.ll | 63 + ...incorrect-format.test => incorrect-format.test} | 2 +- ...single-inlineA.test => left-single-inline.test} | 0 ...api-diff-matching-tbd.test => matching-tbd.txt} | 0 ...ines.test => mismatched-number-of-inlines.test} | 0 llvm/test/tools/llvm-tapi-diff/misspelled-tbd.test | 3 + ...multiple-inlines.test => multiple-inlines.test} | 0 .../{tapi-diff-no-inlines.test => no-inlines.test} | 0 ...ngle-inlineB.test => right-single-inlines.test} | 0 ...umber-of-inlines.test => same-num-inlines.test} | 0 .../llvm-tapi-diff/tapi-diff-misspelled-tbd.test | 5 - llvm/tools/llc/llc.cpp | 3 + llvm/tools/llvm-lto2/llvm-lto2.cpp | 2 +- llvm/tools/llvm-objdump/llvm-objdump.cpp | 9 +- llvm/tools/llvm-readobj/ELFDumper.cpp | 2 +- llvm/tools/llvm-tapi-diff/llvm-tapi-diff.cpp | 34 +- llvm/unittests/Analysis/ValueTrackingTest.cpp | 14 + .../CodeGen/GlobalISel/KnownBitsVectorTest.cpp | 3 +- llvm/unittests/Support/Host.cpp | 2 +- llvm/utils/emacs/llvm-mode.el | 2 +- .../compiler-rt/lib/sanitizer_common/BUILD.gn | 1 + .../gn/secondary/compiler-rt/lib/tsan/rtl/BUILD.gn | 2 - llvm/utils/gn/secondary/libcxx/include/BUILD.gn | 19 + .../gn/secondary/llvm/include/llvm/Config/BUILD.gn | 2 - llvm/utils/lit/lit/LitConfig.py | 5 + llvm/utils/lit/lit/cl_arguments.py | 3 +- llvm/utils/lit/lit/util.py | 2 +- llvm/utils/llvm-mca-compare.py | 279 + llvm/utils/vim/syntax/llvm.vim | 1 + mlir/examples/toy/Ch1/parser/AST.cpp | 2 +- mlir/examples/toy/Ch1/toyc.cpp | 2 +- mlir/examples/toy/Ch2/mlir/MLIRGen.cpp | 18 +- mlir/examples/toy/Ch2/parser/AST.cpp | 2 +- mlir/examples/toy/Ch2/toyc.cpp | 8 +- mlir/examples/toy/Ch3/mlir/MLIRGen.cpp | 18 +- mlir/examples/toy/Ch3/parser/AST.cpp | 2 +- mlir/examples/toy/Ch3/toyc.cpp | 8 +- mlir/examples/toy/Ch4/mlir/MLIRGen.cpp | 18 +- mlir/examples/toy/Ch4/parser/AST.cpp | 2 +- mlir/examples/toy/Ch4/toyc.cpp | 8 +- mlir/examples/toy/Ch5/mlir/MLIRGen.cpp | 18 +- mlir/examples/toy/Ch5/parser/AST.cpp | 2 +- mlir/examples/toy/Ch5/toyc.cpp | 8 +- mlir/examples/toy/Ch6/mlir/MLIRGen.cpp | 18 +- mlir/examples/toy/Ch6/parser/AST.cpp | 2 +- mlir/examples/toy/Ch6/toyc.cpp | 8 +- mlir/examples/toy/Ch7/mlir/MLIRGen.cpp | 12 +- mlir/examples/toy/Ch7/parser/AST.cpp | 2 +- mlir/examples/toy/Ch7/toyc.cpp | 8 +- mlir/include/mlir/Analysis/Presburger/Simplex.h | 187 +- mlir/include/mlir/Dialect/Async/Passes.h | 2 +- mlir/include/mlir/Dialect/Async/Transforms.h | 40 + mlir/include/mlir/Dialect/Linalg/Passes.h | 2 + mlir/include/mlir/Dialect/Linalg/Passes.td | 6 + .../mlir/Dialect/Linalg/Transforms/Transforms.h | 4 + mlir/include/mlir/Dialect/SCF/SCFOps.td | 12 +- mlir/include/mlir/IR/OpAsmInterface.td | 13 +- mlir/include/mlir/IR/OpImplementation.h | 5 - mlir/include/mlir/Support/MathExtras.h | 6 +- mlir/lib/Analysis/Presburger/Simplex.cpp | 76 +- mlir/lib/Analysis/SliceAnalysis.cpp | 4 +- mlir/lib/Analysis/Utils.cpp | 6 +- mlir/lib/Bindings/Python/IRAttributes.cpp | 18 +- mlir/lib/Bindings/Python/IRCore.cpp | 6 +- mlir/lib/Bindings/Python/IRModule.cpp | 10 +- mlir/lib/Bindings/Python/PybindUtils.cpp | 2 - mlir/lib/Bindings/Python/Transforms/Transforms.cpp | 2 - mlir/lib/CAPI/IR/IR.cpp | 2 +- .../AffineToStandard/AffineToStandard.cpp | 39 +- .../lib/Conversion/ComplexToLLVM/ComplexToLLVM.cpp | 14 +- .../ComplexToStandard/ComplexToStandard.cpp | 89 +- mlir/lib/Conversion/LLVMCommon/MemRefBuilder.cpp | 4 +- .../lib/Conversion/PDLToPDLInterp/RootOrdering.cpp | 4 +- mlir/lib/Conversion/SCFToGPU/SCFToGPU.cpp | 14 +- mlir/lib/Conversion/SCFToOpenMP/SCFToOpenMP.cpp | 24 +- mlir/lib/Conversion/SCFToSPIRV/SCFToSPIRV.cpp | 37 +- .../lib/Conversion/SCFToStandard/SCFToStandard.cpp | 80 +- mlir/lib/Conversion/SPIRVToLLVM/SPIRVToLLVM.cpp | 2 +- .../Conversion/ShapeToStandard/ShapeToStandard.cpp | 2 +- mlir/lib/Conversion/TosaToLinalg/TosaToLinalg.cpp | 29 +- mlir/lib/Conversion/TosaToSCF/TosaToSCF.cpp | 14 +- mlir/lib/Conversion/VectorToGPU/VectorToGPU.cpp | 4 +- .../Dialect/Arithmetic/Transforms/ExpandOps.cpp | 54 +- .../Dialect/Async/Transforms/AsyncParallelFor.cpp | 148 +- .../Dialect/GPU/Transforms/AllReduceLowering.cpp | 6 +- .../lib/Dialect/GPU/Transforms/KernelOutlining.cpp | 2 +- mlir/lib/Dialect/LLVMIR/IR/LLVMTypes.cpp | 26 +- .../ComprehensiveBufferize/SCFInterfaceImpl.cpp | 23 +- mlir/lib/Dialect/Linalg/IR/LinalgOps.cpp | 146 +- mlir/lib/Dialect/Linalg/Transforms/CMakeLists.txt | 1 + .../Linalg/Transforms/ElementwiseToLinalg.cpp | 2 +- .../lib/Dialect/Linalg/Transforms/HoistPadding.cpp | 22 +- mlir/lib/Dialect/Linalg/Transforms/Hoisting.cpp | 8 +- .../Linalg/Transforms/NamedOpConversions.cpp | 160 + mlir/lib/Dialect/Linalg/Transforms/PassDetail.h | 4 + .../Dialect/Linalg/Transforms/Vectorization.cpp | 12 +- .../Math/Transforms/PolynomialApproximation.cpp | 4 +- mlir/lib/Dialect/MemRef/IR/MemRefOps.cpp | 8 +- mlir/lib/Dialect/OpenMP/IR/OpenMPDialect.cpp | 14 +- mlir/lib/Dialect/PDL/IR/PDL.cpp | 4 +- mlir/lib/Dialect/PDLInterp/IR/PDLInterp.cpp | 4 +- mlir/lib/Dialect/Quant/IR/QuantTypes.cpp | 36 +- .../Dialect/Quant/Transforms/ConvertSimQuant.cpp | 2 +- mlir/lib/Dialect/Quant/Utils/FakeQuantSupport.cpp | 12 +- mlir/lib/Dialect/Quant/Utils/QuantizeUtils.cpp | 19 +- mlir/lib/Dialect/SCF/SCF.cpp | 345 +- mlir/lib/Dialect/SCF/Transforms/ForToWhile.cpp | 16 +- .../SCF/Transforms/LoopCanonicalization.cpp | 16 +- mlir/lib/Dialect/SCF/Transforms/LoopPipelining.cpp | 11 +- .../Dialect/SCF/Transforms/LoopRangeFolding.cpp | 6 +- .../Dialect/SCF/Transforms/LoopSpecialization.cpp | 35 +- .../Dialect/SCF/Transforms/ParallelLoopFusion.cpp | 8 +- .../Dialect/SCF/Transforms/ParallelLoopTiling.cpp | 33 +- .../SCF/Transforms/StructuralTypeConversions.cpp | 8 +- mlir/lib/Dialect/SCF/Transforms/Utils.cpp | 12 +- .../lib/Dialect/SPIRV/IR/SPIRVCanonicalization.cpp | 2 +- mlir/lib/Dialect/SPIRV/IR/SPIRVOps.cpp | 10 +- mlir/lib/Dialect/Shape/IR/Shape.cpp | 11 +- .../Transforms/SparseTensorConversion.cpp | 6 +- .../SparseTensor/Transforms/Sparsification.cpp | 18 +- mlir/lib/Dialect/StandardOps/IR/Ops.cpp | 3 +- .../Tensor/IR/TensorInferTypeOpInterfaceImpl.cpp | 10 +- mlir/lib/Dialect/Tensor/IR/TensorOps.cpp | 4 +- mlir/lib/Dialect/Tensor/Transforms/Bufferize.cpp | 16 +- mlir/lib/Dialect/Tosa/IR/TosaOps.cpp | 4 +- .../Tosa/Transforms/TosaDecomposeTransposeConv.cpp | 48 +- .../Dialect/Tosa/Transforms/TosaInferShapes.cpp | 2 +- .../Dialect/Tosa/Transforms/TosaOptimization.cpp | 4 +- mlir/lib/Dialect/Vector/VectorTransforms.cpp | 34 +- .../Dialect/X86Vector/Transforms/AVXTranspose.cpp | 105 +- mlir/lib/ExecutionEngine/AsyncRuntime.cpp | 3 + mlir/lib/ExecutionEngine/ExecutionEngine.cpp | 57 +- mlir/lib/ExecutionEngine/JitRunner.cpp | 16 +- mlir/lib/ExecutionEngine/RunnerUtils.cpp | 4 + mlir/lib/ExecutionEngine/SparseTensorUtils.cpp | 49 +- mlir/lib/IR/AffineMap.cpp | 2 +- mlir/lib/IR/AsmPrinter.cpp | 36 +- mlir/lib/IR/Block.cpp | 2 +- mlir/lib/IR/BuiltinAttributes.cpp | 8 +- mlir/lib/IR/MLIRContext.cpp | 1 - mlir/lib/IR/Operation.cpp | 25 +- mlir/lib/IR/OperationSupport.cpp | 8 +- mlir/lib/IR/Region.cpp | 6 +- mlir/lib/Interfaces/SideEffectInterfaces.cpp | 4 +- mlir/lib/Parser/AffineParser.cpp | 7 +- mlir/lib/Pass/Pass.cpp | 12 +- mlir/lib/TableGen/Attribute.cpp | 2 +- mlir/lib/TableGen/Dialect.cpp | 2 +- mlir/lib/TableGen/Operator.cpp | 5 +- mlir/lib/TableGen/Pattern.cpp | 2 +- mlir/lib/TableGen/Predicate.cpp | 11 +- mlir/lib/TableGen/Trait.cpp | 2 +- mlir/lib/Target/Cpp/TranslateToCpp.cpp | 12 +- mlir/lib/Target/LLVMIR/ConvertFromLLVMIR.cpp | 49 +- .../Dialect/OpenACC/OpenACCToLLVMIRTranslation.cpp | 12 +- .../Dialect/OpenMP/OpenMPToLLVMIRTranslation.cpp | 14 +- .../Dialect/ROCDL/ROCDLToLLVMIRTranslation.cpp | 10 +- mlir/lib/Target/LLVMIR/ModuleTranslation.cpp | 4 +- mlir/lib/Tools/PDLL/Parser/Parser.cpp | 2 +- mlir/lib/Tools/mlir-lsp-server/MLIRServer.cpp | 2 +- mlir/lib/Tools/mlir-reduce/MlirReduceMain.cpp | 12 +- mlir/lib/Transforms/LoopCoalescing.cpp | 3 +- mlir/lib/Transforms/LoopFusion.cpp | 5 +- mlir/lib/Transforms/LoopInvariantCodeMotion.cpp | 2 +- mlir/lib/Transforms/NormalizeMemRefs.cpp | 4 +- mlir/lib/Transforms/PipelineDataTransfer.cpp | 2 +- mlir/lib/Transforms/Utils/FoldUtils.cpp | 2 +- mlir/lib/Transforms/Utils/LoopFusionUtils.cpp | 3 +- mlir/lib/Transforms/Utils/LoopUtils.cpp | 68 +- .../Async/async-parallel-for-compute-fn.mlir | 20 +- mlir/test/Dialect/Linalg/canonicalize.mlir | 25 - mlir/test/Dialect/Linalg/namedop_conversion.mlir | 24 + mlir/test/Dialect/MemRef/invalid.mlir | 12 - mlir/test/Dialect/MemRef/ops.mlir | 9 + mlir/test/Dialect/SCF/canonicalize.mlir | 18 + mlir/test/lib/Analysis/TestAliasAnalysis.cpp | 2 +- .../Dialect/Math/TestPolynomialApproximation.cpp | 6 +- mlir/test/lib/Dialect/Test/TestDialect.cpp | 43 +- mlir/test/lib/Dialect/Test/TestOps.td | 9 +- mlir/test/lib/Dialect/Test/TestPatterns.cpp | 2 +- mlir/test/lib/Dialect/Tosa/TosaTestPasses.cpp | 4 +- mlir/test/lib/IR/TestMatchers.cpp | 18 +- mlir/test/lib/IR/TestOpaqueLoc.cpp | 13 +- mlir/test/lib/Transforms/TestLoopFusion.cpp | 4 +- .../mlir_test_spirv_cpu_runner_c_wrappers.cpp | 4 + .../mlir-linalg-ods-yaml-gen.cpp | 3 +- mlir/tools/mlir-tblgen/DialectGen.cpp | 7 +- mlir/tools/mlir-tblgen/LLVMIRIntrinsicGen.cpp | 12 +- mlir/tools/mlir-tblgen/OpDefinitionsGen.cpp | 2 +- mlir/tools/mlir-tblgen/PassGen.cpp | 11 +- mlir/tools/mlir-tblgen/SPIRVUtilsGen.cpp | 4 +- mlir/tools/mlir-tblgen/mlir-tblgen.cpp | 20 +- mlir/unittests/Analysis/AffineStructuresTest.cpp | 336 +- mlir/unittests/Analysis/PresburgerSetTest.cpp | 607 +- mlir/unittests/ExecutionEngine/Invoke.cpp | 82 +- mlir/unittests/IR/OperationSupportTest.cpp | 4 +- mlir/unittests/Support/MathExtrasTest.cpp | 4 + mlir/unittests/TableGen/StructsGenTest.cpp | 2 +- mlir/utils/vim/README | 8 + openmp/docs/design/Runtimes.rst | 9 +- openmp/runtime/src/kmp_affinity.cpp | 12 +- openmp/runtime/src/kmp_affinity.h | 3 + openmp/runtime/src/kmp_settings.cpp | 22 +- utils/bazel/llvm-project-overlay/llvm/BUILD.bazel | 2 +- utils/bazel/llvm-project-overlay/llvm/config.bzl | 1 - .../llvm/include/llvm/Config/config.h | 3 - utils/bazel/llvm-project-overlay/mlir/BUILD.bazel | 5 +- .../mlir/unittests/BUILD.bazel | 270 + utils/bazel/llvm_configs/config.h.cmake | 3 - 881 files changed, 83524 insertions(+), 120516 deletions(-) create mode 100644 clang/test/AST/ast-dump-using.cpp create mode 100644 clang/test/CodeGen/builtin-function-start.cpp create mode 100644 clang/test/CodeGenCXX/debug-info-objname.cpp copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] create mode 100644 clang/test/Driver/Inputs/hipspv/bin/.hipVersion copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] create mode 100644 clang/test/Driver/hipspv-device-libs.hip create mode 100644 clang/test/Driver/hipspv-pass-plugin.hip create mode 100644 clang/test/Driver/hipspv-toolchain-rdc.hip create mode 100644 clang/test/Driver/hipspv-toolchain.hip create mode 100644 clang/test/Driver/invalid-offload-options.cpp create mode 100644 clang/test/Modules/Inputs/module-transtive-instantiation/Templ.cppm create mode 100644 clang/test/Modules/Inputs/module-transtive-instantiation/bar.cppm create mode 100644 clang/test/Modules/module-transtive-instantiation-2.cpp create mode 100644 clang/test/Modules/module-transtive-instantiation.cpp create mode 100644 compiler-rt/lib/sanitizer_common/sanitizer_stoptheworld_win.cpp delete mode 100644 compiler-rt/lib/tsan/rtl/tsan_clock.cpp delete mode 100644 compiler-rt/lib/tsan/rtl/tsan_clock.h delete mode 100644 compiler-rt/lib/tsan/tests/unit/tsan_clock_test.cpp create mode 100644 flang/test/Semantics/collectives02.f90 create mode 100644 flang/test/Semantics/collectives03.f90 create mode 100644 flang/test/Semantics/collectives05.f90 create mode 100644 libcxx/include/__filesystem/copy_options.h create mode 100644 libcxx/include/__filesystem/directory_entry.h create mode 100644 libcxx/include/__filesystem/directory_iterator.h create mode 100644 libcxx/include/__filesystem/directory_options.h create mode 100644 libcxx/include/__filesystem/file_status.h create mode 100644 libcxx/include/__filesystem/file_time_type.h create mode 100644 libcxx/include/__filesystem/file_type.h create mode 100644 libcxx/include/__filesystem/filesystem_error.h create mode 100644 libcxx/include/__filesystem/operations.h create mode 100644 libcxx/include/__filesystem/path.h create mode 100644 libcxx/include/__filesystem/path_iterator.h create mode 100644 libcxx/include/__filesystem/perm_options.h create mode 100644 libcxx/include/__filesystem/perms.h create mode 100644 libcxx/include/__filesystem/recursive_directory_iterator.h create mode 100644 libcxx/include/__filesystem/space_info.h create mode 100644 libcxx/include/__filesystem/u8path.h create mode 100644 libcxx/include/__memory/voidify.h create mode 100644 libcxx/include/__utility/transaction.h copy libcxx/test/{std/atomics/atomics.types.operations/atomics.types.operations.re [...] copy libcxx/test/{std/atomics/atomics.types.operations/atomics.types.operations.re [...] copy libcxx/test/{std/atomics/atomics.types.operations/atomics.types.operations.re [...] copy libcxx/test/{std/atomics/atomics.types.operations/atomics.types.operations.re [...] copy libcxx/test/{std/atomics/atomics.types.operations/atomics.types.operations.re [...] copy libcxx/test/{std/atomics/atomics.types.operations/atomics.types.operations.re [...] copy libcxx/test/{std/atomics/atomics.types.operations/atomics.types.operations.re [...] copy libcxx/test/{std/atomics/atomics.types.operations/atomics.types.operations.re [...] copy libcxx/test/{std/atomics/atomics.types.operations/atomics.types.operations.re [...] copy libcxx/test/{std/atomics/atomics.types.operations/atomics.types.operations.re [...] copy libcxx/test/{std/atomics/atomics.types.operations/atomics.types.operations.re [...] copy libcxx/test/{std/atomics/atomics.types.operations/atomics.types.operations.re [...] copy libcxx/test/{std/atomics/atomics.types.operations/atomics.types.operations.re [...] copy libcxx/test/{std/input.output/iostream.objects/narrow.stream.objects/clog.sh. [...] copy libcxx/test/{std/atomics/atomics.types.operations/atomics.types.operations.re [...] copy libcxx/test/{std/atomics/atomics.types.operations/atomics.types.operations.re [...] copy libcxx/test/{std/atomics/atomics.types.operations/atomics.types.operations.re [...] copy libcxx/test/{std/atomics/atomics.types.operations/atomics.types.operations.re [...] delete mode 100644 libcxx/test/libcxx/selftest/fail.cpp/lit.local.cfg create mode 100644 libcxx/test/libcxx/utilities/transaction.pass.cpp create mode 100644 libcxx/test/std/library/description/conventions/customization.p [...] create mode 100644 libcxx/test/std/utilities/memory/specialized.algorithms/buffer.h create mode 100644 libcxx/test/std/utilities/memory/specialized.algorithms/counted.h copy libcxx/test/std/utilities/memory/specialized.algorithms/{uninitialized.constr [...] copy libcxx/test/std/utilities/memory/specialized.algorithms/{uninitialized.constr [...] copy libcxx/test/std/utilities/memory/specialized.algorithms/{uninitialized.constr [...] copy libcxx/test/std/utilities/memory/specialized.algorithms/{uninitialized.constr [...] create mode 100644 lld/test/ELF/lto/opt-remarks-incomplete.ll create mode 100644 lldb/test/API/commands/command/script/persistence.py copy lldb/test/API/{commands/expression/dollar-in-variable => lang/c/flexible-arra [...] create mode 100644 lldb/test/API/lang/c/flexible-array-members/TestCFlexibleArrayM [...] create mode 100644 lldb/test/API/lang/c/flexible-array-members/main.c create mode 100644 llvm/test/Analysis/BasicAA/pr52735.ll create mode 100644 llvm/test/Bitcode/nocfivalue.ll create mode 100644 llvm/test/CodeGen/AArch64/arm64-uzp2-combine.ll create mode 100644 llvm/test/CodeGen/AArch64/sve-fixed-length-permute-zip-uzp-trn.ll create mode 100644 llvm/test/CodeGen/AMDGPU/divergence-driven-ctlz-cttz.ll create mode 100755 llvm/test/CodeGen/AMDGPU/divergence-driven-min-max.ll create mode 100644 llvm/test/CodeGen/AMDGPU/divergence-driven-not-isel.ll create mode 100644 llvm/test/CodeGen/PowerPC/vec-icmpeq-v2i64-p7.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vamoadd-rv32.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vamoadd-rv64.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vamoand-rv32.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vamoand-rv64.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vamomax-rv32.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vamomax-rv64.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vamomaxu-rv32.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vamomaxu-rv64.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vamomin-rv32.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vamomin-rv64.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vamominu-rv32.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vamominu-rv64.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vamoor-rv32.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vamoor-rv64.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vamoswap-rv32.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vamoswap-rv64.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vamoxor-rv32.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vamoxor-rv64.ll create mode 100644 llvm/test/CodeGen/VE/Vector/vp_fadd.ll create mode 100644 llvm/test/CodeGen/VE/Vector/vp_fdiv.ll create mode 100644 llvm/test/CodeGen/VE/Vector/vp_fmul.ll create mode 100644 llvm/test/CodeGen/VE/Vector/vp_fsub.ll create mode 100644 llvm/test/CodeGen/X86/nocfivalue.ll delete mode 100644 llvm/test/MC/RISCV/rvv/zvamo.s create mode 100644 llvm/test/MachineVerifier/test_g_shift.mir create mode 100644 llvm/test/Transforms/Inline/X86/call-abi-compatibility.ll create mode 100644 llvm/test/Transforms/LoopUnroll/PowerPC/p10-respect-unroll-pragma.ll copy llvm/test/Transforms/{AtomicExpand => LoopUnroll}/RISCV/lit.local.cfg (100%) create mode 100644 llvm/test/Transforms/LoopUnroll/RISCV/unroll.ll create mode 100644 llvm/test/Transforms/LowerTypeTests/nocfivalue.ll create mode 100644 llvm/test/Transforms/SLPVectorizer/X86/reused-undefs.ll create mode 100644 llvm/test/Transforms/WholeProgramDevirt/devirt_single_after_fil [...] create mode 100644 llvm/test/tools/llvm-objdump/ELF/PowerPC/disassemble-symbolize- [...] create mode 100644 llvm/test/tools/llvm-objdump/XCOFF/disassemble-symbolize-operands.ll rename llvm/test/tools/llvm-tapi-diff/{tapi-diff-incorrect-format.test => incorrec [...] rename llvm/test/tools/llvm-tapi-diff/{tapi-diff-tbd-has-single-inlineA.test => le [...] rename llvm/test/tools/llvm-tapi-diff/{tapi-diff-matching-tbd.test => matching-tbd [...] rename llvm/test/tools/llvm-tapi-diff/{tapi-diff-mismatched-number-of-inlines.test [...] create mode 100644 llvm/test/tools/llvm-tapi-diff/misspelled-tbd.test rename llvm/test/tools/llvm-tapi-diff/{tapi-diff-tbd-has-multiple-inlines.test => [...] rename llvm/test/tools/llvm-tapi-diff/{tapi-diff-no-inlines.test => no-inlines.tes [...] rename llvm/test/tools/llvm-tapi-diff/{tapi-diff-tbd-has-single-inlineB.test => ri [...] rename llvm/test/tools/llvm-tapi-diff/{tapi-diff-same-number-of-inlines.test => sa [...] delete mode 100644 llvm/test/tools/llvm-tapi-diff/tapi-diff-misspelled-tbd.test create mode 100755 llvm/utils/llvm-mca-compare.py create mode 100644 mlir/include/mlir/Dialect/Async/Transforms.h create mode 100644 mlir/lib/Dialect/Linalg/Transforms/NamedOpConversions.cpp create mode 100644 mlir/test/Dialect/Linalg/namedop_conversion.mlir create mode 100644 utils/bazel/llvm-project-overlay/mlir/unittests/BUILD.bazel -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

1
0
0 0

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-lts-allnoconfig updated (9833dd9767 -> c3f340f752)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-lts-allnoconfig in repository toolchain/ci/binutils-gdb. from 9833dd9767 x86: Terminate mnemonicendp in swap_operand() adds 4f626cad04 gdb/remote: some fixes for 'maint set target-async off' adds 8d34471f70 gdb: add assert in remote_target::wait relating to async being off adds fa8f0a0ff0 gdb: add "exit" command as an alias for "quit" adds 6b526f64aa Automatic date update in version.in adds 682351b932 readelf: avoid a possible divide by zero adds 432e9063fd Obsolete m32c-rtems adds fdc40d5673 Automatic date update in version.in adds 68ba44c41a gdb/ada-lang.h: Reformat comment to follow coding standards adds cc6d00f13b gdb/ada-exp.y: Reformat comment to follow GDB's coding standards adds db956d66c9 Add Enze Li to gdb/MAINTAINERS adds dde238e063 Make n_spaces return a const char * adds b0715493df Remove puts_debug adds 6bebf813ac Remove print_spaces adds 443279aa9c Automatic date update in version.in adds 5ab88688f0 Typo fixes in binutils doc adds ca988435c6 gas/ELF: avoid below-base ref in obj_elf_parse_section_letters() adds 47f4115a1b x86: -mfence-as-lock-add=yes doesn't work for 16-bit mode adds ae47e3097e Obsolete m32c-rtems and m32r-rtems adds 8a7cd1ebd7 [AArch64] Fix typo in error messages adds 6d59be2c2c Automatic date update in version.in adds c3f340f752 gdbarch-components.py: change empty "params" tuples to empty lists No new revisions were added by this update. Summary of changes: bfd/config.bfd | 3 +- bfd/version.h | 2 +- binutils/doc/binutils.texi | 8 +- binutils/readelf.c | 4 + gas/config/obj-elf.c | 24 +++-- gas/config/tc-i386.c | 7 +- gdb/MAINTAINERS | 1 + gdb/NEWS | 4 + gdb/ada-exp.y | 18 ++-- gdb/ada-lang.h | 4 +- gdb/cli-out.c | 2 +- gdb/cli/cli-cmds.c | 3 +- gdb/compile/compile-loc2c.c | 2 +- gdb/doc/gdb.texinfo | 15 +-- gdb/dwarf2/read.c | 32 +++--- gdb/gdbarch-components.py | 16 +-- gdb/nat/aarch64-mte-linux-ptrace.c | 4 +- gdb/remote.c | 194 +++++++++++++++++-------------------- gdb/symmisc.c | 6 +- gdb/utils.c | 93 +----------------- gdb/utils.h | 6 +- ld/configure.tgt | 4 +- 22 files changed, 177 insertions(+), 275 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

1
0
0 0

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-lts-allnoconfig updated (f2b51daff -> f490cbe64)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-lts-allnoconfig in repository toolchain/ci/base-artifacts. discards f2b51daff 0: update: binutils-llvm-linux-qemu: all new f490cbe64 0: update: binutils-llvm-linux-qemu: all This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (f2b51daff) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-master-arm-l [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log.xz | Bin 1608 -> 1584 bytes 02-prepare_abe/console.log.xz | Bin 2776 -> 2784 bytes 03-build_abe-binutils/console.log.xz | Bin 30060 -> 30340 bytes 04-build_llvm/console.log.xz | Bin 60468 -> 60192 bytes 05-build_abe-qemu/console.log.xz | Bin 30220 -> 30208 bytes 06-build_linux/console.log.xz | Bin 4068 -> 3664 bytes 07-boot_linux/console.log.xz | Bin 496 -> 496 bytes 08-check_regression/console.log.xz | Bin 412 -> 412 bytes 09-update_baseline/console.log | 16 ++++++++-------- jenkins/manifest.sh | 18 +++++++++--------- 10 files changed, 17 insertions(+), 17 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

1
0
0 0

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/gnu-release-arm-next-allmodconfig updated (019c3f5b6 -> 358e071e4)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-arm-next-allmodconfig in repository toolchain/ci/base-artifacts. discards 019c3f5b6 0: update: linux-58da0d84fdd2563939dafa48334e190fad1b536c: all new 358e071e4 0: update: linux-58da0d84fdd2563939dafa48334e190fad1b536c: all This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (019c3f5b6) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/gnu-release-arm-n [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log.xz | Bin 1572 -> 1592 bytes 02-prepare_abe/console.log.xz | Bin 2760 -> 2760 bytes 03-build_abe-binutils/console.log.xz | Bin 41200 -> 41180 bytes 04-build_abe-stage1/console.log.xz | Bin 87240 -> 86808 bytes 05-build_abe-qemu/console.log.xz | Bin 30960 -> 30868 bytes 06-build_linux/console.log.xz | Bin 3084 -> 3100 bytes 07-boot_linux/console.log.xz | Bin 496 -> 496 bytes 08-check_regression/console.log.xz | Bin 412 -> 412 bytes 09-update_baseline/console.log | 2 +- jenkins/manifest.sh | 4 ++-- 10 files changed, 3 insertions(+), 3 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

1
0
0 0

[toolchain/ci/qemu] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-lts-allmodconfig updated (90978e15bc -> 8c5f94cd41)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-lts-allmodconfig in repository toolchain/ci/qemu. from 90978e15bc Merge tag 'trivial-branch-for-7.0-pull-request' of https://g [...] adds ba7c60c203 configure: make $targetos lowercase, use windows instead of MINGW32 adds 65eff01bcf configure: move target detection before CPU detection adds e4da0e39df configure: unify two case statements on $cpu adds d8ff892dc2 configure: unify ppc64 and ppc64le adds 4da270be1c configure: unify x86_64 and x32 adds ffb91f68b1 meson: rename "arch" variable adds 823eb01345 configure, meson: move ARCH to meson.build adds 0f457147f4 configure: remove unnecessary symlinks adds 5dce7b8d8c configure: remove DIRS adds 7a82413dbd meson: reenable test-fdmon-epoll adds ad5439bb53 cpu: remove unnecessary #ifdef CONFIG_TCG adds b20a7ee6f0 meson: add "check" argument to run_command adds 7a3ce79c06 hw/scsi: Fix scsi_bus_init_named() docstring adds 97a2b074d1 hw/scsi/megasas: Fails command if SGL buffer overflows adds 08c34c642d tests/qtest/fuzz-megasas-test: Add test for GitLab issue #521 adds 5a3a2eb3b1 hw/i386/vmmouse: Require 'i8042' property to be set adds 212a33d3b0 Merge tag 'for-upstream' of https://gitlab.com/bonzini/qemu [...] adds 915f77b211 target/riscv: zfh: half-precision load and store adds 00c1899f12 target/riscv: zfh: half-precision computational adds 7b03c8e5b5 target/riscv: zfh: half-precision convert and move adds 11f9c450a6 target/riscv: zfh: half-precision floating-point compare adds 6bc6fc96d1 target/riscv: zfh: half-precision floating-point classify adds 13fb8c7b42 target/riscv: zfh: add Zfh cpu property adds 2d258b428b target/riscv: zfh: implement zfhmin extension adds e523773040 target/riscv: zfh: add Zfhmin cpu property adds 9ec6622db3 target/riscv: drop vector 0.7.1 and add 1.0 support adds 52561f2a80 target/riscv: Use FIELD_EX32() to extract wd field adds 61b4b69d12 target/riscv: rvv-1.0: add mstatus VS field adds c36b2f1a4d target/riscv: rvv-1.0: set mstatus.SD bit if mstatus.VS is dirty adds 89a81e376a target/riscv: rvv-1.0: add sstatus VS field adds 7b07a37c2c target/riscv: rvv-1.0: introduce writable misa.v field adds 8e1ee1fb57 target/riscv: rvv-1.0: add translation-time vector context status adds 9bd291f6e3 target/riscv: rvv-1.0: remove rvv related codes from fcsr registers adds 4594fa5a96 target/riscv: rvv-1.0: add vcsr register adds 2e56505475 target/riscv: rvv-1.0: add vlenb register adds 6bc3dfa96d target/riscv: rvv-1.0: check MSTATUS_VS when accessing vecto [...] adds f9298de514 target/riscv: rvv-1.0: remove MLEN calculations adds 33f1beaf12 target/riscv: rvv-1.0: add fractional LMUL adds 3479a814e4 target/riscv: rvv-1.0: add VMA and VTA adds f31dacd720 target/riscv: rvv-1.0: update check functions adds ff64fc91d1 target/riscv: introduce more imm value modes in translator f [...] adds 9b4a40a786 target/riscv: rvv:1.0: add translation-time nan-box helper function adds 57a2d89a82 target/riscv: rvv-1.0: remove amo operations instructions adds d9b7609a1f target/riscv: rvv-1.0: configure instructions adds 79556fb6fa target/riscv: rvv-1.0: stride load and store instructions adds 08b9d0ed4a target/riscv: rvv-1.0: index load and store instructions adds 83fcd573b1 target/riscv: rvv-1.0: fix address index overflow bug of ind [...] adds d3e5e2ff4f target/riscv: rvv-1.0: fault-only-first unit stride load adds 30206bd842 target/riscv: rvv-1.0: load/store whole register instructions adds 5a9f8e1552 target/riscv: rvv-1.0: update vext_max_elems() for load/store insns adds a689a82b7f target/riscv: rvv-1.0: take fractional LMUL into vector max [...] adds 20f2079acf target/riscv: rvv-1.0: floating-point square-root instruction adds 0676d8e3dc target/riscv: rvv-1.0: floating-point classify instructions adds 0014aa741d target/riscv: rvv-1.0: count population in mask instruction adds d71a24fc82 target/riscv: rvv-1.0: find-first-set mask bit instruction adds 40c1495d69 target/riscv: rvv-1.0: set-X-first mask bit instructions adds ee17eaa120 target/riscv: rvv-1.0: iota instruction adds f4f47e04de target/riscv: rvv-1.0: element index instruction adds 308ee80578 target/riscv: rvv-1.0: allow load element with sign-extended adds 50bfb45b2c target/riscv: rvv-1.0: register gather instructions adds dedc53cbc9 target/riscv: rvv-1.0: integer scalar move instructions adds c4b3e46f00 target/riscv: rvv-1.0: floating-point move instruction adds 5c4eb8fb56 target/riscv: rvv-1.0: floating-point scalar move instructions adds 6b85975e11 target/riscv: rvv-1.0: whole register move instructions adds cd01340e75 target/riscv: rvv-1.0: integer extension instructions adds 8b99a110f7 target/riscv: rvv-1.0: single-width averaging add and subtra [...] adds a75ae09f2a target/riscv: rvv-1.0: single-width bit shift instructions adds bb45485ad1 target/riscv: rvv-1.0: integer add-with-carry/subtract-with-borrow adds 7daa5852bc target/riscv: rvv-1.0: narrowing integer right shift instructions adds f51c3cf1fa target/riscv: rvv-1.0: widening integer multiply-add instructions adds d6be7a3504 target/riscv: rvv-1.0: single-width saturating add and subtr [...] adds 063f8bbca0 target/riscv: rvv-1.0: integer comparison instructions adds e70aa16e5e target/riscv: rvv-1.0: floating-point compare instructions adds 50f6696c0f target/riscv: rvv-1.0: mask-register logical instructions adds 6438ed61de target/riscv: rvv-1.0: slide instructions adds 8500d4ab2e target/riscv: rvv-1.0: floating-point slide instructions adds a70b3a73e7 target/riscv: rvv-1.0: narrowing fixed-point clip instructions adds 08b60eebc4 target/riscv: rvv-1.0: single-width floating-point reduction adds b8dd99f2d1 target/riscv: rvv-1.0: widening floating-point reduction ins [...] adds 74eb7834bc target/riscv: rvv-1.0: single-width scaling shift instructions adds a12c812d19 target/riscv: rvv-1.0: remove widening saturating scaled mul [...] adds e29c5cefd8 target/riscv: rvv-1.0: remove vmford.vv and vmford.vf adds c3536f2f55 target/riscv: rvv-1.0: remove integer extract instruction adds 49c5611a97 target/riscv: rvv-1.0: floating-point min/max instructions adds 986c895de1 target/riscv: introduce floating-point rounding mode enum adds 900da87ab9 target/riscv: rvv-1.0: floating-point/integer type-convert i [...] adds 3ce4c09df7 target/riscv: rvv-1.0: widening floating-point/integer type-convert adds 75804f7131 target/riscv: add "set round to odd" rounding mode helper function adds ff679b58e3 target/riscv: rvv-1.0: narrowing floating-point/integer type [...] adds 8a4b52575a target/riscv: rvv-1.0: relax RV_VLEN_MAX to 1024-bits adds f714361ed7 target/riscv: rvv-1.0: implement vstart CSR adds d6c4d3f2a6 target/riscv: rvv-1.0: trigger illegal instruction exception [...] adds 719d3561b2 target/riscv: gdb: support vector registers for rv64 & rv32 adds e848a1e563 target/riscv: rvv-1.0: floating-point reciprocal square-root [...] adds 55c35407c3 target/riscv: rvv-1.0: floating-point reciprocal estimate in [...] adds 6b5c8eb3e7 target/riscv: rvv-1.0: rename r2_zimm to r2_zimm11 adds 34a2c2d81a target/riscv: rvv-1.0: add vsetivli instruction adds 5c89e9c096 target/riscv: rvv-1.0: add evl parameter to vext_ldst_us() adds 26086aea0d target/riscv: rvv-1.0: add vector unit-stride mask load/store insns adds 9c0d2559de target/riscv: rvv-1.0: rename vmandnot.mm and vmornot.mm to [...] adds 45ca2ca6bd target/riscv: rvv-1.0: update opivv_vadc_check() comment adds cc13aa3614 target/riscv: rvv-1.0: Add ELEN checks for widening and narr [...] adds a7cad953fa riscv: Set 5.4 as minimum kernel version for riscv32 adds 0643c12e4b target/riscv: Enable bitmanip Zb[abcs] instructions adds 7e322a7f23 hw/riscv: Use load address rather than entry point for fw_dy [...] adds c7d773ae49 Merge tag 'pull-riscv-to-apply-20211220-1' of github.com:ali [...] adds b9d2af3c62 linux-user: Untabify all safe-syscall.inc.S adds a3310c0397 linux-user: Move syscall error detection into safe_syscall_base adds 4542adef5b linux-user/host/mips: Add safe-syscall.inc.S adds 95c021dac8 linux-user/host/sparc64: Add safe-syscall.inc.S adds 0a7e01904d linux-user: Remove HAVE_SAFE_SYSCALL and hostdep.h adds af254a2792 linux-user: Rename TARGET_ERESTARTSYS to QEMU_ERESTARTSYS adds ea8ee3ee93 bsd-user: Rename TARGET_ERESTARTSYS to QEMU_ERESTARTSYS adds 57a0c9384c linux-user: Rename TARGET_QEMU_ESIGRETURN to QEMU_ESIGRETURN adds 5da4063f64 linux-user: Create special-errno.h adds 2ac16d01e3 bsd-user: Create special-errno.h adds bbf15aaf7c common-user: Move safe-syscall.* from linux-user adds 5bfd125ec8 common-user: Adjust system call return on FreeBSD adds ff9c1e5500 linux-user: Move thunk.c from top-level adds 4d06bb4e03 meson: Move linux_user_ss to linux-user/ adds 3363615a65 meson: Move bsd_user_ss to bsd-user/ adds 2bf40d0841 Merge tag 'pull-user-20211220' of https://gitlab.com/rth7680 [...] adds ddece46576 ui/vdagent: add CHECK_SPICE_PROTOCOL_VERSION adds 5912745288 ui/vdagent: replace #if 0 with protocol version check adds 1b17f1e9f9 ui: generalize clipboard notifier adds 835f69f4e6 ui/vdagent: add serial capability support adds 349504e5a1 ui/clipboard: add qemu_clipboard_check_serial() adds 505dbf9b99 ui/clipboard: add a clipboard reset serial event adds 8f5f1ea0c0 hw/display: report an error if virgl initialization failed adds 46e4609e33 virtio-gpu: use VIRTIO_GPU_RESOURCE_FLAG_Y_0_TOP adds ca19ef5299 ui: do not delay further remote resize adds 4f41814991 ui: factor out qemu_console_set_display_gl_ctx() adds ac32b2fff1 ui: associate GL context outside of display listener registration adds a4ddc31417 ui: make gl_block use a counter adds a9b1e471e1 ui: add a gl-unblock warning timer adds f6413cbfd0 ui: simplify gl unblock & flush adds 7cc712e986 ui: dispatch GL events to all listeners adds 5e79d516e8 ui: split the GL context in a different object adds f6ef71bded ui: move qemu_spice_fill_device_address to ui/util.c adds ebced09185 console: save current scanout details adds 20f19713ef scripts: teach modinfo to skip non-C sources adds 2668dc7b5d docs/sphinx: add sphinx modules to include D-Bus documentation adds 61534882e7 backends: move dbus-vmstate1.xml to backends/ adds d2f25776ca docs: move D-Bus VMState documentation to source XML adds ef20c5ba08 docs: add dbus-display documentation adds d83acfd013 build-sys: set glib dependency version adds 142ca628a7 ui: add a D-Bus display backend adds 99997823bb ui/dbus: add p2p=on/off option adds 2c7294d72c tests/qtests: add qtest_qmp_add_client() adds b4dd5b6a60 tests: start dbus-display-test adds 739362d420 audio: add "dbus" audio backend adds ff1a5810f6 ui/dbus: add clipboard interface adds 1b87751fb1 chardev: teach socket to accept no addresses adds fa670c808a chardev: make socket derivable adds 4085b87ff0 option: add g_auto for QemuOpts adds 3e301c8d7e ui/dbus: add chardev backend & interface adds 7f767ca35e ui/dbus: register D-Bus VC handler adds 89f4df9595 MAINTAINERS: update D-Bus section adds 5316e12bb2 Merge tag 'dbus-pull-request' of https://gitlab.com/marcandr [...] adds e788cd2972 elf: Add machine type value for LoongArch adds afa33258f3 MAINTAINERS: Add tcg/loongarch64 entry with myself as maintainer adds 6cb14e4de2 tcg/loongarch64: Add the tcg-target.h file adds 71bb0283f5 tcg/loongarch64: Add generated instruction opcodes and encod [...] adds 1bcfbf03df tcg/loongarch64: Add register names, allocation order and in [...] adds ba0cdd8040 tcg/loongarch64: Define the operand constraints adds bf8c1c8140 tcg/loongarch64: Implement necessary relocation operations adds fae2361dc9 tcg/loongarch64: Implement the memory barrier op adds dacc51720d tcg/loongarch64: Implement tcg_out_mov and tcg_out_movi adds e3b15766b9 tcg/loongarch64: Implement goto_ptr adds 6be08fcfc3 tcg/loongarch64: Implement sign-/zero-extension ops adds 97b2fafbf7 tcg/loongarch64: Implement not/and/or/xor/nor/andc/orc ops adds 7257809f62 tcg/loongarch64: Implement deposit/extract ops adds 4ab2aff0db tcg/loongarch64: Implement bswap{16,32,64} ops adds fde6930160 tcg/loongarch64: Implement clz/ctz ops adds a164010b05 tcg/loongarch64: Implement shl/shr/sar/rotl/rotr ops adds 39f54ce5c4 tcg/loongarch64: Implement add/sub ops adds ff13c19689 tcg/loongarch64: Implement mul/mulsh/muluh/div/divu/rem/remu ops adds 94505c02f4 tcg/loongarch64: Implement br/brcond ops adds 9ee775cf29 tcg/loongarch64: Implement setcond ops adds a26d99d72f tcg/loongarch64: Implement tcg_out_call adds 251ebcd812 tcg/loongarch64: Implement simple load/store ops adds d3a1727c19 tcg/loongarch64: Add softmmu load/store helpers, implement q [...] adds 697a598059 tcg/loongarch64: Implement tcg_target_qemu_prologue adds 30d420e4d3 tcg/loongarch64: Implement exit_tb/goto_tb adds 8df89cf0ae tcg/loongarch64: Implement tcg_target_init adds a9ae47486a tcg/loongarch64: Register the JIT adds 6016b7b46e common-user: Add safe syscall handling for loongarch64 hosts adds ad812c3bd6 linux-user: Implement CPU-specific signal handler for loonga [...] adds dfcf900ba6 configure, meson.build: Mark support for loongarch64 hosts adds 8c5f94cd41 Merge tag 'pull-loong-20211221-2' of https://gitlab.com/rth7 [...] No new revisions were added by this update. Summary of changes: MAINTAINERS | 18 +- audio/audio.c | 1 + audio/audio_int.h | 7 + audio/audio_template.h | 2 + audio/dbusaudio.c | 654 ++++ audio/meson.build | 6 + audio/trace-events | 5 + backends/dbus-vmstate1.xml | 52 + bsd-user/errno_defs.h | 6 +- bsd-user/meson.build | 6 + bsd-user/special-errno.h | 24 + chardev/char-socket.c | 72 +- common-user/host/aarch64/safe-syscall.inc.S | 88 + common-user/host/arm/safe-syscall.inc.S | 108 + common-user/host/i386/safe-syscall.inc.S | 126 + common-user/host/loongarch64/safe-syscall.inc.S | 90 + common-user/host/mips/safe-syscall.inc.S | 148 + common-user/host/ppc64/safe-syscall.inc.S | 94 + common-user/host/riscv/safe-syscall.inc.S | 79 + common-user/host/s390x/safe-syscall.inc.S | 98 + common-user/host/sparc64/safe-syscall.inc.S | 89 + .../host/x86_64/safe-syscall.inc.S | 42 +- common-user/meson.build | 6 + common-user/safe-syscall-error.c | 25 + {linux-user => common-user}/safe-syscall.S | 5 +- configure | 259 +- cpu.c | 5 - docs/conf.py | 8 + docs/interop/dbus-display.rst | 31 + docs/interop/dbus-vmstate.rst | 52 +- docs/interop/dbus.rst | 2 + docs/interop/index.rst | 1 + docs/meson.build | 6 +- docs/sphinx/dbusdoc.py | 166 + docs/sphinx/dbusdomain.py | 406 +++ docs/sphinx/dbusparser.py | 373 ++ docs/sphinx/fakedbusdoc.py | 25 + hw/display/qxl.c | 7 +- hw/display/vhost-user-gpu.c | 2 +- hw/display/virtio-gpu-base.c | 5 +- hw/display/virtio-gpu-virgl.c | 3 +- hw/display/virtio-vga.c | 11 - hw/i386/vmmouse.c | 4 + hw/riscv/boot.c | 13 +- hw/scsi/megasas.c | 1 + include/chardev/char-socket.h | 86 + include/elf.h | 2 + include/exec/cpu-all.h | 2 - include/hw/scsi/scsi.h | 2 +- include/qemu/cutils.h | 5 + include/qemu/dbus.h | 24 + include/qemu/option.h | 2 + include/ui/clipboard.h | 55 +- include/ui/console.h | 70 +- include/ui/dbus-display.h | 17 + include/ui/dbus-module.h | 11 + include/ui/egl-context.h | 6 +- include/ui/gtk.h | 11 +- include/ui/sdl2.h | 7 +- include/ui/spice-display.h | 5 +- {linux-user => include/user}/safe-syscall.h | 37 +- linux-user/aarch64/cpu_loop.c | 4 +- linux-user/aarch64/signal.c | 4 +- linux-user/alpha/cpu_loop.c | 4 +- linux-user/alpha/signal.c | 8 +- linux-user/arm/cpu_loop.c | 4 +- linux-user/arm/signal.c | 8 +- linux-user/cpu_loop-common.h | 1 + linux-user/cris/cpu_loop.c | 4 +- linux-user/cris/signal.c | 4 +- linux-user/generic/target_errno_defs.h | 17 - linux-user/hexagon/cpu_loop.c | 4 +- linux-user/hexagon/signal.c | 2 +- linux-user/host/aarch64/hostdep.h | 18 - linux-user/host/aarch64/safe-syscall.inc.S | 75 - linux-user/host/arm/hostdep.h | 18 - linux-user/host/arm/safe-syscall.inc.S | 90 - linux-user/host/i386/hostdep.h | 18 - linux-user/host/i386/safe-syscall.inc.S | 100 - linux-user/host/ia64/hostdep.h | 15 - linux-user/host/loongarch64/host-signal.h | 87 + linux-user/host/mips/hostdep.h | 15 - linux-user/host/ppc/hostdep.h | 15 - linux-user/host/ppc64/hostdep.h | 18 - linux-user/host/ppc64/safe-syscall.inc.S | 96 - linux-user/host/riscv/hostdep.h | 14 - linux-user/host/riscv/safe-syscall.inc.S | 77 - linux-user/host/s390/hostdep.h | 15 - linux-user/host/s390x/hostdep.h | 18 - linux-user/host/s390x/safe-syscall.inc.S | 90 - linux-user/host/sparc/hostdep.h | 15 - linux-user/host/sparc64/hostdep.h | 15 - linux-user/host/x32/hostdep.h | 15 - linux-user/host/x86_64/hostdep.h | 18 - linux-user/hppa/cpu_loop.c | 4 +- linux-user/hppa/signal.c | 4 +- linux-user/i386/cpu_loop.c | 12 +- linux-user/i386/signal.c | 8 +- linux-user/m68k/cpu_loop.c | 4 +- linux-user/m68k/signal.c | 8 +- linux-user/meson.build | 9 +- linux-user/microblaze/cpu_loop.c | 4 +- linux-user/microblaze/signal.c | 4 +- linux-user/mips/cpu_loop.c | 4 +- linux-user/mips/signal.c | 8 +- linux-user/openrisc/cpu_loop.c | 4 +- linux-user/ppc/cpu_loop.c | 4 +- linux-user/ppc/signal.c | 10 +- linux-user/riscv/cpu_loop.c | 4 +- linux-user/riscv/signal.c | 2 +- linux-user/riscv/target_syscall.h | 3 +- linux-user/s390x/cpu_loop.c | 4 +- linux-user/s390x/signal.c | 8 +- linux-user/sh4/cpu_loop.c | 4 +- linux-user/sh4/signal.c | 8 +- linux-user/signal-common.h | 4 +- linux-user/signal.c | 10 +- linux-user/sparc/cpu_loop.c | 2 +- linux-user/sparc/signal.c | 8 +- linux-user/special-errno.h | 32 + linux-user/syscall.c | 21 +- thunk.c => linux-user/thunk.c | 0 linux-user/user-internals.h | 1 - linux-user/xtensa/cpu_loop.c | 4 +- linux-user/xtensa/signal.c | 4 +- meson.build | 84 +- meson_options.txt | 2 + monitor/qmp-cmds.c | 13 + pc-bios/meson.build | 2 +- qapi/audio.json | 3 +- qapi/char.json | 27 + qapi/misc.json | 4 +- qapi/ui.json | 34 +- qemu-options.hx | 20 + scripts/meson-buildoptions.sh | 3 + scripts/modinfo-collect.py | 3 + target/riscv/cpu.c | 28 +- target/riscv/cpu.h | 63 +- target/riscv/cpu_bits.h | 10 + target/riscv/cpu_helper.c | 39 +- target/riscv/csr.c | 63 +- target/riscv/fpu_helper.c | 197 +- target/riscv/gdbstub.c | 184 + target/riscv/helper.h | 464 ++- target/riscv/insn32.decode | 332 +- target/riscv/insn_trans/trans_rvv.c.inc | 2429 ++++++++----- target/riscv/insn_trans/trans_rvzfh.c.inc | 537 +++ target/riscv/internals.h | 40 +- target/riscv/translate.c | 93 +- target/riscv/vector_helper.c | 3601 ++++++++++---------- tcg/loongarch64/tcg-insn-defs.c.inc | 979 ++++++ tcg/loongarch64/tcg-target-con-set.h | 31 + tcg/loongarch64/tcg-target-con-str.h | 28 + tcg/loongarch64/tcg-target.c.inc | 1677 +++++++++ tcg/loongarch64/tcg-target.h | 180 + tests/qtest/dbus-display-test.c | 257 ++ tests/qtest/dbus-vmstate1.xml | 12 - tests/qtest/fuzz-megasas-test.c | 30 + tests/qtest/libqos/libqtest.h | 10 + tests/qtest/libqtest.c | 19 + tests/qtest/meson.build | 10 +- tests/tcg/configure.sh | 4 +- tests/unit/meson.build | 2 +- ui/clipboard.c | 34 +- ui/cocoa.m | 22 +- ui/console.c | 305 +- ui/dbus-chardev.c | 296 ++ ui/dbus-clipboard.c | 457 +++ ui/dbus-console.c | 497 +++ ui/dbus-display1.xml | 761 +++++ ui/dbus-error.c | 48 + ui/dbus-listener.c | 486 +++ ui/dbus-module.c | 35 + ui/dbus.c | 482 +++ ui/dbus.h | 144 + ui/egl-context.c | 6 +- ui/egl-headless.c | 20 +- ui/gtk-clipboard.c | 23 +- ui/gtk-egl.c | 12 +- ui/gtk-gl-area.c | 10 +- ui/gtk.c | 28 +- ui/meson.build | 28 + ui/sdl2-gl.c | 12 +- ui/sdl2.c | 16 +- ui/spice-core.c | 50 - ui/spice-display.c | 27 +- ui/trace-events | 15 + ui/util.c | 75 + ui/vdagent.c | 94 +- ui/vnc-clipboard.c | 23 +- ui/vnc.c | 4 +- 191 files changed, 15601 insertions(+), 4608 deletions(-) create mode 100644 audio/dbusaudio.c create mode 100644 backends/dbus-vmstate1.xml create mode 100644 bsd-user/special-errno.h create mode 100644 common-user/host/aarch64/safe-syscall.inc.S create mode 100644 common-user/host/arm/safe-syscall.inc.S create mode 100644 common-user/host/i386/safe-syscall.inc.S create mode 100644 common-user/host/loongarch64/safe-syscall.inc.S create mode 100644 common-user/host/mips/safe-syscall.inc.S create mode 100644 common-user/host/ppc64/safe-syscall.inc.S create mode 100644 common-user/host/riscv/safe-syscall.inc.S create mode 100644 common-user/host/s390x/safe-syscall.inc.S create mode 100644 common-user/host/sparc64/safe-syscall.inc.S rename {linux-user => common-user}/host/x86_64/safe-syscall.inc.S (81%) create mode 100644 common-user/meson.build create mode 100644 common-user/safe-syscall-error.c rename {linux-user => common-user}/safe-syscall.S (91%) create mode 100644 docs/interop/dbus-display.rst create mode 100644 docs/sphinx/dbusdoc.py create mode 100644 docs/sphinx/dbusdomain.py create mode 100644 docs/sphinx/dbusparser.py create mode 100644 docs/sphinx/fakedbusdoc.py create mode 100644 include/chardev/char-socket.h create mode 100644 include/ui/dbus-display.h create mode 100644 include/ui/dbus-module.h rename {linux-user => include/user}/safe-syscall.h (83%) delete mode 100644 linux-user/host/aarch64/hostdep.h delete mode 100644 linux-user/host/aarch64/safe-syscall.inc.S delete mode 100644 linux-user/host/arm/hostdep.h delete mode 100644 linux-user/host/arm/safe-syscall.inc.S delete mode 100644 linux-user/host/i386/hostdep.h delete mode 100644 linux-user/host/i386/safe-syscall.inc.S delete mode 100644 linux-user/host/ia64/hostdep.h create mode 100644 linux-user/host/loongarch64/host-signal.h delete mode 100644 linux-user/host/mips/hostdep.h delete mode 100644 linux-user/host/ppc/hostdep.h delete mode 100644 linux-user/host/ppc64/hostdep.h delete mode 100644 linux-user/host/ppc64/safe-syscall.inc.S delete mode 100644 linux-user/host/riscv/hostdep.h delete mode 100644 linux-user/host/riscv/safe-syscall.inc.S delete mode 100644 linux-user/host/s390/hostdep.h delete mode 100644 linux-user/host/s390x/hostdep.h delete mode 100644 linux-user/host/s390x/safe-syscall.inc.S delete mode 100644 linux-user/host/sparc/hostdep.h delete mode 100644 linux-user/host/sparc64/hostdep.h delete mode 100644 linux-user/host/x32/hostdep.h delete mode 100644 linux-user/host/x86_64/hostdep.h create mode 100644 linux-user/special-errno.h rename thunk.c => linux-user/thunk.c (100%) create mode 100644 target/riscv/insn_trans/trans_rvzfh.c.inc create mode 100644 tcg/loongarch64/tcg-insn-defs.c.inc create mode 100644 tcg/loongarch64/tcg-target-con-set.h create mode 100644 tcg/loongarch64/tcg-target-con-str.h create mode 100644 tcg/loongarch64/tcg-target.c.inc create mode 100644 tcg/loongarch64/tcg-target.h create mode 100644 tests/qtest/dbus-display-test.c delete mode 100644 tests/qtest/dbus-vmstate1.xml create mode 100644 ui/dbus-chardev.c create mode 100644 ui/dbus-clipboard.c create mode 100644 ui/dbus-console.c create mode 100644 ui/dbus-display1.xml create mode 100644 ui/dbus-error.c create mode 100644 ui/dbus-listener.c create mode 100644 ui/dbus-module.c create mode 100644 ui/dbus.c create mode 100644 ui/dbus.h create mode 100644 ui/util.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

1
0
0 0

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-lts-allmodconfig updated (4e310d89f223 -> eb37330ac777)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-lts-allmodconfig in repository toolchain/ci/llvm-project. from 4e310d89f223 [clang] Strip redundant lambda (NFC) adds 3aae04c744b0 [ELF] Parallelize MergeNoTailSection::writeTo adds 1ba99eaf7095 Revert "[DSE] Remove calls with known writes to dead memory" adds 936a67f089ef [clang-format] Extra spaces surrounding arrow in templated [...] adds ff94bd1bc92e [libcxx][test][NFC] noexcept tests for std::array adds 3362fa59ec40 [clang-format] extern with new line brace without indentation adds 591371f7df3c AMDGPU: Regenerate some mir test checks with -NEXT adds 37a203f63e7b AMDGPU: Regenerate more mir test checks with -NEXT adds 474b20b45053 [LLParser] Avoid unnecessary AttrBuilder<->AttributeSet ro [...] adds 9927a06f74bb [AA] Handle callbr instructions in alias analysis adds 982604cc08ca [llvm-tapi-diff] Replicate diff utility error handling adds 2ec75a0869ab [lit] Flush stderr manually on Windows after printing messages adds aeb36ae0f4cb Revert "[ConstantFolding] Unify handling of load from unif [...] adds cc4781464f17 Fix warning "comparison of integers of different signs" (NFC) adds f95ee6074aae [RISCV] Add target specific loop unrolling and peeling pre [...] adds 2da5af16acfe [RISCV] Rename a Zfh and put it in the same order as the s [...] adds d9ae852fcc97 [AMDGPU] Fix data race in SIInsertWaitcnts adds 1e93f3895fc3 [AMDGPU] Use enum_seq to iterator over InstCounterTypes. NFC. adds 683cbc12b33e [RISCV] Remove stale comments from tests. NFC adds 4a878c14c49e [llvm-tapi-diff] rename tests for clarity, NFC adds 56b2b1b8fd61 [NFC][Clang] Remove trailing spaces in `clang/include/clan [...] adds c1340b9e7848 [DAG] Improve FMINNUM/FMAXNUM/FMINIMUM/FMAXIMUM constant folding adds 67cce1ceee2d [X86] Adjust some IceLake fp shuffle schedule classes (PR48110) adds efec3a26b40c [DAG] visitADDSAT/visitSUBSAT - merge scalar/vector canoni [...] adds eeed24e766a1 [Bazel] update build files for https://github.com/llvm/llv [...] adds b0e8667b1dbd [MLIR] rewrite AffineStructures and Presburger tests to us [...] adds d96bf6ea4618 Revert "[clang-format] Adjust braced list detection" adds 3a3fcd6a23ad [clang-format] add regression tests for braced lists adds 731bde1ed30f [DAGCombiner] Avoid combining adjacent stores at -O0 to im [...] adds 47bd9ebda404 [X86][AVX512] cvt_by_vec_width - don't hardcode the schedu [...] adds ec0e4545caa1 Make AsyncParallelForRewrite parameterizable with a cost m [...] adds 4fa96b7eca73 [MLIR] Simplex: split some basic functionality out into a [...] adds 5bb21cea84a6 [InstCombine] add tests for icmp with mul operand; NFC adds 1965cc469539 [CodeGen] remove creation of FP cast function attribute adds 555eacf75f21 [clangd] Fix undefined behavior when generating error mess [...] adds 4ece4cd77e66 [ARM] Fold away CMP/CSINC from CMOV adds 68bc6d7cae6d [RISCV] Remove Zvamo Extention adds 18f087c21cdb [DebugInfo][Clang] record the access flag for class/struct [...] adds 0060060fef5d [Clang] Add helper text to fopenmp_version_EQ to make it s [...] adds 9c11e9528683 [Clang][RISCV] Fix upper bound of RISC-V V type in debug info adds 7f9e9c7fc341 Move getAsmBlockArgumentNames from OpAsmDialectInterface t [...] adds 6963be12761f Revert "[MLIR] rewrite AffineStructures and Presburger tes [...] adds 93d79cac2ede [ARM] Use range-based for loops (NFC) adds 960712ccc710 [clang-format] Fix wrong indentation of namespace identifi [...] adds 32de467f85fc [ObjectYAML] Use llvm::all_of (NFC) adds 754ea6fd4d52 [libc++][ranges] Implement `uninitialized_value_construct{ [...] adds 3b2fd945b784 [gn build] Port 754ea6fd4d52 adds 7406d236d873 [lldb/python] Fix (some) dangling pointers in our glue code adds 6c2bf01270a8 [lldb/python] Fix a compile error in 7406d236d8 adds 6e30cb7673df [Attributes] Add AttributeList ctor from AttributeSet (NFC) adds e0321eb86158 [analyzer] Enable move semantics for CallDescriptionMap adds c6a861e644a9 [analyzer] Add range constructor to CallDescriptionMap adds f0a670e93b61 [lldb/test] Remove some decorators from TestModuleCacheUniversal adds 35870c442210 [lldb] Summary provider for char flexible array members adds 1448aa9dbdd9 [AMDGPU] Expand not pattern according to the XOR node divergence adds c79a67196828 [Inline] Add test for PR52660 (NFC) adds 98d09705e15c [AMDGPU] Re-enabling divergence predicates for min/max adds fcaf290d0278 [SLP]Fix PR52756: SLPVectorizer crashes with assertion Vec [...] adds 892c731681df [Support] improve known bits analysis for leading zeros of [...] adds 8b997adc64ce [AMDGPU] Remove dead code after D109052 adds 85cb53c79036 [MLIR] rewrite AffineStructures and Presburger tests to us [...] adds cff192739bb6 [clang-include-fixer] Fix incorrect ranking because of dan [...] adds 5b362e4c7fa4 [VPlan] Add Debugloc to VPInstruction. adds 4459a11f4d48 Revert "[SLP]Fix PR52756: SLPVectorizer crashes with asser [...] adds ab9078f3d369 [SLP]Fix PR52756: SLPVectorizer crashes with assertion Vec [...] adds f6ba5c4d5f22 [llvm-readobj] Check ELFType value first when checking for [...] adds 9cd55c7c3463 Prevent copy of AttrBuilder adds a6786cdd5757 [HIPSPV][3/4] Enable SPIR-V emission for HIP adds c0342a2de8aa [mlir] Switching accessors to prefixed form (NFC) adds 2fb9029f2678 [PowerPC] Support hwsync extended mnemonic adds eb66f0662ad9 Revert "[DAGCombiner] Avoid combining adjacent stores at - [...] adds e1600db19d63 [AST] Add UsingType: a sugar type for types found via UsingDecl adds 37e6bd8bc8da [libc++] Add a helper class to write code with the strong [...] adds 81967b4fa77a [clangd] Don't trim xrefs references if we overran the limit adds b1ff20fd3543 [LV] Enable scalable vectorization by default for SVE cores. adds d4a69ef8410d [libc++][NFC] Bump Dockerfile to get latest nightly Clang adds 08fe33e266b6 [mlir][vim] Add comment for markdown highlighting adds 23b2045eef45 [clang] p2085 out-of-class comparison operator defaulting adds 565c17574dd0 [clang] Adjust coroutine namespace diagnostics adds cc56c66f27e1 Revert "[AST] Add UsingType: a sugar type for types found [...] adds af27466c5039 Reland "[AST] Add UsingType: a sugar type for types found [...] adds 290ae657a61d Fix buildbot failure caused by D115651 adds ed086a8dbcfa [gn build] Port 37e6bd8bc8da adds 329b0181c3f1 [NFC][mlgo] Rename some TensorFlowCompile internal vars adds 4fe5543b3c3e [mlir] Address compiler warning (NFC) adds 19727e31fb2c [AMDGPU] Enable divergence predicates for ctlz/cttz adds ac719d7c9ae6 [InstrProf] Don't profile merge by default in lightweight mode adds 2eb3e2046182 tsan: fix deadlock during race reporting adds 4c5476b0664a tsan: fix NULL deref in TraceSwitchPart adds bee5bc9075a4 [ELF] #undef PPC to support GCC powerpc32 build adds 4142932a834f [mlir][Linalg] Move named op conversions out of canonicali [...] adds 4e730aeb731c [libcxx] Add deprecation notices to macros deprecated in P0883R2 adds 2f581b380a41 [flang] Add a semantics test for co_reduce adds 8825ffdbde01 [ELF] --time-trace: Trace "Write sections" adds de904900600f Revert "[ARM] Use range-based for loops (NFC)" adds c7f96d5ab188 [mlir][scf] Canonicalize nested scf.if's to scf.if + arith.and adds e96e3912c9b6 [flang] Add a semantics test for co_min adds 98e0b2cf7001 [Support] Revert posix_fallocate in resize_file adds b600215e80d0 [flang] Add a semantics test for co_max adds 6a556ecaf4c3 [OpenMP][libomp] Add use-all syntax to KMP_HW_SUBSET adds e8b5b7218263 [lit] Support relative path arguments adds 3e5b1b77d554 Silence warning with MSVC2019 adds 02b6fb218e44 Fix clang-tidy issues in mlir/ (NFC) adds 5dc8aaac39c5 [llvm][IR] Add no_cfi constant adds ec2e26eaf635 [Clang] Add __builtin_function_start adds 00e4354558b0 [mlir][ods] FIx incorrect comments in PassGen (NFC) adds 07b073c1bbb6 [mlir] Add `mlir/unittests/BUILD.bazel` adds 557a17eec06a [docs]LLVM Tutorial: fix the typo in Cpu0 URL adds 8cb785cad12b [mlir][arith] Clean up ExpandOps pass adds a56803b8f8df [Analysis] fix cast in ValueTracking to allow constant expression adds c22297244209 AMDGPU/GlobalISel: Stop using NarrowScalar/FewerElements f [...] adds 627445294d87 AArch64/GlobalISel: Fix memory type in test adds bb56c2b36695 Fix clang-tidy issues in mlir/ (NFC) adds 75a5eaf7c6d6 [LTO] Add a function `LTOCodeGenerator::getMergedModule` adds f819db11de93 docs: Clarify licensing rules for the project adds 700d16b6d6d3 [tsan] Fix Darwin crash after D115759 adds a268a63b1a6c Revert "[LTO] Add a function `LTOCodeGenerator::getMergedModule`" adds 9b955f77a18a Attempt to stablize compiler-rt/test/asan/TestCases/strncp [...] adds 44d23d5345a6 [DSE] Remove calls with known writes to dead memory adds 80c95bbdf359 [sanitizer] Fix compress_stack_depot.cpp test on Darwin adds cb63ad8d1d8c [LTO] Fix incomplete optimization remarks for dead functio [...] adds 9b4f179bf8d3 Port __sanitizer::StopTheWorld to Windows adds 95acd9241c49 [memprof][NFC] Fix mismatched-new-delete in memprof tests adds 07622368a803 [NFC] Fix clang-tidy issues in CalcSpillWeights.cpp adds 8f85d5205da0 [tsan] Disable test from D115759 on Darwin adds b66328701a52 [PowerPC][llvm-objdump] enable --symbolize-operands for Po [...] adds 76b7d734291c BPF: report better error message for BTF_TYPE_ID_REMOTE re [...] adds 0a3258febf2f [AMDGPU][NFC] Update DWARF extension for locations on the stack adds cb3eb7a70b56 [RISCV] Precommit tests for override hasAndNotCompare. adds c5cf7d910e54 [ARM] Use range-based for loops (NFC) adds 500c4b68dc1c [llvm] Construct SmallVector with iterator ranges (NFC) adds 8c51812913c6 [VE] U|SDIV v256i32|64 isel and tests adds 9be67289b306 [InstCombine] Drop outdated alignment comment (NFC) adds 2926d6d335ac [ConstantFold][GlobalOpt] Don't create x86_mmx null value adds b2cea573c9a1 [VE] FADD,FSUB,FMUL,FDIV v256f32|f64 isel and tests adds c2f2bb066b83 [ELF] Remove unneeded SectionBase::repl indirection adds 4f103e956157 [NFC] [C++20] [Modules] Add tests for template instantiati [...] adds abb825725ebc tsan: optimize __tsan_read/write16 adds a6f56a622d96 Revert "[NFC] [C++20] [Modules] Add tests for template ins [...] adds 69807fe16164 tsan: change ReportMutex::id type to int adds 52a4a4a53c3e tsan: remove unused ReportMutex::destroyed adds 03dc2975d07e [AArch64][SVE] Lower shuffles to permute instructions: zip [...] adds 55d7a12b86d8 [CodeGen] Avoid pointee type access during global var declaration adds 8761f5ebf754 [mlir][Support] Avoid multiplication in floorDiv / ceilDiv adds 0e343479a7ea [llvm-mca] Compare multiple files adds 9e3ae8d296aa [FuncSpec] Rename internal option. NFC. adds 592e89e636d8 [DAG] Constify SelectionDAG::isSplatValue() adds 0caf8a3daf16 [X86] LowerRotate - enable vXi32 splat handling adds 17006033f9c7 [GlobalISel] Verify operand types for G_SHL, G_LSHR, G_ASHR adds d4d86fede808 tsan: always handle closing of file descriptors adds 7c68ed8892f5 [SVE] Reintroduce -scalable-vectorization=preferred as an [...] adds edb46980081c [libc++] Allow __move_constexpr to work with unrelated pointers adds f2f6d09185d6 [gn build] (semiautomatically) port 9b4f179bf8d3 adds e751d97863fb [CodeGen] Avoid some pointer element type accesses adds dfa2ad1ad858 [X86] getTargetVShiftNode - remove shift-by-constant handling. adds 6f1a501fddae [clangd] Fix typo in test. NFC adds 28ab10f40424 [mlir][memref] ReinterpretCast: allow static sizes/strides [...] adds 923367546619 [libc++] Rename __s1/__s2 to __dest/__source in __copy_con [...] adds 9a05a7b00ccd [CodeGen] Accept Address in CreateLaunderInvariantGroup adds 6e28b86cc629 AlignConsecutiveDeclarations not working for 'const' keywo [...] adds 142e79b8681b [clang-format] NFC use recently added Style.isJavaScript() adds f44e3fbadd15 [CodeView] Emit S_OBJNAME record adds a995cdab1908 [CodeGen] Avoid more pointer element type accesses adds 93615b88f5aa [Debugify] Use WeakWH map collected before Pass when check [...] adds 8dbc7745e55f [libcxx][test] Verify customization point object properties adds 1a54889f48fa [LV] Ensure WidenCanonicalIVRecipe is always created in he [...] adds d4de2a4d5905 [clang][NFC] Refactor coroutine_traits lookup adds abd1cbf5e543 [Clang] Disable debug-info-objname.cpp test on Unix until [...] adds d5b3cb07118a [libc++][NFC] Fix links to https://llvm.org/PR20183 in the tests adds d95baa98f34f tsan: fix failures after multi-threaded fork adds 07fe45130546 [clang-format] Fix SplitEmptyRecord affecting SplitEmptyFunction. adds 01d97dfde100 AMDGPU/GlobalISel: Regenerate test checks adds 36ea9861e3b5 [clang-format] Remove unnecessary qualifications. NFC. adds 1a929525e86a [clangd] Return error for textdocument/outgoingCalls rathe [...] adds ada028c32f47 [AArch64] Add a tablegen pattern for UZP2. adds 7a641d24997c [Hexagon] Add ELF flags for Hexagon v69 adds 450ddddcb769 [clang-format] Remove unnecessary qualifications. NFC. adds 00ec44125304 [Clang] debug-info-objname.cpp test: explictly encode a x8 [...] adds cd407f6e52b0 [Clang] Fix build by restricting debug-info-objname.cpp te [...] adds 55c71c9eac9b Simplify WPD test case for hybrid LTO and thinTLO. adds 1fee7195c99a [funcattrs] Fix incorrect readnone/readonly inference on c [...] adds b7b308c50ae5 [funcattrs] Infer access attributes for vararg arguments adds 008849d7a51e [libcxx] [test] Don't rerun supportsVerify for each indivi [...] adds 6683099a0d0a [ELF] Optimize RelocationSection<ELFT>::writeTo adds 9c49f8d70592 [LTO][WPD] Ignore unreachable function by analyzing IR. adds e03ce6519003 [libc++][NFC] Reformatting in random_device.h and random.cpp adds 48161b7490e4 [ELF] --gc-sections: Work around SHT_PROGBITS .init_array adds 05ca57a0543b tsan: better maintain current time in the background thread adds c82bd4c5bafa tsan: use VReport instead of VPrintf in background thread adds 53fc46251321 tsan: remove unused variable adds 9789e74a90d7 tsan: reduce shadow ranges adds 22a251c3d0d3 tsan: remove hacky call adds f78d49e06883 tsan: remove old vector clocks adds 3ce4b6a59926 [gn build] Port f78d49e06883 adds db8716a2ec0b [libc] Show average runtime for math single-input-single-o [...] adds a3ea9052d6a1 [PowerPC] Do not increase cost for getUserCost with MMA types adds 1674d9b6b2da [PowerPC] Fix vector equality comparison for v2i64 pre-Power8 adds 346ef5e5879e [libc++][NFC] Improve documentation of the various random_ [...] adds de4e0195ae1c [PowerPC] Add missed test case updates adds 2477e69c6df5 [ASan] Change optimized callbacks visibility to hidden. adds beff71520b5b [libc++] Partially revert 346ef5e5879e adds d26520f6f787 [Clang] Own the CommandLineArgs in CodeGenOptions adds c1a14a5c3e6f [libcxx] Use LIBCXX_EXECUTOR in new test configs adds f68e89044a2e [libcxx] Add LIBCXX_EXTRA_SITE_DEFINES for adding extra de [...] adds d67b25e7f6d9 [libcxx] [test] Extend test for bash for executor-has-no-bash adds 0e9393f5221c [gn build] (manually) port f68e89044a2ee adds 5bb5142e80c9 Revert [CodeView] Emit S_OBJNAME record adds a282ea4898ef Reland - [CodeView] Emit S_OBJNAME record adds 953114689971 [lldb] Use `GNUInstallDirs` to support custom installation dirs. adds b9f6e09b850a [clang-format][NFC] Handle wrapping after => in mustBreakBefore() adds 63ddf0baf37e [TSan] Don't instrument code that is executed from __tsan_ [...] adds 1fe897dffd31 [libc++] [test] Simplify some ranges tests. adds 7056250f517a [libc++][NFC] Granularize <filesystem> adds 19030717e38e [gn build] Port 7056250f517a adds 759f3e297c07 [NFC] [C++20] [Modules] Add tests for template instantiati [...] new 9effb6f81620 [NFC] Use %clang_cc instead of %clang in c++20 module tests new eb37330ac777 [ELF] Change mipsGotIndex to uint32_t The 2 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: .../clang-include-fixer/SymbolIndexManager.cpp | 21 +- .../google/UpgradeGoogletestCaseCheck.cpp | 6 + .../clang-tidy/misc/UnusedUsingDeclsCheck.cpp | 16 +- .../modernize/UseTrailingReturnTypeCheck.cpp | 7 + clang-tools-extra/clangd/ClangdLSPServer.cpp | 8 - clang-tools-extra/clangd/FindTarget.cpp | 11 + clang-tools-extra/clangd/IncludeCleaner.cpp | 5 + clang-tools-extra/clangd/XRefs.cpp | 111 +- clang-tools-extra/clangd/refactor/Rename.cpp | 4 +- .../clangd/unittests/DiagnosticsTests.cpp | 2 +- .../clangd/unittests/IncludeCleanerTests.cpp | 12 +- clang-tools-extra/clangd/unittests/RenameTests.cpp | 5 + clang-tools-extra/clangd/unittests/XRefsTests.cpp | 2 +- clang/docs/LanguageExtensions.rst | 42 + clang/docs/ReleaseNotes.rst | 10 +- clang/include/clang/AST/ASTContext.h | 4 + clang/include/clang/AST/Expr.h | 6 + clang/include/clang/AST/PropertiesBase.td | 2 + clang/include/clang/AST/RecursiveASTVisitor.h | 10 +- clang/include/clang/AST/TextNodeDumper.h | 1 + clang/include/clang/AST/Type.h | 22 + clang/include/clang/AST/TypeLoc.h | 10 + clang/include/clang/AST/TypeProperties.td | 13 + clang/include/clang/ASTMatchers/ASTMatchers.h | 52 +- .../clang/ASTMatchers/ASTMatchersInternal.h | 6 + clang/include/clang/Basic/Builtins.def | 1 + clang/include/clang/Basic/CodeGenOptions.h | 5 +- clang/include/clang/Basic/Cuda.h | 5 +- clang/include/clang/Basic/DiagnosticDriverKinds.td | 5 + clang/include/clang/Basic/DiagnosticSemaKinds.td | 15 +- clang/include/clang/Basic/TypeNodes.td | 1 + clang/include/clang/Driver/Driver.h | 15 + clang/include/clang/Driver/Job.h | 4 + clang/include/clang/Driver/Options.td | 23 +- clang/include/clang/Format/Format.h | 1 + clang/include/clang/Serialization/TypeBitCodes.def | 1 + .../Core/PathSensitive/CallDescription.h | 6 + clang/lib/AST/ASTContext.cpp | 24 + clang/lib/AST/ASTDiagnostic.cpp | 5 + clang/lib/AST/ASTImporter.cpp | 12 + clang/lib/AST/ASTStructuralEquivalence.cpp | 6 + clang/lib/AST/Expr.cpp | 17 + clang/lib/AST/ExprConstant.cpp | 11 +- clang/lib/AST/ItaniumMangle.cpp | 3 + clang/lib/AST/QualTypeNames.cpp | 7 + clang/lib/AST/TextNodeDumper.cpp | 4 + clang/lib/AST/Type.cpp | 11 + clang/lib/AST/TypePrinter.cpp | 16 + clang/lib/ASTMatchers/ASTMatchersInternal.cpp | 1 + clang/lib/ASTMatchers/Dynamic/Registry.cpp | 1 + clang/lib/Basic/Cuda.cpp | 1 + clang/lib/Basic/Targets/NVPTX.cpp | 1 + clang/lib/Basic/Targets/NVPTX.h | 2 +- clang/lib/CodeGen/Address.h | 12 + clang/lib/CodeGen/BackendUtil.cpp | 6 +- clang/lib/CodeGen/CGBuilder.h | 5 + clang/lib/CodeGen/CGBuiltin.cpp | 3 + clang/lib/CodeGen/CGCall.cpp | 5 - clang/lib/CodeGen/CGClass.cpp | 50 +- clang/lib/CodeGen/CGDebugInfo.cpp | 11 +- clang/lib/CodeGen/CGDeclCXX.cpp | 13 +- clang/lib/CodeGen/CGException.cpp | 8 +- clang/lib/CodeGen/CGExpr.cpp | 33 +- clang/lib/CodeGen/CGExprCXX.cpp | 7 +- clang/lib/CodeGen/CGExprConstant.cpp | 3 + clang/lib/CodeGen/CGOpenMPRuntimeGPU.cpp | 1 + clang/lib/CodeGen/CodeGenFunction.cpp | 4 +- clang/lib/CodeGen/CodeGenFunction.h | 2 +- clang/lib/CodeGen/CodeGenModule.cpp | 8 + clang/lib/CodeGen/CodeGenModule.h | 3 + clang/lib/CodeGen/ItaniumCXXABI.cpp | 5 +- clang/lib/Driver/Driver.cpp | 124 +- clang/lib/Driver/Job.cpp | 2 + clang/lib/Driver/ToolChains/Clang.cpp | 80 +- clang/lib/Format/BreakableToken.cpp | 11 +- clang/lib/Format/ContinuationIndenter.cpp | 24 +- clang/lib/Format/Format.cpp | 5 +- clang/lib/Format/FormatTokenLexer.cpp | 17 +- clang/lib/Format/TokenAnnotator.cpp | 118 +- clang/lib/Format/UnwrappedLineFormatter.cpp | 23 +- clang/lib/Format/UnwrappedLineParser.cpp | 169 +- clang/lib/Format/UnwrappedLineParser.h | 2 +- clang/lib/Frontend/CompilerInvocation.cpp | 2 +- clang/lib/Sema/SemaCXXScopeSpec.cpp | 12 +- clang/lib/Sema/SemaChecking.cpp | 27 + clang/lib/Sema/SemaCoroutine.cpp | 64 +- clang/lib/Sema/SemaDecl.cpp | 59 +- clang/lib/Sema/SemaDeclCXX.cpp | 13 +- clang/lib/Sema/SemaExpr.cpp | 3 + clang/lib/Sema/TreeTransform.h | 51 +- clang/lib/Serialization/ASTReader.cpp | 4 + clang/lib/Serialization/ASTWriter.cpp | 4 + .../Checkers/BuiltinFunctionChecker.cpp | 3 +- clang/test/AST/ast-dump-using.cpp | 16 + clang/test/CMakeLists.txt | 1 + .../basic.namespace.general/p2.cppm | 4 +- .../class.compare/class.compare.default/p1.cpp | 59 +- clang/test/CodeGen/RISCV/riscv-v-debuginfo.c | 6 +- clang/test/CodeGen/aapcs-align.cpp | 4 +- clang/test/CodeGen/builtin-function-start.cpp | 56 + clang/test/CodeGen/no-junk-ftrunc.c | 3 +- clang/test/CodeGenCXX/debug-info-access.cpp | 41 +- clang/test/CodeGenCXX/debug-info-objname.cpp | 41 + .../test/Driver/Inputs/hipspv-dev-lib/a/a.bc | 0 .../test/Driver/Inputs/hipspv-dev-lib/b/b.bc | 0 .../Driver/Inputs/hipspv-dev-lib/hipspv-spirv64.bc | 0 clang/test/Driver/Inputs/hipspv/bin/.hipVersion | 2 + .../hipspv/lib/hip-device-lib/hipspv-spirv64.bc | 0 .../Inputs/hipspv/lib/libLLVMHipSpvPasses.so | 0 .../test/Driver/Inputs/pass-plugin.so | 0 clang/test/Driver/hipspv-device-libs.hip | 28 + clang/test/Driver/hipspv-pass-plugin.hip | 27 + clang/test/Driver/hipspv-toolchain-rdc.hip | 63 + clang/test/Driver/hipspv-toolchain.hip | 37 + clang/test/Driver/invalid-offload-options.cpp | 31 + clang/test/Driver/riscv-arch.c | 19 - .../module-transtive-instantiation/Templ.cppm | 8 + .../Inputs/module-transtive-instantiation/bar.cppm | 6 + clang/test/Modules/concept.cppm | 4 +- .../Modules/module-transtive-instantiation-2.cpp | 11 + .../Modules/module-transtive-instantiation.cpp | 13 + clang/test/Modules/odr_using_dependent_name.cppm | 4 +- clang/test/Preprocessor/riscv-target-features.c | 12 - clang/test/SemaCXX/builtins.cpp | 7 + .../SemaCXX/co_await-range-for-exp-namespace.cpp | 2 +- clang/test/SemaCXX/coreturn-eh-exp-namespace.cpp | 2 +- clang/test/SemaCXX/coreturn-exp-namespace.cpp | 2 +- ...outine-final-suspend-noexcept-exp-namespace.cpp | 2 +- .../test/SemaCXX/coroutine-mixed-exp-namespace.cpp | 5 +- .../SemaCXX/coroutine-mixed2-exp-namespace.cpp | 3 +- clang/test/SemaCXX/coroutine-rvo-exp-namespace.cpp | 2 +- clang/test/SemaCXX/coroutine-seh-exp-namespace.cpp | 2 +- ...ine-traits-undefined-template-exp-namespace.cpp | 2 +- ...e-unhandled_exception-warning-exp-namespace.cpp | 2 +- ...ne_handle-address-return-type-exp-namespace.cpp | 2 +- clang/test/SemaCXX/coroutines-exp-namespace.cpp | 2 +- clang/tools/libclang/CIndex.cpp | 2 + clang/unittests/AST/ASTImporterTest.cpp | 9 + clang/unittests/Format/FormatTest.cpp | 131 +- clang/unittests/Format/FormatTestJS.cpp | 110 + compiler-rt/lib/asan/asan_interface.inc | 33 - compiler-rt/lib/asan/asan_rtl_x86_64.S | 1 + compiler-rt/lib/profile/InstrProfilingMerge.c | 7 +- compiler-rt/lib/sanitizer_common/CMakeLists.txt | 1 + .../sanitizer_common/sanitizer_common_libcdep.cpp | 16 +- .../sanitizer_stoptheworld_win.cpp | 175 + .../sanitizer_common/sanitizer_thread_registry.cpp | 18 +- .../sanitizer_common/sanitizer_thread_registry.h | 5 + .../tests/sanitizer_stoptheworld_test.cpp | 10 +- compiler-rt/lib/tsan/go/build.bat | 1 - compiler-rt/lib/tsan/go/buildgo.sh | 1 - compiler-rt/lib/tsan/rtl/CMakeLists.txt | 2 - compiler-rt/lib/tsan/rtl/tsan_clock.cpp | 625 - compiler-rt/lib/tsan/rtl/tsan_clock.h | 293 - compiler-rt/lib/tsan/rtl/tsan_debugging.cpp | 2 +- compiler-rt/lib/tsan/rtl/tsan_defs.h | 35 - compiler-rt/lib/tsan/rtl/tsan_fd.cpp | 33 +- compiler-rt/lib/tsan/rtl/tsan_interceptors.h | 12 +- .../lib/tsan/rtl/tsan_interceptors_posix.cpp | 30 +- compiler-rt/lib/tsan/rtl/tsan_interface.cpp | 14 - compiler-rt/lib/tsan/rtl/tsan_interface.inc | 8 + compiler-rt/lib/tsan/rtl/tsan_platform.h | 124 +- compiler-rt/lib/tsan/rtl/tsan_report.cpp | 26 +- compiler-rt/lib/tsan/rtl/tsan_report.h | 5 +- compiler-rt/lib/tsan/rtl/tsan_rtl.cpp | 83 +- compiler-rt/lib/tsan/rtl/tsan_rtl.h | 36 - compiler-rt/lib/tsan/rtl/tsan_rtl_access.cpp | 38 + compiler-rt/lib/tsan/rtl/tsan_rtl_amd64.S | 236 - compiler-rt/lib/tsan/rtl/tsan_rtl_mutex.cpp | 4 +- compiler-rt/lib/tsan/rtl/tsan_rtl_report.cpp | 28 +- compiler-rt/lib/tsan/rtl/tsan_sync.h | 1 - compiler-rt/lib/tsan/tests/unit/CMakeLists.txt | 1 - .../lib/tsan/tests/unit/tsan_clock_test.cpp | 536 - .../lib/tsan/tests/unit/tsan_trace_test.cpp | 8 +- .../test/asan/TestCases/strncpy-overflow.cpp | 16 +- .../test/memprof/TestCases/test_new_load_store.cpp | 2 +- compiler-rt/test/memprof/TestCases/test_terse.cpp | 2 +- compiler-rt/test/tsan/Darwin/main_tid.mm | 1 + compiler-rt/test/tsan/force_background_thread.cpp | 4 + compiler-rt/test/tsan/fork_multithreaded.cpp | 64 +- .../test/tsan/libdispatch/dispatch_once_deadlock.c | 3 + compiler-rt/test/tsan/stress.cpp | 30 +- flang/test/Semantics/collectives02.f90 | 104 + flang/test/Semantics/collectives03.f90 | 104 + flang/test/Semantics/collectives05.f90 | 301 + .../SingleInputSingleOutputDiff.h | 42 +- libcxx/CMakeLists.txt | 12 + libcxx/cmake/caches/MinGW.cmake | 6 +- libcxx/docs/Status/Cxx20Papers.csv | 2 +- libcxx/docs/Status/RangesAlgorithms.csv | 28 +- libcxx/docs/Status/RangesPaper.csv | 12 +- libcxx/include/CMakeLists.txt | 18 + libcxx/include/__config | 39 +- libcxx/include/__config_site.in | 1 + libcxx/include/__filesystem/copy_options.h | 80 + libcxx/include/__filesystem/directory_entry.h | 504 + libcxx/include/__filesystem/directory_iterator.h | 150 + libcxx/include/__filesystem/directory_options.h | 78 + libcxx/include/__filesystem/file_status.h | 68 + libcxx/include/__filesystem/file_time_type.h | 27 + libcxx/include/__filesystem/file_type.h | 39 + libcxx/include/__filesystem/filesystem_error.h | 99 + libcxx/include/__filesystem/operations.h | 599 + libcxx/include/__filesystem/path.h | 1018 + libcxx/include/__filesystem/path_iterator.h | 132 + libcxx/include/__filesystem/perm_options.h | 73 + libcxx/include/__filesystem/perms.h | 91 + .../__filesystem/recursive_directory_iterator.h | 181 + libcxx/include/__filesystem/space_info.h | 35 + libcxx/include/__filesystem/u8path.h | 96 + libcxx/include/__memory/construct_at.h | 43 +- .../__memory/ranges_uninitialized_algorithms.h | 123 +- libcxx/include/__memory/uninitialized_algorithms.h | 120 +- libcxx/include/__memory/voidify.h | 30 + libcxx/include/__random/random_device.h | 2 +- libcxx/include/__string | 29 +- libcxx/include/__utility/transaction.h | 91 + libcxx/include/atomic | 7 + libcxx/include/filesystem | 2788 +- libcxx/include/memory | 24 + libcxx/include/module.modulemap | 21 + libcxx/include/utility | 1 + libcxx/src/barrier.cpp | 2 +- libcxx/src/experimental/memory_resource.cpp | 3 +- libcxx/src/ios.cpp | 2 +- libcxx/src/random.cpp | 22 +- libcxx/test/configs/apple-libc++-shared.cfg.in | 4 +- libcxx/test/configs/cmake-bridge.cfg.in | 1 + libcxx/test/configs/ibm-libc++-shared.cfg.in | 4 +- libcxx/test/configs/llvm-libc++-shared-gcc.cfg.in | 4 +- libcxx/test/configs/llvm-libc++-shared.cfg.in | 4 +- libcxx/test/configs/llvm-libc++-static.cfg.in | 4 +- .../libcxx/atomics/atomics.flag/init_bool.pass.cpp | 2 +- .../filesystem/copy_options.module.verify.cpp} | 22 +- .../filesystem/directory_entry.module.verify.cpp} | 22 +- .../directory_iterator.module.verify.cpp} | 22 +- .../directory_options.module.verify.cpp} | 22 +- .../filesystem/file_status.module.verify.cpp} | 22 +- .../filesystem/file_time_type.module.verify.cpp} | 22 +- .../filesystem/file_type.module.verify.cpp} | 22 +- .../filesystem/filesystem_error.module.verify.cpp} | 22 +- .../filesystem/operations.module.verify.cpp} | 22 +- .../filesystem/path.module.verify.cpp} | 22 +- .../filesystem/path_iterator.module.verify.cpp} | 22 +- .../filesystem/perm_options.module.verify.cpp} | 22 +- .../filesystem/perms.module.verify.cpp} | 22 +- ...recursive_directory_iterator.module.verify.cpp} | 20 +- .../filesystem/space_info.module.verify.cpp} | 22 +- .../filesystem/u8path.module.verify.cpp} | 22 +- .../memory/voidify.module.verify.cpp} | 22 +- .../utility/transaction.module.verify.cpp} | 22 +- libcxx/test/libcxx/selftest/fail.cpp/lit.local.cfg | 6 - libcxx/test/libcxx/utilities/transaction.pass.cpp | 159 + libcxx/test/std/atomics/atomics.flag/init.pass.cpp | 1 + .../atomic_var_init.pass.cpp | 1 + .../atomics.types.operations.req/ctor.pass.cpp | 4 - .../sequences/array/array.data/data.pass.cpp | 4 + .../sequences/array/array.data/data_const.pass.cpp | 3 + .../containers/sequences/array/iterators.pass.cpp | 26 + .../narrow.stream.objects/cerr.sh.cpp | 2 - .../narrow.stream.objects/clog.sh.cpp | 2 - .../narrow.stream.objects/cout.sh.cpp | 2 - .../wide.stream.objects/wcerr.sh.cpp | 1 - .../wide.stream.objects/wclog.sh.cpp | 1 - .../wide.stream.objects/wcout.sh.cpp | 1 - .../cpo.compile.pass.cpp | 95 + .../std/numerics/rand/rand.device/ctor.pass.cpp | 2 +- .../std/numerics/rand/rand.device/eval.pass.cpp | 2 +- .../range.common.view/begin.pass.cpp | 9 +- .../range.take/sentinel/base.pass.cpp | 17 +- .../range.take/sentinel/ctor.pass.cpp | 42 +- .../range.adaptors/range.transform/end.pass.cpp | 70 +- .../range.transform/iterator/base.pass.cpp | 36 +- .../ranges/range.adaptors/range.transform/types.h | 9 +- .../thread/futures/futures.async/async.pass.cpp | 2 +- .../memory/specialized.algorithms/buffer.h | 25 + .../memory/specialized.algorithms/counted.h | 62 + ...ranges_uninitialized_default_construct.pass.cpp | 43 +- ...nges_uninitialized_default_construct_n.pass.cpp | 40 +- .../ranges_uninitialized_value_construct.pass.cpp} | 111 +- ...anges_uninitialized_value_construct_n.pass.cpp} | 81 +- .../ranges_uninitialized_fill_n.pass.cpp} | 103 +- .../ranges_uninitialized_fill.pass.cpp} | 150 +- libcxx/utils/ci/Dockerfile | 2 +- libcxx/utils/ci/run-buildbot | 3 +- libcxx/utils/libcxx/test/config.py | 1 - libcxx/utils/libcxx/test/features.py | 9 +- libcxx/utils/libcxx/test/format.py | 17 +- .../test/configs/apple-libc++abi-shared.cfg.in | 4 +- libcxxabi/test/configs/cmake-bridge.cfg.in | 1 + libcxxabi/test/configs/ibm-libc++abi-shared.cfg.in | 4 +- lld/ELF/Arch/PPC.cpp | 3 + lld/ELF/InputFiles.h | 2 +- lld/ELF/MarkLive.cpp | 4 +- lld/ELF/OutputSections.cpp | 3 +- lld/ELF/Symbols.cpp | 2 +- lld/ELF/SyntheticSections.cpp | 62 +- lld/ELF/SyntheticSections.h | 26 +- lld/ELF/Writer.cpp | 2 + lld/test/ELF/gc-sections.s | 10 + lld/test/ELF/lto/opt-remarks-incomplete.ll | 69 + lld/test/ELF/ppc64-toc-call-to-pcrel.s | 15 +- lldb/CMakeLists.txt | 2 + lldb/bindings/python/python-swigsafecast.swig | 27 +- lldb/bindings/python/python-wrapper.swig | 71 +- lldb/cmake/modules/AddLLDB.cmake | 4 +- lldb/cmake/modules/LLDBConfig.cmake | 4 +- lldb/source/DataFormatters/FormatManager.cpp | 8 +- .../ScriptInterpreter/Python/SWIGPythonBridge.h | 24 +- .../Python/ScriptInterpreterPython.cpp | 42 +- .../Plugins/TypeSystem/Clang/TypeSystemClang.cpp | 4 + .../commands/command/script/TestCommandScript.py | 6 + .../API/commands/command/script/persistence.py | 9 + .../TestTypeSummaryListArg.py | 8 +- .../universal/TestModuleCacheUniversal.py | 2 - .../c/flexible-array-members}/Makefile | 0 .../TestCFlexibleArrayMembers.py | 29 + lldb/test/API/lang/c/flexible-array-members/main.c | 37 + .../ScriptInterpreter/Python/PythonTestSuite.cpp | 20 +- llvm/cmake/config-ix.cmake | 1 - llvm/cmake/modules/TensorFlowCompile.cmake | 4 +- ...LocationDescriptionOnTheDwarfExpressionStack.md | 29 +- llvm/docs/CommandGuide/llvm-objdump.rst | 2 +- llvm/docs/DeveloperPolicy.rst | 7 + llvm/docs/LangRef.rst | 14 + llvm/docs/tutorial/index.rst | 2 +- llvm/include/llvm/Analysis/ConstantFolding.h | 6 - llvm/include/llvm/Analysis/TargetTransformInfo.h | 8 + .../llvm/Analysis/TargetTransformInfoImpl.h | 2 + llvm/include/llvm/AsmParser/LLParser.h | 4 +- llvm/include/llvm/AsmParser/LLToken.h | 1 + llvm/include/llvm/BinaryFormat/ELF.h | 4 + llvm/include/llvm/Bitcode/LLVMBitCodes.h | 7 +- llvm/include/llvm/CodeGen/SelectionDAG.h | 4 +- llvm/include/llvm/Config/config.h.cmake | 3 - llvm/include/llvm/IR/Attributes.h | 4 + llvm/include/llvm/IR/Constants.h | 35 + llvm/include/llvm/IR/IntrinsicsRISCV.td | 28 - llvm/include/llvm/IR/Value.def | 1 + llvm/include/llvm/MC/MCTargetOptions.h | 3 +- llvm/include/llvm/Support/Caching.h | 5 +- llvm/include/llvm/Support/ToolOutputFile.h | 5 +- llvm/include/llvm/Target/TargetOptions.h | 5 + .../Vectorize/LoopVectorizationLegality.h | 29 +- llvm/lib/Analysis/AliasAnalysis.cpp | 6 +- llvm/lib/Analysis/ConstantFolding.cpp | 52 +- llvm/lib/Analysis/TargetTransformInfo.cpp | 4 + llvm/lib/Analysis/ValueTracking.cpp | 2 +- llvm/lib/AsmParser/LLLexer.cpp | 1 + llvm/lib/AsmParser/LLParser.cpp | 26 +- llvm/lib/Bitcode/Reader/BitcodeAnalyzer.cpp | 1 + llvm/lib/Bitcode/Reader/BitcodeReader.cpp | 13 + llvm/lib/Bitcode/Writer/BitcodeWriter.cpp | 4 + llvm/lib/CodeGen/Analysis.cpp | 4 +- llvm/lib/CodeGen/AsmPrinter/AsmPrinter.cpp | 3 + llvm/lib/CodeGen/AsmPrinter/CodeViewDebug.cpp | 24 + llvm/lib/CodeGen/AsmPrinter/CodeViewDebug.h | 2 + llvm/lib/CodeGen/AsmPrinter/PseudoProbePrinter.cpp | 3 +- llvm/lib/CodeGen/CalcSpillWeights.cpp | 22 +- llvm/lib/CodeGen/MachineVerifier.cpp | 6 +- llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp | 89 +- llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp | 12 +- .../CodeGen/SelectionDAG/SelectionDAGBuilder.cpp | 3 + llvm/lib/IR/AsmWriter.cpp | 6 + llvm/lib/IR/Attributes.cpp | 11 +- llvm/lib/IR/Constants.cpp | 44 + llvm/lib/IR/LLVMContextImpl.h | 2 + llvm/lib/IR/Operator.cpp | 2 +- llvm/lib/IR/Verifier.cpp | 4 +- llvm/lib/LTO/LTO.cpp | 4 +- llvm/lib/LTO/LTOBackend.cpp | 2 + llvm/lib/ObjectYAML/ELFYAML.cpp | 48 +- llvm/lib/ObjectYAML/YAML.cpp | 5 +- llvm/lib/Support/Caching.cpp | 13 +- llvm/lib/Support/KnownBits.cpp | 23 +- llvm/lib/Support/RISCVISAInfo.cpp | 5 - llvm/lib/Support/Unix/Path.inc | 13 - llvm/lib/Target/AArch64/AArch64ISelLowering.cpp | 68 +- llvm/lib/Target/AArch64/AArch64InstrInfo.td | 13 + .../Target/AArch64/AArch64TargetTransformInfo.h | 2 + llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp | 32 - llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp | 12 - llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp | 88 +- llvm/lib/Target/AMDGPU/SIInstructions.td | 13 + llvm/lib/Target/AMDGPU/SOPInstructions.td | 94 +- llvm/lib/Target/ARM/A15SDOptimizer.cpp | 16 +- llvm/lib/Target/ARM/ARMCallingConv.cpp | 7 +- llvm/lib/Target/ARM/ARMConstantIslandPass.cpp | 48 +- llvm/lib/Target/ARM/ARMISelLowering.cpp | 44 +- llvm/lib/Target/ARM/ARMLowOverheadLoops.cpp | 4 +- llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp | 25 +- llvm/lib/Target/BPF/BPFPreserveDIType.cpp | 9 +- .../PowerPC/MCTargetDesc/PPCMCTargetDesc.cpp | 29 + llvm/lib/Target/PowerPC/PPCISelLowering.cpp | 19 +- llvm/lib/Target/PowerPC/PPCInstrInfo.td | 1 + llvm/lib/Target/PowerPC/PPCTargetTransformInfo.cpp | 4 - llvm/lib/Target/RISCV/RISCV.td | 8 - llvm/lib/Target/RISCV/RISCVInstrFormatsV.td | 32 - llvm/lib/Target/RISCV/RISCVInstrInfoV.td | 57 +- llvm/lib/Target/RISCV/RISCVInstrInfoVPseudos.td | 168 - llvm/lib/Target/RISCV/RISCVSchedRocket.td | 2 +- llvm/lib/Target/RISCV/RISCVSchedSiFive7.td | 2 +- llvm/lib/Target/RISCV/RISCVSubtarget.h | 2 - llvm/lib/Target/RISCV/RISCVTargetTransformInfo.cpp | 91 + llvm/lib/Target/RISCV/RISCVTargetTransformInfo.h | 7 + llvm/lib/Target/VE/VVPInstrInfo.td | 20 + llvm/lib/Target/VE/VVPInstrPatternsVec.td | 39 + llvm/lib/Target/VE/VVPNodes.def | 8 + llvm/lib/Target/X86/X86ISelLowering.cpp | 124 +- llvm/lib/Target/X86/X86InstrAVX512.td | 11 +- llvm/lib/Target/X86/X86SchedIceLake.td | 35 +- llvm/lib/Transforms/IPO/FunctionAttrs.cpp | 61 +- llvm/lib/Transforms/IPO/FunctionSpecialization.cpp | 16 +- llvm/lib/Transforms/IPO/GlobalOpt.cpp | 9 +- llvm/lib/Transforms/IPO/LowerTypeTests.cpp | 5 +- llvm/lib/Transforms/IPO/WholeProgramDevirt.cpp | 29 +- llvm/lib/Transforms/InstCombine/InstCombinePHI.cpp | 7 +- llvm/lib/Transforms/Scalar/LoopStrengthReduce.cpp | 2 +- llvm/lib/Transforms/Utils/Debugify.cpp | 2 +- llvm/lib/Transforms/Utils/ValueMapper.cpp | 6 + .../Vectorize/LoopVectorizationLegality.cpp | 68 +- .../Vectorize/LoopVectorizationPlanner.h | 35 +- llvm/lib/Transforms/Vectorize/LoopVectorize.cpp | 36 +- llvm/lib/Transforms/Vectorize/SLPVectorizer.cpp | 21 +- llvm/lib/Transforms/Vectorize/VPlan.cpp | 6 + llvm/lib/Transforms/Vectorize/VPlan.h | 14 +- llvm/lib/Transforms/Vectorize/VPlanPredicator.cpp | 6 +- llvm/lib/Transforms/Vectorize/VPlanSLP.cpp | 5 +- llvm/lib/Transforms/Vectorize/VPlanTransforms.cpp | 6 +- llvm/test/Analysis/BasicAA/pr52735.ll | 29 + llvm/test/Bitcode/nocfivalue.ll | 43 + .../postlegalizer-combiner-split-zero-stores.mir | 4 +- llvm/test/CodeGen/AArch64/arm64-uzp2-combine.ll | 47 + .../sve-fixed-length-permute-zip-uzp-trn.ll | 686 + .../AArch64/vecreduce-propagate-sd-flags.ll | 18 +- .../AMDGPU/GlobalISel/artifact-combiner-anyext.mir | 18 +- .../GlobalISel/artifact-combiner-build-vector.mir | 19 +- .../artifact-combiner-concat-vectors.mir | 39 +- .../GlobalISel/artifact-combiner-extract.mir | 134 +- .../AMDGPU/GlobalISel/artifact-combiner-sext.mir | 58 +- .../AMDGPU/GlobalISel/artifact-combiner-trunc.mir | 40 +- .../artifact-combiner-unmerge-values.mir | 1083 +- .../AMDGPU/GlobalISel/artifact-combiner-zext.mir | 192 +- ...bug-legalization-artifact-combiner-dead-def.mir | 40 +- .../AMDGPU/GlobalISel/combine-urem-pow-2.mir | 6 +- .../CodeGen/AMDGPU/GlobalISel/cvt_f32_ubyte.ll | 94 +- .../GlobalISel/irtranslator-amdgcn-sendmsg.ll | 9 +- .../GlobalISel/irtranslator-amdgpu_kernel.ll | 2746 +- .../AMDGPU/GlobalISel/irtranslator-amdgpu_ps.ll | 109 +- .../AMDGPU/GlobalISel/irtranslator-amdgpu_vs.ll | 96 +- .../AMDGPU/GlobalISel/irtranslator-constantexpr.ll | 96 +- .../AMDGPU/GlobalISel/irtranslator-fence.ll | 158 +- .../irtranslator-fixed-function-abi-vgpr-args.ll | 79 +- .../GlobalISel/irtranslator-function-args.ll | 4306 +-- .../GlobalISel/irtranslator-memory-intrinsics.ll | 335 +- .../AMDGPU/GlobalISel/irtranslator-ptrmask.ll | 184 +- .../CodeGen/AMDGPU/GlobalISel/irtranslator-sat.ll | 588 +- .../irtranslator-struct-return-intrinsics.ll | 21 +- .../AMDGPU/GlobalISel/irtranslator-tail-call.ll | 61 +- .../CodeGen/AMDGPU/GlobalISel/legalize-add.mir | 556 +- .../AMDGPU/GlobalISel/legalize-addrspacecast.mir | 532 +- .../CodeGen/AMDGPU/GlobalISel/legalize-anyext.mir | 354 +- .../CodeGen/AMDGPU/GlobalISel/legalize-ashr.mir | 2348 +- .../legalize-atomic-cmpxchg-with-success.mir | 56 +- .../AMDGPU/GlobalISel/legalize-atomic-cmpxchg.mir | 44 +- .../AMDGPU/GlobalISel/legalize-atomicrmw-add.mir | 16 +- .../AMDGPU/GlobalISel/legalize-atomicrmw-and.mir | 16 +- .../GlobalISel/legalize-atomicrmw-fadd-global.mir | 4 +- .../GlobalISel/legalize-atomicrmw-fadd-local.mir | 4 +- .../AMDGPU/GlobalISel/legalize-atomicrmw-max.mir | 16 +- .../AMDGPU/GlobalISel/legalize-atomicrmw-min.mir | 16 +- .../AMDGPU/GlobalISel/legalize-atomicrmw-or.mir | 16 +- .../AMDGPU/GlobalISel/legalize-atomicrmw-sub.mir | 16 +- .../AMDGPU/GlobalISel/legalize-atomicrmw-umax.mir | 16 +- .../AMDGPU/GlobalISel/legalize-atomicrmw-umin.mir | 16 +- .../GlobalISel/legalize-atomicrmw-xchg-flat.mir | 8 +- .../AMDGPU/GlobalISel/legalize-atomicrmw-xchg.mir | 16 +- .../AMDGPU/GlobalISel/legalize-atomicrmw-xor.mir | 16 +- .../GlobalISel/legalize-build-vector-trunc.mir | 6 +- .../AMDGPU/GlobalISel/legalize-build-vector.mir | 532 +- .../GlobalISel/legalize-build-vector.s16.mir | 592 +- .../AMDGPU/GlobalISel/legalize-concat-vectors.mir | 136 +- .../AMDGPU/GlobalISel/legalize-constant.mir | 40 +- .../CodeGen/AMDGPU/GlobalISel/legalize-extract.mir | 462 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fabs.mir | 392 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fadd.mir | 770 +- .../AMDGPU/GlobalISel/legalize-fcanonicalize.mir | 442 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fcos.mir | 774 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fmul.mir | 770 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fneg.mir | 334 +- .../CodeGen/AMDGPU/GlobalISel/legalize-freeze.mir | 442 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fsin.mir | 774 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fsub.mir | 920 +- .../GlobalISel/legalize-insert-vector-elt.mir | 1438 +- .../CodeGen/AMDGPU/GlobalISel/legalize-insert.mir | 666 +- .../AMDGPU/GlobalISel/legalize-inttoptr.mir | 74 +- .../GlobalISel/legalize-load-constant-32bit.mir | 55 +- .../AMDGPU/GlobalISel/legalize-load-constant.mir | 12234 ++++----- .../AMDGPU/GlobalISel/legalize-load-flat.mir | 10865 ++++---- .../AMDGPU/GlobalISel/legalize-load-global.mir | 26717 +++++++++---------- .../AMDGPU/GlobalISel/legalize-load-local.mir | 25576 ++++++++---------- .../GlobalISel/legalize-load-memory-metadata.mir | 24 +- .../AMDGPU/GlobalISel/legalize-load-private.mir | 15985 +++++------ .../CodeGen/AMDGPU/GlobalISel/legalize-lshr.mir | 2384 +- .../CodeGen/AMDGPU/GlobalISel/legalize-memcpy.mir | 16 +- .../AMDGPU/GlobalISel/legalize-memcpyinline.mir | 16 +- .../CodeGen/AMDGPU/GlobalISel/legalize-memmove.mir | 16 +- .../CodeGen/AMDGPU/GlobalISel/legalize-memset.mir | 14 +- .../legalize-merge-values-build-vector.mir | 36 +- .../AMDGPU/GlobalISel/legalize-merge-values.mir | 1542 +- .../CodeGen/AMDGPU/GlobalISel/legalize-mul.mir | 838 +- .../CodeGen/AMDGPU/GlobalISel/legalize-ptr-add.mir | 194 +- .../CodeGen/AMDGPU/GlobalISel/legalize-ptrmask.mir | 100 +- .../AMDGPU/GlobalISel/legalize-ptrtoint.mir | 74 +- .../CodeGen/AMDGPU/GlobalISel/legalize-select.mir | 1222 +- .../AMDGPU/GlobalISel/legalize-sext-inreg.mir | 1240 +- .../CodeGen/AMDGPU/GlobalISel/legalize-sext.mir | 474 +- .../legalize-sextload-constant-32bit.mir | 54 +- .../AMDGPU/GlobalISel/legalize-sextload-flat.mir | 60 +- .../AMDGPU/GlobalISel/legalize-sextload-global.mir | 232 +- .../AMDGPU/GlobalISel/legalize-sextload-local.mir | 30 +- .../GlobalISel/legalize-sextload-private.mir | 30 +- .../CodeGen/AMDGPU/GlobalISel/legalize-shl.mir | 2192 +- .../AMDGPU/GlobalISel/legalize-store-global.mir | 11644 ++++---- .../CodeGen/AMDGPU/GlobalISel/legalize-store.mir | 1128 +- .../CodeGen/AMDGPU/GlobalISel/legalize-sub.mir | 544 +- .../AMDGPU/GlobalISel/legalize-unmerge-values.mir | 712 +- .../CodeGen/AMDGPU/GlobalISel/legalize-xor.mir | 516 +- .../CodeGen/AMDGPU/GlobalISel/legalize-zext.mir | 616 +- .../legalize-zextload-constant-32bit.mir | 54 +- .../AMDGPU/GlobalISel/legalize-zextload-flat.mir | 60 +- .../AMDGPU/GlobalISel/legalize-zextload-global.mir | 232 +- .../AMDGPU/GlobalISel/legalize-zextload-local.mir | 30 +- .../GlobalISel/legalize-zextload-private.mir | 30 +- llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.memcpy.ll | 180 +- .../CodeGen/AMDGPU/GlobalISel/load-constant.96.ll | 140 +- .../CodeGen/AMDGPU/GlobalISel/load-local.128.ll | 138 +- .../CodeGen/AMDGPU/GlobalISel/load-local.96.ll | 118 +- .../CodeGen/AMDGPU/GlobalISel/load-unaligned.ll | 339 +- ...tlegalizer-combiner-sextload-from-sextinreg.mir | 9 +- .../CodeGen/AMDGPU/GlobalISel/store-local.128.ll | 139 +- .../CodeGen/AMDGPU/GlobalISel/store-local.96.ll | 269 +- .../AMDGPU/GlobalISel/widen-i8-i16-scalar-loads.ll | 16 +- llvm/test/CodeGen/AMDGPU/cttz_zero_undef.ll | 83 +- .../CodeGen/AMDGPU/divergence-driven-ctlz-cttz.ll | 64 + .../CodeGen/AMDGPU/divergence-driven-min-max.ll | 73 + .../CodeGen/AMDGPU/divergence-driven-not-isel.ll | 34 + llvm/test/CodeGen/AMDGPU/ds-alignment.ll | 491 +- llvm/test/CodeGen/AMDGPU/fused-bitlogic.ll | 4 +- llvm/test/CodeGen/AMDGPU/llvm.round.f64.ll | 2 +- llvm/test/CodeGen/AMDGPU/urem64.ll | 8 +- llvm/test/CodeGen/PowerPC/vec-icmpeq-v2i64-p7.ll | 48 + llvm/test/CodeGen/PowerPC/vec_cmpd_p7.ll | 10 + .../CodeGen/PowerPC/vector-popcnt-128-ult-ugt.ll | 10 + llvm/test/CodeGen/PowerPC/vsx.ll | 34 +- llvm/test/CodeGen/RISCV/attributes.ll | 12 +- llvm/test/CodeGen/RISCV/double-convert.ll | 2 - llvm/test/CodeGen/RISCV/float-convert.ll | 2 - llvm/test/CodeGen/RISCV/half-convert.ll | 255 +- llvm/test/CodeGen/RISCV/rv32zbb-zbp.ll | 114 + llvm/test/CodeGen/RISCV/rv64zbb-zbp.ll | 104 + llvm/test/CodeGen/RISCV/rvv/vamoadd-rv32.ll | 1682 -- llvm/test/CodeGen/RISCV/rvv/vamoadd-rv64.ll | 1682 -- llvm/test/CodeGen/RISCV/rvv/vamoand-rv32.ll | 1682 -- llvm/test/CodeGen/RISCV/rvv/vamoand-rv64.ll | 1682 -- llvm/test/CodeGen/RISCV/rvv/vamomax-rv32.ll | 1682 -- llvm/test/CodeGen/RISCV/rvv/vamomax-rv64.ll | 1682 -- llvm/test/CodeGen/RISCV/rvv/vamomaxu-rv32.ll | 1682 -- llvm/test/CodeGen/RISCV/rvv/vamomaxu-rv64.ll | 1682 -- llvm/test/CodeGen/RISCV/rvv/vamomin-rv32.ll | 1682 -- llvm/test/CodeGen/RISCV/rvv/vamomin-rv64.ll | 1682 -- llvm/test/CodeGen/RISCV/rvv/vamominu-rv32.ll | 1682 -- llvm/test/CodeGen/RISCV/rvv/vamominu-rv64.ll | 1682 -- llvm/test/CodeGen/RISCV/rvv/vamoor-rv32.ll | 1682 -- llvm/test/CodeGen/RISCV/rvv/vamoor-rv64.ll | 1682 -- llvm/test/CodeGen/RISCV/rvv/vamoswap-rv32.ll | 3362 --- llvm/test/CodeGen/RISCV/rvv/vamoswap-rv64.ll | 3362 --- llvm/test/CodeGen/RISCV/rvv/vamoxor-rv32.ll | 1682 -- llvm/test/CodeGen/RISCV/rvv/vamoxor-rv64.ll | 1682 -- llvm/test/CodeGen/Thumb2/mve-pred-or.ll | 24 +- llvm/test/CodeGen/Thumb2/mve-pred-vselect.ll | 8 +- llvm/test/CodeGen/Thumb2/mve-pred-xor.ll | 24 +- llvm/test/CodeGen/Thumb2/mve-saturating-arith.ll | 14 +- llvm/test/CodeGen/VE/Vector/vp_fadd.ll | 81 + llvm/test/CodeGen/VE/Vector/vp_fdiv.ll | 81 + llvm/test/CodeGen/VE/Vector/vp_fmul.ll | 81 + llvm/test/CodeGen/VE/Vector/vp_fsub.ll | 87 + llvm/test/CodeGen/VE/Vector/vp_sdiv.ll | 87 +- llvm/test/CodeGen/VE/Vector/vp_udiv.ll | 87 +- llvm/test/CodeGen/X86/mul128.ll | 13 +- llvm/test/CodeGen/X86/nocfivalue.ll | 37 + llvm/test/CodeGen/X86/vector-fshl-128.ll | 75 +- llvm/test/CodeGen/X86/vector-fshl-256.ll | 64 +- llvm/test/CodeGen/X86/vector-fshl-rot-128.ll | 86 +- llvm/test/CodeGen/X86/vector-fshl-rot-256.ll | 33 +- llvm/test/CodeGen/X86/vector-fshl-rot-sub128.ll | 99 +- llvm/test/CodeGen/X86/vector-fshr-rot-128.ll | 80 +- llvm/test/CodeGen/X86/vector-fshr-rot-256.ll | 39 +- llvm/test/CodeGen/X86/vector-fshr-rot-sub128.ll | 112 +- llvm/test/CodeGen/X86/vector-rotate-128.ll | 86 +- llvm/test/CodeGen/X86/vector-rotate-256.ll | 33 +- llvm/test/DebugInfo/COFF/globals.ll | 9 +- llvm/test/DebugInfo/COFF/multifunction.ll | 24 +- llvm/test/DebugInfo/COFF/pr28747.ll | 6 +- llvm/test/DebugInfo/COFF/simple.ll | 30 +- llvm/test/DebugInfo/COFF/vframe-fpo.ll | 4 +- llvm/test/MC/AArch64/coff-debug.ll | 10 +- llvm/test/MC/ARM/coff-debugging-secrel.ll | 8 +- llvm/test/MC/COFF/cv-compiler-info.ll | 32 +- llvm/test/MC/PowerPC/ppc64-encoding-bookII.s | 3 + llvm/test/MC/RISCV/attribute-arch-invalid.s | 4 +- llvm/test/MC/RISCV/attribute-arch.s | 4 +- llvm/test/MC/RISCV/rvv/zvamo.s | 874 - llvm/test/MachineVerifier/test_g_rotr_rotl.mir | 2 +- llvm/test/MachineVerifier/test_g_shift.mir | 21 + .../devirt_after_filtering_unreachable_lib.ll | 119 +- .../X86/devirt_after_filtering_unreachable.ll | 63 +- .../FunctionAttrs/out-of-bounds-iterator-bug.ll | 30 +- llvm/test/Transforms/FunctionAttrs/readattrs.ll | 12 +- .../function-specialization4.ll | 4 +- .../Inline/X86/call-abi-compatibility.ll | 89 + llvm/test/Transforms/InstCombine/icmp-mul.ll | 29 + llvm/test/Transforms/InstCombine/narrow-switch.ll | 12 +- .../PowerPC/p10-respect-unroll-pragma.ll | 159 + .../RISCV/lit.local.cfg | 0 llvm/test/Transforms/LoopUnroll/RISCV/unroll.ll | 162 + .../AArch64/eliminate-tail-predication.ll | 2 +- .../AArch64/first-order-recurrence.ll | 4 +- .../LoopVectorize/AArch64/masked-op-cost.ll | 2 +- .../LoopVectorize/AArch64/scalable-alloca.ll | 2 +- .../LoopVectorize/AArch64/scalable-call.ll | 4 +- .../AArch64/scalable-predicate-instruction.ll | 4 +- .../LoopVectorize/AArch64/scalable-reductions.ll | 2 +- .../LoopVectorize/AArch64/scalable-strict-fadd.ll | 10 +- .../AArch64/scalable-vectorization-cost-tuning.ll | 12 +- .../AArch64/scalable-vectorization.ll | 40 +- .../LoopVectorize/AArch64/scalable-vf-hint.ll | 6 +- .../LoopVectorize/AArch64/sve-basic-vec.ll | 2 +- .../LoopVectorize/AArch64/sve-cond-inv-loads.ll | 2 +- .../LoopVectorize/AArch64/sve-epilog-vect.ll | 6 +- .../AArch64/sve-extract-last-veclane.ll | 2 +- .../AArch64/sve-gather-scatter-cost.ll | 2 +- .../LoopVectorize/AArch64/sve-gather-scatter.ll | 2 +- .../LoopVectorize/AArch64/sve-illegal-type.ll | 2 +- .../AArch64/sve-inductions-unusual-types.ll | 2 +- .../LoopVectorize/AArch64/sve-inductions.ll | 2 +- .../LoopVectorize/AArch64/sve-inv-loads.ll | 2 +- .../LoopVectorize/AArch64/sve-inv-store.ll | 2 +- .../LoopVectorize/AArch64/sve-large-strides.ll | 2 +- .../LoopVectorize/AArch64/sve-masked-loadstore.ll | 2 +- .../LoopVectorize/AArch64/sve-select-cmp.ll | 4 +- .../LoopVectorize/AArch64/sve-strict-fadd-cost.ll | 6 +- .../LoopVectorize/AArch64/sve-tail-folding.ll | 2 +- .../LoopVectorize/AArch64/sve-type-conv.ll | 2 +- .../AArch64/sve-vector-reverse-mask4.ll | 2 +- .../LoopVectorize/AArch64/sve-vector-reverse.ll | 2 +- .../AArch64/sve-widen-extractvalue.ll | 2 +- .../LoopVectorize/AArch64/sve-widen-gep.ll | 2 +- .../LoopVectorize/AArch64/sve-widen-phi.ll | 2 +- .../Transforms/LoopVectorize/if-pred-non-void.ll | 10 +- .../Transforms/LoopVectorize/metadata-width.ll | 3 +- .../Transforms/LoopVectorize/vplan-printing.ll | 6 +- llvm/test/Transforms/LowerTypeTests/nocfivalue.ll | 36 + .../Transforms/PhaseOrdering/X86/pixel-splat.ll | 33 +- .../Transforms/SLPVectorizer/X86/reused-undefs.ll | 40 + ..._single_after_filtering_unreachable_function.ll | 61 + .../llvm-mca/X86/IceLakeServer/resources-avx1.s | 58 +- .../X86/IceLakeServer/resources-avx512vl.s | 50 +- .../llvm-mca/X86/IceLakeServer/resources-sse1.s | 14 +- .../llvm-mca/X86/IceLakeServer/resources-sse2.s | 14 +- .../llvm-mca/X86/IceLakeServer/resources-sse3.s | 10 +- .../ELF/PowerPC/disassemble-symbolize-operands.ll | 59 + .../XCOFF/disassemble-symbolize-operands.ll | 63 + ...incorrect-format.test => incorrect-format.test} | 2 +- ...single-inlineA.test => left-single-inline.test} | 0 ...api-diff-matching-tbd.test => matching-tbd.txt} | 0 ...ines.test => mismatched-number-of-inlines.test} | 0 llvm/test/tools/llvm-tapi-diff/misspelled-tbd.test | 3 + ...multiple-inlines.test => multiple-inlines.test} | 0 .../{tapi-diff-no-inlines.test => no-inlines.test} | 0 ...ngle-inlineB.test => right-single-inlines.test} | 0 ...umber-of-inlines.test => same-num-inlines.test} | 0 .../llvm-tapi-diff/tapi-diff-misspelled-tbd.test | 5 - llvm/tools/llc/llc.cpp | 3 + llvm/tools/llvm-lto2/llvm-lto2.cpp | 2 +- llvm/tools/llvm-objdump/llvm-objdump.cpp | 9 +- llvm/tools/llvm-readobj/ELFDumper.cpp | 2 +- llvm/tools/llvm-tapi-diff/llvm-tapi-diff.cpp | 34 +- llvm/unittests/Analysis/ValueTrackingTest.cpp | 14 + .../CodeGen/GlobalISel/KnownBitsVectorTest.cpp | 3 +- llvm/unittests/Support/Host.cpp | 2 +- llvm/utils/emacs/llvm-mode.el | 2 +- .../compiler-rt/lib/sanitizer_common/BUILD.gn | 1 + .../gn/secondary/compiler-rt/lib/tsan/rtl/BUILD.gn | 2 - llvm/utils/gn/secondary/libcxx/include/BUILD.gn | 19 + .../gn/secondary/llvm/include/llvm/Config/BUILD.gn | 2 - llvm/utils/lit/lit/LitConfig.py | 5 + llvm/utils/lit/lit/cl_arguments.py | 3 +- llvm/utils/lit/lit/util.py | 2 +- llvm/utils/llvm-mca-compare.py | 279 + llvm/utils/vim/syntax/llvm.vim | 1 + mlir/examples/toy/Ch1/parser/AST.cpp | 2 +- mlir/examples/toy/Ch1/toyc.cpp | 2 +- mlir/examples/toy/Ch2/mlir/MLIRGen.cpp | 18 +- mlir/examples/toy/Ch2/parser/AST.cpp | 2 +- mlir/examples/toy/Ch2/toyc.cpp | 8 +- mlir/examples/toy/Ch3/mlir/MLIRGen.cpp | 18 +- mlir/examples/toy/Ch3/parser/AST.cpp | 2 +- mlir/examples/toy/Ch3/toyc.cpp | 8 +- mlir/examples/toy/Ch4/mlir/MLIRGen.cpp | 18 +- mlir/examples/toy/Ch4/parser/AST.cpp | 2 +- mlir/examples/toy/Ch4/toyc.cpp | 8 +- mlir/examples/toy/Ch5/mlir/MLIRGen.cpp | 18 +- mlir/examples/toy/Ch5/parser/AST.cpp | 2 +- mlir/examples/toy/Ch5/toyc.cpp | 8 +- mlir/examples/toy/Ch6/mlir/MLIRGen.cpp | 18 +- mlir/examples/toy/Ch6/parser/AST.cpp | 2 +- mlir/examples/toy/Ch6/toyc.cpp | 8 +- mlir/examples/toy/Ch7/mlir/MLIRGen.cpp | 12 +- mlir/examples/toy/Ch7/parser/AST.cpp | 2 +- mlir/examples/toy/Ch7/toyc.cpp | 8 +- mlir/include/mlir/Analysis/Presburger/Simplex.h | 187 +- mlir/include/mlir/Dialect/Async/Passes.h | 2 +- mlir/include/mlir/Dialect/Async/Transforms.h | 40 + mlir/include/mlir/Dialect/Linalg/Passes.h | 2 + mlir/include/mlir/Dialect/Linalg/Passes.td | 6 + .../mlir/Dialect/Linalg/Transforms/Transforms.h | 4 + mlir/include/mlir/Dialect/SCF/SCFOps.td | 12 +- mlir/include/mlir/IR/OpAsmInterface.td | 13 +- mlir/include/mlir/IR/OpImplementation.h | 5 - mlir/include/mlir/Support/MathExtras.h | 6 +- mlir/lib/Analysis/Presburger/Simplex.cpp | 76 +- mlir/lib/Analysis/SliceAnalysis.cpp | 4 +- mlir/lib/Analysis/Utils.cpp | 6 +- mlir/lib/Bindings/Python/IRAttributes.cpp | 18 +- mlir/lib/Bindings/Python/IRCore.cpp | 6 +- mlir/lib/Bindings/Python/IRModule.cpp | 10 +- mlir/lib/Bindings/Python/PybindUtils.cpp | 2 - mlir/lib/Bindings/Python/Transforms/Transforms.cpp | 2 - mlir/lib/CAPI/IR/IR.cpp | 2 +- .../AffineToStandard/AffineToStandard.cpp | 39 +- .../lib/Conversion/ComplexToLLVM/ComplexToLLVM.cpp | 14 +- .../ComplexToStandard/ComplexToStandard.cpp | 89 +- mlir/lib/Conversion/LLVMCommon/MemRefBuilder.cpp | 4 +- .../lib/Conversion/PDLToPDLInterp/RootOrdering.cpp | 4 +- mlir/lib/Conversion/SCFToGPU/SCFToGPU.cpp | 14 +- mlir/lib/Conversion/SCFToOpenMP/SCFToOpenMP.cpp | 24 +- mlir/lib/Conversion/SCFToSPIRV/SCFToSPIRV.cpp | 37 +- .../lib/Conversion/SCFToStandard/SCFToStandard.cpp | 80 +- mlir/lib/Conversion/SPIRVToLLVM/SPIRVToLLVM.cpp | 2 +- .../Conversion/ShapeToStandard/ShapeToStandard.cpp | 2 +- mlir/lib/Conversion/TosaToLinalg/TosaToLinalg.cpp | 29 +- mlir/lib/Conversion/TosaToSCF/TosaToSCF.cpp | 14 +- mlir/lib/Conversion/VectorToGPU/VectorToGPU.cpp | 4 +- .../Dialect/Arithmetic/Transforms/ExpandOps.cpp | 54 +- .../Dialect/Async/Transforms/AsyncParallelFor.cpp | 148 +- .../Dialect/GPU/Transforms/AllReduceLowering.cpp | 6 +- .../lib/Dialect/GPU/Transforms/KernelOutlining.cpp | 2 +- mlir/lib/Dialect/LLVMIR/IR/LLVMTypes.cpp | 26 +- .../ComprehensiveBufferize/SCFInterfaceImpl.cpp | 23 +- mlir/lib/Dialect/Linalg/IR/LinalgOps.cpp | 146 +- mlir/lib/Dialect/Linalg/Transforms/CMakeLists.txt | 1 + .../Linalg/Transforms/ElementwiseToLinalg.cpp | 2 +- .../lib/Dialect/Linalg/Transforms/HoistPadding.cpp | 22 +- mlir/lib/Dialect/Linalg/Transforms/Hoisting.cpp | 8 +- .../Linalg/Transforms/NamedOpConversions.cpp | 160 + mlir/lib/Dialect/Linalg/Transforms/PassDetail.h | 4 + .../Dialect/Linalg/Transforms/Vectorization.cpp | 12 +- .../Math/Transforms/PolynomialApproximation.cpp | 4 +- mlir/lib/Dialect/MemRef/IR/MemRefOps.cpp | 8 +- mlir/lib/Dialect/OpenMP/IR/OpenMPDialect.cpp | 14 +- mlir/lib/Dialect/PDL/IR/PDL.cpp | 4 +- mlir/lib/Dialect/PDLInterp/IR/PDLInterp.cpp | 4 +- mlir/lib/Dialect/Quant/IR/QuantTypes.cpp | 36 +- .../Dialect/Quant/Transforms/ConvertSimQuant.cpp | 2 +- mlir/lib/Dialect/Quant/Utils/FakeQuantSupport.cpp | 12 +- mlir/lib/Dialect/Quant/Utils/QuantizeUtils.cpp | 19 +- mlir/lib/Dialect/SCF/SCF.cpp | 345 +- mlir/lib/Dialect/SCF/Transforms/ForToWhile.cpp | 16 +- .../SCF/Transforms/LoopCanonicalization.cpp | 16 +- mlir/lib/Dialect/SCF/Transforms/LoopPipelining.cpp | 11 +- .../Dialect/SCF/Transforms/LoopRangeFolding.cpp | 6 +- .../Dialect/SCF/Transforms/LoopSpecialization.cpp | 35 +- .../Dialect/SCF/Transforms/ParallelLoopFusion.cpp | 8 +- .../Dialect/SCF/Transforms/ParallelLoopTiling.cpp | 33 +- .../SCF/Transforms/StructuralTypeConversions.cpp | 8 +- mlir/lib/Dialect/SCF/Transforms/Utils.cpp | 12 +- .../lib/Dialect/SPIRV/IR/SPIRVCanonicalization.cpp | 2 +- mlir/lib/Dialect/SPIRV/IR/SPIRVOps.cpp | 10 +- mlir/lib/Dialect/Shape/IR/Shape.cpp | 11 +- .../Transforms/SparseTensorConversion.cpp | 6 +- .../SparseTensor/Transforms/Sparsification.cpp | 18 +- mlir/lib/Dialect/StandardOps/IR/Ops.cpp | 3 +- .../Tensor/IR/TensorInferTypeOpInterfaceImpl.cpp | 10 +- mlir/lib/Dialect/Tensor/IR/TensorOps.cpp | 4 +- mlir/lib/Dialect/Tensor/Transforms/Bufferize.cpp | 16 +- mlir/lib/Dialect/Tosa/IR/TosaOps.cpp | 4 +- .../Tosa/Transforms/TosaDecomposeTransposeConv.cpp | 48 +- .../Dialect/Tosa/Transforms/TosaInferShapes.cpp | 2 +- .../Dialect/Tosa/Transforms/TosaOptimization.cpp | 4 +- mlir/lib/Dialect/Vector/VectorTransforms.cpp | 34 +- .../Dialect/X86Vector/Transforms/AVXTranspose.cpp | 105 +- mlir/lib/ExecutionEngine/AsyncRuntime.cpp | 3 + mlir/lib/ExecutionEngine/ExecutionEngine.cpp | 57 +- mlir/lib/ExecutionEngine/JitRunner.cpp | 16 +- mlir/lib/ExecutionEngine/RunnerUtils.cpp | 4 + mlir/lib/ExecutionEngine/SparseTensorUtils.cpp | 49 +- mlir/lib/IR/AffineMap.cpp | 2 +- mlir/lib/IR/AsmPrinter.cpp | 36 +- mlir/lib/IR/Block.cpp | 2 +- mlir/lib/IR/BuiltinAttributes.cpp | 8 +- mlir/lib/IR/MLIRContext.cpp | 1 - mlir/lib/IR/Operation.cpp | 25 +- mlir/lib/IR/OperationSupport.cpp | 8 +- mlir/lib/IR/Region.cpp | 6 +- mlir/lib/Interfaces/SideEffectInterfaces.cpp | 4 +- mlir/lib/Parser/AffineParser.cpp | 7 +- mlir/lib/Pass/Pass.cpp | 12 +- mlir/lib/TableGen/Attribute.cpp | 2 +- mlir/lib/TableGen/Dialect.cpp | 2 +- mlir/lib/TableGen/Operator.cpp | 5 +- mlir/lib/TableGen/Pattern.cpp | 2 +- mlir/lib/TableGen/Predicate.cpp | 11 +- mlir/lib/TableGen/Trait.cpp | 2 +- mlir/lib/Target/Cpp/TranslateToCpp.cpp | 12 +- mlir/lib/Target/LLVMIR/ConvertFromLLVMIR.cpp | 49 +- .../Dialect/OpenACC/OpenACCToLLVMIRTranslation.cpp | 12 +- .../Dialect/OpenMP/OpenMPToLLVMIRTranslation.cpp | 14 +- .../Dialect/ROCDL/ROCDLToLLVMIRTranslation.cpp | 10 +- mlir/lib/Target/LLVMIR/ModuleTranslation.cpp | 4 +- mlir/lib/Tools/PDLL/Parser/Parser.cpp | 2 +- mlir/lib/Tools/mlir-lsp-server/MLIRServer.cpp | 2 +- mlir/lib/Tools/mlir-reduce/MlirReduceMain.cpp | 12 +- mlir/lib/Transforms/LoopCoalescing.cpp | 3 +- mlir/lib/Transforms/LoopFusion.cpp | 5 +- mlir/lib/Transforms/LoopInvariantCodeMotion.cpp | 2 +- mlir/lib/Transforms/NormalizeMemRefs.cpp | 4 +- mlir/lib/Transforms/PipelineDataTransfer.cpp | 2 +- mlir/lib/Transforms/Utils/FoldUtils.cpp | 2 +- mlir/lib/Transforms/Utils/LoopFusionUtils.cpp | 3 +- mlir/lib/Transforms/Utils/LoopUtils.cpp | 68 +- .../Async/async-parallel-for-compute-fn.mlir | 20 +- mlir/test/Dialect/Linalg/canonicalize.mlir | 25 - mlir/test/Dialect/Linalg/namedop_conversion.mlir | 24 + mlir/test/Dialect/MemRef/invalid.mlir | 12 - mlir/test/Dialect/MemRef/ops.mlir | 9 + mlir/test/Dialect/SCF/canonicalize.mlir | 18 + mlir/test/lib/Analysis/TestAliasAnalysis.cpp | 2 +- .../Dialect/Math/TestPolynomialApproximation.cpp | 6 +- mlir/test/lib/Dialect/Test/TestDialect.cpp | 43 +- mlir/test/lib/Dialect/Test/TestOps.td | 9 +- mlir/test/lib/Dialect/Test/TestPatterns.cpp | 2 +- mlir/test/lib/Dialect/Tosa/TosaTestPasses.cpp | 4 +- mlir/test/lib/IR/TestMatchers.cpp | 18 +- mlir/test/lib/IR/TestOpaqueLoc.cpp | 13 +- mlir/test/lib/Transforms/TestLoopFusion.cpp | 4 +- .../mlir_test_spirv_cpu_runner_c_wrappers.cpp | 4 + .../mlir-linalg-ods-yaml-gen.cpp | 3 +- mlir/tools/mlir-tblgen/DialectGen.cpp | 7 +- mlir/tools/mlir-tblgen/LLVMIRIntrinsicGen.cpp | 12 +- mlir/tools/mlir-tblgen/OpDefinitionsGen.cpp | 2 +- mlir/tools/mlir-tblgen/PassGen.cpp | 11 +- mlir/tools/mlir-tblgen/SPIRVUtilsGen.cpp | 4 +- mlir/tools/mlir-tblgen/mlir-tblgen.cpp | 20 +- mlir/unittests/Analysis/AffineStructuresTest.cpp | 336 +- mlir/unittests/Analysis/PresburgerSetTest.cpp | 607 +- mlir/unittests/ExecutionEngine/Invoke.cpp | 82 +- mlir/unittests/IR/OperationSupportTest.cpp | 4 +- mlir/unittests/Support/MathExtrasTest.cpp | 4 + mlir/unittests/TableGen/StructsGenTest.cpp | 2 +- mlir/utils/vim/README | 8 + openmp/docs/design/Runtimes.rst | 9 +- openmp/runtime/src/kmp_affinity.cpp | 12 +- openmp/runtime/src/kmp_affinity.h | 3 + openmp/runtime/src/kmp_settings.cpp | 22 +- utils/bazel/llvm-project-overlay/llvm/BUILD.bazel | 2 +- utils/bazel/llvm-project-overlay/llvm/config.bzl | 1 - .../llvm/include/llvm/Config/config.h | 3 - utils/bazel/llvm-project-overlay/mlir/BUILD.bazel | 5 +- .../mlir/unittests/BUILD.bazel | 270 + utils/bazel/llvm_configs/config.h.cmake | 3 - 881 files changed, 83524 insertions(+), 120516 deletions(-) create mode 100644 clang/test/AST/ast-dump-using.cpp create mode 100644 clang/test/CodeGen/builtin-function-start.cpp create mode 100644 clang/test/CodeGenCXX/debug-info-objname.cpp copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] create mode 100644 clang/test/Driver/Inputs/hipspv/bin/.hipVersion copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] create mode 100644 clang/test/Driver/hipspv-device-libs.hip create mode 100644 clang/test/Driver/hipspv-pass-plugin.hip create mode 100644 clang/test/Driver/hipspv-toolchain-rdc.hip create mode 100644 clang/test/Driver/hipspv-toolchain.hip create mode 100644 clang/test/Driver/invalid-offload-options.cpp create mode 100644 clang/test/Modules/Inputs/module-transtive-instantiation/Templ.cppm create mode 100644 clang/test/Modules/Inputs/module-transtive-instantiation/bar.cppm create mode 100644 clang/test/Modules/module-transtive-instantiation-2.cpp create mode 100644 clang/test/Modules/module-transtive-instantiation.cpp create mode 100644 compiler-rt/lib/sanitizer_common/sanitizer_stoptheworld_win.cpp delete mode 100644 compiler-rt/lib/tsan/rtl/tsan_clock.cpp delete mode 100644 compiler-rt/lib/tsan/rtl/tsan_clock.h delete mode 100644 compiler-rt/lib/tsan/tests/unit/tsan_clock_test.cpp create mode 100644 flang/test/Semantics/collectives02.f90 create mode 100644 flang/test/Semantics/collectives03.f90 create mode 100644 flang/test/Semantics/collectives05.f90 create mode 100644 libcxx/include/__filesystem/copy_options.h create mode 100644 libcxx/include/__filesystem/directory_entry.h create mode 100644 libcxx/include/__filesystem/directory_iterator.h create mode 100644 libcxx/include/__filesystem/directory_options.h create mode 100644 libcxx/include/__filesystem/file_status.h create mode 100644 libcxx/include/__filesystem/file_time_type.h create mode 100644 libcxx/include/__filesystem/file_type.h create mode 100644 libcxx/include/__filesystem/filesystem_error.h create mode 100644 libcxx/include/__filesystem/operations.h create mode 100644 libcxx/include/__filesystem/path.h create mode 100644 libcxx/include/__filesystem/path_iterator.h create mode 100644 libcxx/include/__filesystem/perm_options.h create mode 100644 libcxx/include/__filesystem/perms.h create mode 100644 libcxx/include/__filesystem/recursive_directory_iterator.h create mode 100644 libcxx/include/__filesystem/space_info.h create mode 100644 libcxx/include/__filesystem/u8path.h create mode 100644 libcxx/include/__memory/voidify.h create mode 100644 libcxx/include/__utility/transaction.h copy libcxx/test/{std/atomics/atomics.types.operations/atomics.types.operations.re [...] copy libcxx/test/{std/atomics/atomics.types.operations/atomics.types.operations.re [...] copy libcxx/test/{std/atomics/atomics.types.operations/atomics.types.operations.re [...] copy libcxx/test/{std/atomics/atomics.types.operations/atomics.types.operations.re [...] copy libcxx/test/{std/atomics/atomics.types.operations/atomics.types.operations.re [...] copy libcxx/test/{std/atomics/atomics.types.operations/atomics.types.operations.re [...] copy libcxx/test/{std/atomics/atomics.types.operations/atomics.types.operations.re [...] copy libcxx/test/{std/atomics/atomics.types.operations/atomics.types.operations.re [...] copy libcxx/test/{std/atomics/atomics.types.operations/atomics.types.operations.re [...] copy libcxx/test/{std/atomics/atomics.types.operations/atomics.types.operations.re [...] copy libcxx/test/{std/atomics/atomics.types.operations/atomics.types.operations.re [...] copy libcxx/test/{std/atomics/atomics.types.operations/atomics.types.operations.re [...] copy libcxx/test/{std/atomics/atomics.types.operations/atomics.types.operations.re [...] copy libcxx/test/{std/input.output/iostream.objects/narrow.stream.objects/clog.sh. [...] copy libcxx/test/{std/atomics/atomics.types.operations/atomics.types.operations.re [...] copy libcxx/test/{std/atomics/atomics.types.operations/atomics.types.operations.re [...] copy libcxx/test/{std/atomics/atomics.types.operations/atomics.types.operations.re [...] copy libcxx/test/{std/atomics/atomics.types.operations/atomics.types.operations.re [...] delete mode 100644 libcxx/test/libcxx/selftest/fail.cpp/lit.local.cfg create mode 100644 libcxx/test/libcxx/utilities/transaction.pass.cpp create mode 100644 libcxx/test/std/library/description/conventions/customization.p [...] create mode 100644 libcxx/test/std/utilities/memory/specialized.algorithms/buffer.h create mode 100644 libcxx/test/std/utilities/memory/specialized.algorithms/counted.h copy libcxx/test/std/utilities/memory/specialized.algorithms/{uninitialized.constr [...] copy libcxx/test/std/utilities/memory/specialized.algorithms/{uninitialized.constr [...] copy libcxx/test/std/utilities/memory/specialized.algorithms/{uninitialized.constr [...] copy libcxx/test/std/utilities/memory/specialized.algorithms/{uninitialized.constr [...] create mode 100644 lld/test/ELF/lto/opt-remarks-incomplete.ll create mode 100644 lldb/test/API/commands/command/script/persistence.py copy lldb/test/API/{commands/expression/dollar-in-variable => lang/c/flexible-arra [...] create mode 100644 lldb/test/API/lang/c/flexible-array-members/TestCFlexibleArrayM [...] create mode 100644 lldb/test/API/lang/c/flexible-array-members/main.c create mode 100644 llvm/test/Analysis/BasicAA/pr52735.ll create mode 100644 llvm/test/Bitcode/nocfivalue.ll create mode 100644 llvm/test/CodeGen/AArch64/arm64-uzp2-combine.ll create mode 100644 llvm/test/CodeGen/AArch64/sve-fixed-length-permute-zip-uzp-trn.ll create mode 100644 llvm/test/CodeGen/AMDGPU/divergence-driven-ctlz-cttz.ll create mode 100755 llvm/test/CodeGen/AMDGPU/divergence-driven-min-max.ll create mode 100644 llvm/test/CodeGen/AMDGPU/divergence-driven-not-isel.ll create mode 100644 llvm/test/CodeGen/PowerPC/vec-icmpeq-v2i64-p7.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vamoadd-rv32.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vamoadd-rv64.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vamoand-rv32.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vamoand-rv64.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vamomax-rv32.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vamomax-rv64.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vamomaxu-rv32.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vamomaxu-rv64.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vamomin-rv32.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vamomin-rv64.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vamominu-rv32.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vamominu-rv64.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vamoor-rv32.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vamoor-rv64.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vamoswap-rv32.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vamoswap-rv64.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vamoxor-rv32.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vamoxor-rv64.ll create mode 100644 llvm/test/CodeGen/VE/Vector/vp_fadd.ll create mode 100644 llvm/test/CodeGen/VE/Vector/vp_fdiv.ll create mode 100644 llvm/test/CodeGen/VE/Vector/vp_fmul.ll create mode 100644 llvm/test/CodeGen/VE/Vector/vp_fsub.ll create mode 100644 llvm/test/CodeGen/X86/nocfivalue.ll delete mode 100644 llvm/test/MC/RISCV/rvv/zvamo.s create mode 100644 llvm/test/MachineVerifier/test_g_shift.mir create mode 100644 llvm/test/Transforms/Inline/X86/call-abi-compatibility.ll create mode 100644 llvm/test/Transforms/LoopUnroll/PowerPC/p10-respect-unroll-pragma.ll copy llvm/test/Transforms/{AtomicExpand => LoopUnroll}/RISCV/lit.local.cfg (100%) create mode 100644 llvm/test/Transforms/LoopUnroll/RISCV/unroll.ll create mode 100644 llvm/test/Transforms/LowerTypeTests/nocfivalue.ll create mode 100644 llvm/test/Transforms/SLPVectorizer/X86/reused-undefs.ll create mode 100644 llvm/test/Transforms/WholeProgramDevirt/devirt_single_after_fil [...] create mode 100644 llvm/test/tools/llvm-objdump/ELF/PowerPC/disassemble-symbolize- [...] create mode 100644 llvm/test/tools/llvm-objdump/XCOFF/disassemble-symbolize-operands.ll rename llvm/test/tools/llvm-tapi-diff/{tapi-diff-incorrect-format.test => incorrec [...] rename llvm/test/tools/llvm-tapi-diff/{tapi-diff-tbd-has-single-inlineA.test => le [...] rename llvm/test/tools/llvm-tapi-diff/{tapi-diff-matching-tbd.test => matching-tbd [...] rename llvm/test/tools/llvm-tapi-diff/{tapi-diff-mismatched-number-of-inlines.test [...] create mode 100644 llvm/test/tools/llvm-tapi-diff/misspelled-tbd.test rename llvm/test/tools/llvm-tapi-diff/{tapi-diff-tbd-has-multiple-inlines.test => [...] rename llvm/test/tools/llvm-tapi-diff/{tapi-diff-no-inlines.test => no-inlines.tes [...] rename llvm/test/tools/llvm-tapi-diff/{tapi-diff-tbd-has-single-inlineB.test => ri [...] rename llvm/test/tools/llvm-tapi-diff/{tapi-diff-same-number-of-inlines.test => sa [...] delete mode 100644 llvm/test/tools/llvm-tapi-diff/tapi-diff-misspelled-tbd.test create mode 100755 llvm/utils/llvm-mca-compare.py create mode 100644 mlir/include/mlir/Dialect/Async/Transforms.h create mode 100644 mlir/lib/Dialect/Linalg/Transforms/NamedOpConversions.cpp create mode 100644 mlir/test/Dialect/Linalg/namedop_conversion.mlir create mode 100644 utils/bazel/llvm-project-overlay/mlir/unittests/BUILD.bazel -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

1
0
0 0

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-lts-allmodconfig updated (9833dd9767 -> c3f340f752)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-lts-allmodconfig in repository toolchain/ci/binutils-gdb. from 9833dd9767 x86: Terminate mnemonicendp in swap_operand() adds 4f626cad04 gdb/remote: some fixes for 'maint set target-async off' adds 8d34471f70 gdb: add assert in remote_target::wait relating to async being off adds fa8f0a0ff0 gdb: add "exit" command as an alias for "quit" adds 6b526f64aa Automatic date update in version.in adds 682351b932 readelf: avoid a possible divide by zero adds 432e9063fd Obsolete m32c-rtems adds fdc40d5673 Automatic date update in version.in adds 68ba44c41a gdb/ada-lang.h: Reformat comment to follow coding standards adds cc6d00f13b gdb/ada-exp.y: Reformat comment to follow GDB's coding standards adds db956d66c9 Add Enze Li to gdb/MAINTAINERS adds dde238e063 Make n_spaces return a const char * adds b0715493df Remove puts_debug adds 6bebf813ac Remove print_spaces adds 443279aa9c Automatic date update in version.in adds 5ab88688f0 Typo fixes in binutils doc adds ca988435c6 gas/ELF: avoid below-base ref in obj_elf_parse_section_letters() adds 47f4115a1b x86: -mfence-as-lock-add=yes doesn't work for 16-bit mode adds ae47e3097e Obsolete m32c-rtems and m32r-rtems adds 8a7cd1ebd7 [AArch64] Fix typo in error messages adds 6d59be2c2c Automatic date update in version.in adds c3f340f752 gdbarch-components.py: change empty "params" tuples to empty lists No new revisions were added by this update. Summary of changes: bfd/config.bfd | 3 +- bfd/version.h | 2 +- binutils/doc/binutils.texi | 8 +- binutils/readelf.c | 4 + gas/config/obj-elf.c | 24 +++-- gas/config/tc-i386.c | 7 +- gdb/MAINTAINERS | 1 + gdb/NEWS | 4 + gdb/ada-exp.y | 18 ++-- gdb/ada-lang.h | 4 +- gdb/cli-out.c | 2 +- gdb/cli/cli-cmds.c | 3 +- gdb/compile/compile-loc2c.c | 2 +- gdb/doc/gdb.texinfo | 15 +-- gdb/dwarf2/read.c | 32 +++--- gdb/gdbarch-components.py | 16 +-- gdb/nat/aarch64-mte-linux-ptrace.c | 4 +- gdb/remote.c | 194 +++++++++++++++++-------------------- gdb/symmisc.c | 6 +- gdb/utils.c | 93 +----------------- gdb/utils.h | 6 +- ld/configure.tgt | 4 +- 22 files changed, 177 insertions(+), 275 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

1
0
0 0

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-lts-allmodconfig updated (cbae6f9f3 -> 36e5578e9)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-lts-allmodconfig in repository toolchain/ci/base-artifacts. discards cbae6f9f3 2: update: binutils-llvm-linux-qemu: 21882 new 36e5578e9 2: update: binutils-llvm-linux-qemu: 21882 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (cbae6f9f3) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-master-arm-l [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log.xz | Bin 1616 -> 1572 bytes 02-prepare_abe/console.log.xz | Bin 2780 -> 2776 bytes 03-build_abe-binutils/console.log.xz | Bin 30316 -> 30444 bytes 04-build_llvm/console.log.xz | Bin 60308 -> 59612 bytes 05-build_abe-qemu/console.log.xz | Bin 30004 -> 30400 bytes 06-build_linux/console.log.xz | Bin 5172 -> 5228 bytes 08-check_regression/console.log.xz | Bin 480 -> 480 bytes 09-update_baseline/console.log | 92 +++++++++++++++++------------------ jenkins/manifest.sh | 18 +++---- 9 files changed, 55 insertions(+), 55 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

1
0
0 0

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_gcc_bootstrap/master-arm-bootstrap_O1 updated (51a24e4a984 -> aa17859b685)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gcc_bootstrap/master-arm-bootstrap_O1 in repository toolchain/ci/gcc. from 51a24e4a984 Don't move cold code out of loop by checking bb count adds 6fad101f306 config.sub: change mode to 755. adds d22907975b2 i386: Add missing BMI intrinsic to align with clang adds 0c3fc06c300 libphobos: Add power*-*-freebsd* as supported target adds 7c6ae994fb5 config: Add check whether D compiler works (PR103528) adds aa17859b685 Daily bump. No new revisions were added by this update. Summary of changes: ChangeLog | 8 +++++++ config.sub | 0 config/ChangeLog | 5 +++++ config/acx.m4 | 13 +++++++++++ configure | 19 ++++++++++++++++ gcc/ChangeLog | 42 +++++++++++++++++++++++++++++++++++ gcc/DATESTAMP | 2 +- gcc/config/i386/bmiintrin.h | 18 +++++++++++++++ gcc/testsuite/ChangeLog | 20 +++++++++++++++++ gcc/testsuite/gcc.target/i386/bmi-1.c | 8 ++++++- gcc/testsuite/gcc.target/i386/bmi-2.c | 8 ++++++- gcc/testsuite/gcc.target/i386/bmi-3.c | 8 ++++++- libphobos/ChangeLog | 4 ++++ libphobos/configure.tgt | 3 +++ 14 files changed, 154 insertions(+), 4 deletions(-) mode change 100644 => 100755 config.sub -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

1
0
0 0

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_gcc_bootstrap/master-arm-bootstrap_O1 updated (443279aa9c -> c3f340f752)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gcc_bootstrap/master-arm-bootstrap_O1 in repository toolchain/ci/binutils-gdb. from 443279aa9c Automatic date update in version.in adds 5ab88688f0 Typo fixes in binutils doc adds ca988435c6 gas/ELF: avoid below-base ref in obj_elf_parse_section_letters() adds 47f4115a1b x86: -mfence-as-lock-add=yes doesn't work for 16-bit mode adds ae47e3097e Obsolete m32c-rtems and m32r-rtems adds 8a7cd1ebd7 [AArch64] Fix typo in error messages adds 6d59be2c2c Automatic date update in version.in adds c3f340f752 gdbarch-components.py: change empty "params" tuples to empty lists No new revisions were added by this update. Summary of changes: bfd/config.bfd | 2 +- bfd/version.h | 2 +- binutils/doc/binutils.texi | 8 ++++---- gas/config/obj-elf.c | 24 +++++++++++------------- gas/config/tc-i386.c | 7 ++++++- gdb/gdbarch-components.py | 16 ++++++++-------- gdb/nat/aarch64-mte-linux-ptrace.c | 4 ++-- ld/configure.tgt | 4 ++-- 8 files changed, 35 insertions(+), 32 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

1
0
0 0

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_gcc_bootstrap/master-arm-bootstrap_O1 updated (9a023a3a6 -> 13fc98b6d)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gcc_bootstrap/master-arm-bootstrap_O1 in repository toolchain/ci/base-artifacts. discards 9a023a3a6 0: update: binutils-gcc: 2 new 13fc98b6d 0: update: binutils-gcc: 2 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (9a023a3a6) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_gcc_bootstrap/master-arm [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log.xz | Bin 1496 -> 1552 bytes 02-prepare_abe/console.log.xz | Bin 2756 -> 2752 bytes 04-build_abe-binutils/console.log.xz | Bin 51888 -> 51852 bytes 05-build_abe-bootstrap_O1/console.log.xz | Bin 466672 -> 465292 bytes 06-check_regression/console.log.xz | Bin 420 -> 416 bytes 07-update_baseline/console.log | 16 ++++++++-------- jenkins/manifest.sh | 12 ++++++------ 7 files changed, 14 insertions(+), 14 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 6 months

1
0
0 0

2025

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

Tcwg-commits December 2021