Tcwg-commits January 2021

tcwg-commits@lists.linaro.org

5 participants
9360 discussions

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_kernel/gnu-master-arm-stable-allyesconfig updated (39bd65faee3 -> bea984814c6)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-arm-stable-allyesconfig in repository toolchain/ci/gcc. from 39bd65faee3 tree-optimization/98464 - replace loop info with avail at uses adds 24cd9afe617 loop-niter: Recognize popcount idioms even with char, short [...] adds 9e79d76a16c tree-optimization/98308 - set vector type for mask of masked load adds 6bbc196c64d [libcody] Windows absdir fix adds 6288183377a [libcody] Remove some std::move [PR 98368] adds aa204d51185 vect, aarch64: Fix alignment units for IFN_MASK* [PR95401] adds a5469584f61 c++: Add stdlib module test cases adds f262a351887 MAINTAINERS: Update my email address. adds a000eb5918e C: Add test for incorrect warning for assignment of certain [...] adds 7e73f511573 Daily bump. adds 15af33a8806 analyzer: fix ICE with -fsanitize=undefined [PR98293] adds bf183413c6f Go frontend: add -fgo-embedcfg option adds 560d9915762 Fix testsuite/g++.dg/cpp1y/constexpr-66093.C execution failure... adds 6b69738c1e3 Restore input_location after recursive expand_call_inline adds 4615cde5d7e simplify-rtx: Optimize (x - 1) * y + y [PR98334] adds a20893cf6b9 build: libcody: Link with -lsocket -lnsl if necessary [PR98316] adds 01be45eccee vect: Fix missing alias checks for 128-bit SVE [PR98371] adds 8a25be517f8 rtl-ssa: Fix updates to call clobbers [PR98403] new eac8675225c recog: Fix a constrain_operands corner case [PR97144] new e8beba1cfc7 explow, aarch64: Fix force-Pmode-to-mem for ILP32 [PR97269] new bea984814c6 i386: Optimize pmovskb on zero_extend of subreg HI of pmovs [...] The 3 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: ChangeLog | 4 + MAINTAINERS | 2 +- c++tools/ChangeLog | 5 + c++tools/Makefile.in | 3 +- c++tools/configure | 211 +++++++++++++++++++++++ c++tools/configure.ac | 10 ++ c++tools/resolver.cc | 4 +- config/ax_lib_socket_nsl.m4 | 40 +++++ contrib/ChangeLog | 19 ++ gcc/ChangeLog | 84 +++++++++ gcc/DATESTAMP | 2 +- gcc/Makefile.in | 3 +- gcc/aclocal.m4 | 1 + gcc/analyzer/store.cc | 19 +- gcc/config/aarch64/aarch64-sve-builtins.cc | 2 +- gcc/config/aarch64/aarch64.c | 5 +- gcc/config/i386/sse.md | 28 +++ gcc/configure | 169 +++++++++++++++++- gcc/configure.ac | 9 + gcc/cp/Make-lang.in | 3 +- gcc/explow.c | 20 +++ gcc/fortran/ChangeLog | 4 + gcc/gimple-fold.c | 2 +- gcc/go/gccgo.texi | 9 + gcc/go/go-c.h | 1 + gcc/go/go-lang.c | 6 + gcc/go/lang.opt | 4 + gcc/objcp/Make-lang.in | 3 +- gcc/recog.c | 8 +- gcc/rtl-ssa/changes.cc | 9 +- gcc/simplify-rtx.c | 56 ++++++ gcc/testsuite/ChangeLog | 127 ++++++++++++++ gcc/testsuite/g++.dg/cpp1y/constexpr-66093.C | 2 +- gcc/testsuite/g++.dg/modules/binding-1_a.H | 4 + gcc/testsuite/g++.dg/modules/binding-1_b.H | 4 + gcc/testsuite/g++.dg/modules/binding-1_c.C | 7 + gcc/testsuite/g++.dg/modules/binding-2.H | 9 + gcc/testsuite/g++.dg/modules/builtin-3_a.C | 44 +++++ gcc/testsuite/g++.dg/modules/global-2_a.C | 22 +++ gcc/testsuite/g++.dg/modules/global-2_b.C | 10 ++ gcc/testsuite/g++.dg/modules/global-3_a.C | 16 ++ gcc/testsuite/g++.dg/modules/global-3_b.C | 9 + gcc/testsuite/g++.dg/modules/hello-1_a.C | 12 ++ gcc/testsuite/g++.dg/modules/hello-1_b.C | 9 + gcc/testsuite/g++.dg/modules/iostream-1_a.H | 10 ++ gcc/testsuite/g++.dg/modules/iostream-1_b.C | 9 + gcc/testsuite/g++.dg/modules/part-5_a.C | 13 ++ gcc/testsuite/g++.dg/modules/part-5_b.C | 6 + gcc/testsuite/g++.dg/modules/part-5_c.C | 10 ++ gcc/testsuite/g++.dg/modules/stdio-1_a.H | 14 ++ gcc/testsuite/g++.dg/modules/stdio-1_b.C | 14 ++ gcc/testsuite/g++.dg/modules/string-1_a.H | 4 + gcc/testsuite/g++.dg/modules/string-1_b.C | 5 + gcc/testsuite/g++.dg/modules/string-view1.C | 6 + gcc/testsuite/g++.dg/modules/string-view2.C | 56 ++++++ gcc/testsuite/g++.dg/modules/tinfo-1.C | 20 +++ gcc/testsuite/g++.dg/modules/tinfo-2_a.H | 4 + gcc/testsuite/g++.dg/modules/tinfo-2_b.C | 4 + gcc/testsuite/g++.dg/modules/tname-spec-1_a.H | 15 ++ gcc/testsuite/g++.dg/modules/tname-spec-1_b.C | 16 ++ gcc/testsuite/g++.dg/modules/xtreme-header-1.h | 19 ++ gcc/testsuite/g++.dg/modules/xtreme-header-1_a.H | 4 + gcc/testsuite/g++.dg/modules/xtreme-header-1_b.C | 4 + gcc/testsuite/g++.dg/modules/xtreme-header-1_c.C | 3 + gcc/testsuite/g++.dg/modules/xtreme-header-2.h | 14 ++ gcc/testsuite/g++.dg/modules/xtreme-header-2_a.H | 4 + gcc/testsuite/g++.dg/modules/xtreme-header-2_b.C | 4 + gcc/testsuite/g++.dg/modules/xtreme-header-2_c.C | 3 + gcc/testsuite/g++.dg/modules/xtreme-header-3.h | 21 +++ gcc/testsuite/g++.dg/modules/xtreme-header-3_a.H | 4 + gcc/testsuite/g++.dg/modules/xtreme-header-3_b.C | 4 + gcc/testsuite/g++.dg/modules/xtreme-header-3_c.C | 3 + gcc/testsuite/g++.dg/modules/xtreme-header-4.h | 17 ++ gcc/testsuite/g++.dg/modules/xtreme-header-4_a.H | 4 + gcc/testsuite/g++.dg/modules/xtreme-header-4_b.C | 4 + gcc/testsuite/g++.dg/modules/xtreme-header-4_c.C | 3 + gcc/testsuite/g++.dg/modules/xtreme-header-5.h | 22 +++ gcc/testsuite/g++.dg/modules/xtreme-header-5_a.H | 4 + gcc/testsuite/g++.dg/modules/xtreme-header-5_b.C | 4 + gcc/testsuite/g++.dg/modules/xtreme-header-5_c.C | 3 + gcc/testsuite/g++.dg/modules/xtreme-header-6.h | 22 +++ gcc/testsuite/g++.dg/modules/xtreme-header-6_a.H | 4 + gcc/testsuite/g++.dg/modules/xtreme-header-6_b.C | 4 + gcc/testsuite/g++.dg/modules/xtreme-header-6_c.C | 3 + gcc/testsuite/g++.dg/modules/xtreme-header.h | 144 ++++++++++++++++ gcc/testsuite/g++.dg/modules/xtreme-header_a.H | 4 + gcc/testsuite/g++.dg/modules/xtreme-header_b.C | 4 + gcc/testsuite/g++.dg/modules/xtreme-tr1.h | 11 ++ gcc/testsuite/g++.dg/modules/xtreme-tr1_a.H | 4 + gcc/testsuite/g++.dg/modules/xtreme-tr1_b.C | 4 + gcc/testsuite/g++.dg/opt/pr98403.C | 195 +++++++++++++++++++++ gcc/testsuite/g++.dg/vect/pr95401.cc | 13 ++ gcc/testsuite/g++.dg/vect/pr95401a.cc | 13 ++ gcc/testsuite/gcc.c-torture/compile/pr97144.c | 24 +++ gcc/testsuite/gcc.dg/analyzer/pr98293.c | 2 + gcc/testsuite/gcc.dg/pr98029.c | 21 +++ gcc/testsuite/gcc.dg/vect/pr98308.c | 16 ++ gcc/testsuite/gcc.target/aarch64/sve/pr97144.c | 26 +++ gcc/testsuite/gcc.target/i386/pr95771.c | 67 +++++++ gcc/testsuite/gcc.target/i386/pr98334.c | 36 ++++ gcc/testsuite/gcc.target/i386/sse2-pr98461-2.c | 25 +++ gcc/tree-inline.c | 6 +- gcc/tree-ssa-loop-niter.c | 45 +++-- gcc/tree-vect-loop.c | 61 ++++++- gcc/tree-vect-stmts.c | 25 ++- libcody/ChangeLog | 9 + libcody/client.cc | 3 +- libcody/resolver.cc | 4 +- libiberty/ChangeLog | 4 + 109 files changed, 2120 insertions(+), 53 deletions(-) create mode 100644 config/ax_lib_socket_nsl.m4 create mode 100644 gcc/testsuite/g++.dg/modules/binding-1_a.H create mode 100644 gcc/testsuite/g++.dg/modules/binding-1_b.H create mode 100644 gcc/testsuite/g++.dg/modules/binding-1_c.C create mode 100644 gcc/testsuite/g++.dg/modules/binding-2.H create mode 100644 gcc/testsuite/g++.dg/modules/builtin-3_a.C create mode 100644 gcc/testsuite/g++.dg/modules/global-2_a.C create mode 100644 gcc/testsuite/g++.dg/modules/global-2_b.C create mode 100644 gcc/testsuite/g++.dg/modules/global-3_a.C create mode 100644 gcc/testsuite/g++.dg/modules/global-3_b.C create mode 100644 gcc/testsuite/g++.dg/modules/hello-1_a.C create mode 100644 gcc/testsuite/g++.dg/modules/hello-1_b.C create mode 100644 gcc/testsuite/g++.dg/modules/iostream-1_a.H create mode 100644 gcc/testsuite/g++.dg/modules/iostream-1_b.C create mode 100644 gcc/testsuite/g++.dg/modules/part-5_a.C create mode 100644 gcc/testsuite/g++.dg/modules/part-5_b.C create mode 100644 gcc/testsuite/g++.dg/modules/part-5_c.C create mode 100644 gcc/testsuite/g++.dg/modules/stdio-1_a.H create mode 100644 gcc/testsuite/g++.dg/modules/stdio-1_b.C create mode 100644 gcc/testsuite/g++.dg/modules/string-1_a.H create mode 100644 gcc/testsuite/g++.dg/modules/string-1_b.C create mode 100644 gcc/testsuite/g++.dg/modules/string-view1.C create mode 100644 gcc/testsuite/g++.dg/modules/string-view2.C create mode 100644 gcc/testsuite/g++.dg/modules/tinfo-1.C create mode 100644 gcc/testsuite/g++.dg/modules/tinfo-2_a.H create mode 100644 gcc/testsuite/g++.dg/modules/tinfo-2_b.C create mode 100644 gcc/testsuite/g++.dg/modules/tname-spec-1_a.H create mode 100644 gcc/testsuite/g++.dg/modules/tname-spec-1_b.C create mode 100644 gcc/testsuite/g++.dg/modules/xtreme-header-1.h create mode 100644 gcc/testsuite/g++.dg/modules/xtreme-header-1_a.H create mode 100644 gcc/testsuite/g++.dg/modules/xtreme-header-1_b.C create mode 100644 gcc/testsuite/g++.dg/modules/xtreme-header-1_c.C create mode 100644 gcc/testsuite/g++.dg/modules/xtreme-header-2.h create mode 100644 gcc/testsuite/g++.dg/modules/xtreme-header-2_a.H create mode 100644 gcc/testsuite/g++.dg/modules/xtreme-header-2_b.C create mode 100644 gcc/testsuite/g++.dg/modules/xtreme-header-2_c.C create mode 100644 gcc/testsuite/g++.dg/modules/xtreme-header-3.h create mode 100644 gcc/testsuite/g++.dg/modules/xtreme-header-3_a.H create mode 100644 gcc/testsuite/g++.dg/modules/xtreme-header-3_b.C create mode 100644 gcc/testsuite/g++.dg/modules/xtreme-header-3_c.C create mode 100644 gcc/testsuite/g++.dg/modules/xtreme-header-4.h create mode 100644 gcc/testsuite/g++.dg/modules/xtreme-header-4_a.H create mode 100644 gcc/testsuite/g++.dg/modules/xtreme-header-4_b.C create mode 100644 gcc/testsuite/g++.dg/modules/xtreme-header-4_c.C create mode 100644 gcc/testsuite/g++.dg/modules/xtreme-header-5.h create mode 100644 gcc/testsuite/g++.dg/modules/xtreme-header-5_a.H create mode 100644 gcc/testsuite/g++.dg/modules/xtreme-header-5_b.C create mode 100644 gcc/testsuite/g++.dg/modules/xtreme-header-5_c.C create mode 100644 gcc/testsuite/g++.dg/modules/xtreme-header-6.h create mode 100644 gcc/testsuite/g++.dg/modules/xtreme-header-6_a.H create mode 100644 gcc/testsuite/g++.dg/modules/xtreme-header-6_b.C create mode 100644 gcc/testsuite/g++.dg/modules/xtreme-header-6_c.C create mode 100644 gcc/testsuite/g++.dg/modules/xtreme-header.h create mode 100644 gcc/testsuite/g++.dg/modules/xtreme-header_a.H create mode 100644 gcc/testsuite/g++.dg/modules/xtreme-header_b.C create mode 100644 gcc/testsuite/g++.dg/modules/xtreme-tr1.h create mode 100644 gcc/testsuite/g++.dg/modules/xtreme-tr1_a.H create mode 100644 gcc/testsuite/g++.dg/modules/xtreme-tr1_b.C create mode 100644 gcc/testsuite/g++.dg/opt/pr98403.C create mode 100644 gcc/testsuite/g++.dg/vect/pr95401.cc create mode 100644 gcc/testsuite/g++.dg/vect/pr95401a.cc create mode 100644 gcc/testsuite/gcc.c-torture/compile/pr97144.c create mode 100644 gcc/testsuite/gcc.dg/analyzer/pr98293.c create mode 100644 gcc/testsuite/gcc.dg/pr98029.c create mode 100644 gcc/testsuite/gcc.dg/vect/pr98308.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/pr97144.c create mode 100644 gcc/testsuite/gcc.target/i386/pr95771.c create mode 100644 gcc/testsuite/gcc.target/i386/pr98334.c create mode 100644 gcc/testsuite/gcc.target/i386/sse2-pr98461-2.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 4 months

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_kernel/gnu-master-arm-stable-allyesconfig updated (5b4293ba3c -> b281a04ff0)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-arm-stable-allyesconfig in repository toolchain/ci/binutils-gdb. from 5b4293ba3c PR26822, How to prevent a STT_FILE with absolute path in the [...] adds dbb078f66e When displaying ARM private file flag bits, use a 0x prefix. adds 098caef485 Refactor struct trad_frame_saved_regs adds c5e71b3332 [gdb/testsuite] Don't require gold for gdb.base/morestack.exp adds a754fbdfa2 gdb/testsuite: use clean_restart in gdb.server/solib-list.exp adds 7b0ff8a22a gdb/testsuite: use build_executable in gdb.server/stop-reply [...] adds 5169ae34bc gdb/testsuite: use clean_restart in gdb.server/ext-run.exp adds d8387cc8b6 gdb/testsuite: use clean_restart in gdb.server/server-run.exp adds 8dc558a072 gdb/testsuite: avoid reading files through the remote protoc [...] adds 335709bc5a gdb: make "set debug timestamp" work nice with new debug printouts adds e71daf80d3 gdb: use infrun_debug_printf in print_target_wait_results adds 3ec3145c5d gdb: introduce scoped debug prints adds e4ad960a57 [gdb/symtab] Remove superfluous end-of-sequence marker adds cd6d537c48 elf: Allow mixed ordered/unordered inputs for non-relocatable link adds dbed468bcb sim: common: rename sim_print_config adds 19b1c38562 sim: common: add a version output helper w/copyright+license info adds 2b667e3297 sim: common: use sim_config_print name adds babd2ee15d sim: common: version: add build & homepage info when interactive adds dfb856ba26 sim: update bug URI to https:// adds c68ea49f59 gdb: bfin: use align helper adds 9353bb9ed6 Automatic date update in version.in adds 9416af6e7d sim: stdlib.h for abs() adds 3d52735bab sim: include stdlib.h for atoi() adds 18b9872261 RISC-V: Ouput __global_pointer$ as dynamic symbol when gener [...] adds de6a7ee4bd asan: heap buffer overflow in _bfd_vms_slurp_egsd adds 40b119304e Re: elf: Allow mixed ordered/unordered inputs for non-reloca [...] adds 5f8c2a1507 Update config.sub and config.guess new d750c713c9 Update libiberty with latest sources from gcc mainline new c8bad65eee is_relocatable_executable --exclude-libs failure new b281a04ff0 ld sysroot-prefix test fails The 3 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: ChangeLog | 91 ++ bfd/ChangeLog | 35 + bfd/bfd-in2.h | 7 +- bfd/elf32-arm.c | 4 +- bfd/elflink.c | 90 +- bfd/elfnn-aarch64.c | 4 +- bfd/elfnn-riscv.c | 9 + bfd/section.c | 7 +- bfd/version.h | 2 +- bfd/vms-alpha.c | 3 +- config.guess | 272 +++--- config.sub | 638 +++++++------ gas/ChangeLog | 6 + gas/config/obj-elf.c | 4 +- gdb/ChangeLog | 97 ++ gdb/aarch64-tdep.c | 47 +- gdb/alpha-mdebug-tdep.c | 8 +- gdb/alpha-tdep.c | 7 +- gdb/arc-tdep.c | 11 +- gdb/arm-tdep.c | 62 +- gdb/avr-tdep.c | 33 +- gdb/bfin-tdep.c | 6 +- gdb/buildsym.c | 9 +- gdb/cris-tdep.c | 47 +- gdb/csky-tdep.c | 10 +- gdb/debug.c | 4 + gdb/frame-unwind.c | 2 +- gdb/frame-unwind.h | 2 +- gdb/frv-tdep.c | 9 +- gdb/hppa-linux-tdep.c | 20 +- gdb/hppa-tdep.c | 40 +- gdb/hppa-tdep.h | 4 +- gdb/infrun.c | 45 +- gdb/infrun.h | 10 + gdb/lm32-tdep.c | 9 +- gdb/m32r-linux-tdep.c | 6 +- gdb/m32r-tdep.c | 7 +- gdb/m68hc11-tdep.c | 26 +- gdb/mips-tdep.c | 16 +- gdb/moxie-tdep.c | 2 +- gdb/riscv-tdep.c | 5 +- gdb/rs6000-tdep.c | 27 +- gdb/s390-linux-tdep.c | 18 +- gdb/s390-tdep.c | 18 +- gdb/score-tdep.c | 26 +- gdb/sparc-netbsd-tdep.c | 36 +- gdb/sparc-sol2-tdep.c | 14 +- gdb/sparc64-fbsd-tdep.c | 24 +- gdb/sparc64-netbsd-tdep.c | 30 +- gdb/sparc64-obsd-tdep.c | 10 +- gdb/sparc64-sol2-tdep.c | 18 +- gdb/testsuite/ChangeLog | 51 + gdb/testsuite/gdb.base/morestack.c | 5 +- gdb/testsuite/gdb.base/morestack.exp | 8 +- gdb/testsuite/gdb.base/ui-redirect.exp | 9 +- .../gdb.dwarf2/dw2-out-of-range-end-of-seq.exp | 94 ++ gdb/testsuite/gdb.server/abspath.exp | 13 +- .../gdb.server/connect-without-multi-process.exp | 12 +- gdb/testsuite/gdb.server/exit-multiple-threads.exp | 12 +- gdb/testsuite/gdb.server/ext-attach.exp | 12 +- gdb/testsuite/gdb.server/ext-restart.exp | 12 +- gdb/testsuite/gdb.server/ext-run.exp | 18 +- gdb/testsuite/gdb.server/ext-wrapper.exp | 12 +- gdb/testsuite/gdb.server/multi-ui-errors.exp | 12 +- gdb/testsuite/gdb.server/no-thread-db.exp | 10 +- gdb/testsuite/gdb.server/reconnect-ctrl-c.exp | 13 +- .../gdb.server/run-without-local-binary.exp | 7 + gdb/testsuite/gdb.server/server-kill.exp | 11 +- gdb/testsuite/gdb.server/server-run.exp | 13 +- gdb/testsuite/gdb.server/solib-list.exp | 14 +- gdb/testsuite/gdb.server/stop-reply-no-thread.exp | 14 +- gdb/testsuite/gdb.server/sysroot.exp | 54 +- gdb/testsuite/gdb.server/wrapper.exp | 12 +- gdb/testsuite/gdb.threads/ia64-sigill.exp | 16 +- gdb/testsuite/gdb.threads/stepi-random-signal.exp | 5 +- gdb/testsuite/gdb.threads/watchthreads-reorder.exp | 7 +- gdb/tilegx-tdep.c | 19 +- gdb/trad-frame.c | 84 +- gdb/trad-frame.h | 173 +++- gdb/utils.c | 34 +- gdb/v850-tdep.c | 9 +- gdb/vax-tdep.c | 12 +- gdbserver/ChangeLog | 4 + gdbserver/debug.cc | 4 + gdbsupport/ChangeLog | 8 + gdbsupport/common-debug.cc | 2 +- gdbsupport/common-debug.h | 81 +- ld/ChangeLog | 29 + ld/ldlang.c | 4 +- ld/testsuite/ld-elf/pr26256-1.s | 20 + ld/testsuite/ld-elf/pr26256-1.t | 13 + ld/testsuite/ld-elf/pr26256-1a.d | 7 + ld/testsuite/ld-elf/pr26256-1b.d | 9 + ld/testsuite/ld-elf/pr26256-2.s | 32 + ld/testsuite/ld-elf/pr26256-2.t | 9 + ld/testsuite/ld-elf/pr26256-2a.d | 20 + ld/testsuite/ld-elf/pr26256-2b-alt.d | 21 + ld/testsuite/ld-elf/pr26256-2b.d | 22 + ld/testsuite/ld-elf/pr26256-3.s | 27 + ld/testsuite/ld-elf/pr26256-3a.d | 11 + ld/testsuite/ld-elf/pr26256-3a.t | 17 + ld/testsuite/ld-elf/pr26256-3b.d | 12 + ld/testsuite/ld-elf/pr26256-3b.t | 16 + ld/testsuite/ld-scripts/crossref.exp | 3 - ld/testsuite/ld-scripts/sysroot-prefix.exp | 9 + libiberty/ChangeLog | 117 ++- libiberty/configure | 1 + libiberty/configure.ac | 1 + libiberty/cp-demangle.c | 140 ++- libiberty/cp-demangle.h | 4 + libiberty/pex-win32.c | 2 +- libiberty/rust-demangle.c | 1010 +++++++++++++++++++- libiberty/simple-object-elf.c | 11 +- libiberty/strstr.c | 16 +- libiberty/strverscmp.c | 2 +- libiberty/testsuite/demangle-expected | 19 + libiberty/testsuite/rust-demangle-expected | 134 ++- sim/aarch64/ChangeLog | 4 + sim/aarch64/configure | 2 +- sim/arm/ChangeLog | 12 + sim/arm/configure | 2 +- sim/arm/iwmmxt.c | 1 + sim/arm/wrapper.c | 1 + sim/avr/ChangeLog | 4 + sim/avr/configure | 2 +- sim/bfin/ChangeLog | 8 + sim/bfin/configure | 2 +- sim/bfin/dv-bfin_dma.c | 2 + sim/bfin/machs.c | 2 + sim/bpf/configure | 2 +- sim/common/ChangeLog | 22 + sim/common/acinclude.m4 | 2 +- sim/common/sim-config.c | 2 +- sim/common/sim-config.h | 2 +- sim/common/sim-options.c | 37 +- sim/common/sim-options.h | 4 + sim/cr16/ChangeLog | 4 + sim/cr16/configure | 2 +- sim/cris/ChangeLog | 4 + sim/cris/configure | 2 +- sim/d10v/ChangeLog | 4 + sim/d10v/configure | 2 +- sim/erc32/ChangeLog | 4 + sim/erc32/configure | 2 +- sim/frv/ChangeLog | 4 + sim/frv/configure | 2 +- sim/ft32/ChangeLog | 4 + sim/ft32/configure | 2 +- sim/h8300/ChangeLog | 4 + sim/h8300/configure | 2 +- sim/igen/ChangeLog | 8 + sim/igen/gen-icache.c | 1 + sim/igen/igen.c | 3 +- sim/iq2000/ChangeLog | 4 + sim/iq2000/configure | 2 +- sim/lm32/ChangeLog | 4 + sim/lm32/configure | 2 +- sim/m32c/ChangeLog | 4 + sim/m32c/configure | 2 +- sim/m32r/ChangeLog | 4 + sim/m32r/configure | 2 +- sim/m68hc11/ChangeLog | 4 + sim/m68hc11/configure | 2 +- sim/mcore/ChangeLog | 4 + sim/mcore/configure | 2 +- sim/microblaze/ChangeLog | 4 + sim/microblaze/configure | 2 +- sim/mips/ChangeLog | 4 + sim/mips/configure | 2 +- sim/mn10300/ChangeLog | 4 + sim/mn10300/configure | 2 +- sim/moxie/ChangeLog | 4 + sim/moxie/configure | 2 +- sim/msp430/ChangeLog | 4 + sim/msp430/configure | 2 +- sim/or1k/configure | 2 +- sim/ppc/ChangeLog | 9 + sim/ppc/configure | 2 +- sim/ppc/configure.ac | 2 +- sim/ppc/gen-icache.c | 1 + sim/ppc/igen.c | 3 +- sim/pru/ChangeLog | 4 + sim/pru/configure | 2 +- sim/rl78/ChangeLog | 4 + sim/rl78/configure | 2 +- sim/rx/ChangeLog | 4 + sim/rx/configure | 2 +- sim/sh/ChangeLog | 4 + sim/sh/configure | 2 +- sim/sh64/ChangeLog | 4 + sim/sh64/configure | 2 +- sim/testsuite/ChangeLog | 4 + sim/testsuite/sim/bfin/ChangeLog | 4 + sim/testsuite/sim/bfin/mdma-skel.h | 1 + sim/v850/ChangeLog | 4 + sim/v850/configure | 2 +- 196 files changed, 3756 insertions(+), 1092 deletions(-) create mode 100644 gdb/testsuite/gdb.dwarf2/dw2-out-of-range-end-of-seq.exp create mode 100644 ld/testsuite/ld-elf/pr26256-1.s create mode 100644 ld/testsuite/ld-elf/pr26256-1.t create mode 100644 ld/testsuite/ld-elf/pr26256-1a.d create mode 100644 ld/testsuite/ld-elf/pr26256-1b.d create mode 100644 ld/testsuite/ld-elf/pr26256-2.s create mode 100644 ld/testsuite/ld-elf/pr26256-2.t create mode 100644 ld/testsuite/ld-elf/pr26256-2a.d create mode 100644 ld/testsuite/ld-elf/pr26256-2b-alt.d create mode 100644 ld/testsuite/ld-elf/pr26256-2b.d create mode 100644 ld/testsuite/ld-elf/pr26256-3.s create mode 100644 ld/testsuite/ld-elf/pr26256-3a.d create mode 100644 ld/testsuite/ld-elf/pr26256-3a.t create mode 100644 ld/testsuite/ld-elf/pr26256-3b.d create mode 100644 ld/testsuite/ld-elf/pr26256-3b.t -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 4 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/gnu-master-arm-stable-allyesconfig updated (a9927af2d -> 786333a9c)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-arm-stable-allyesconfig in repository toolchain/ci/base-artifacts. discards a9927af2d 2: update: binutils-gcc-linux-qemu: 19158 new 786333a9c 2: update: binutils-gcc-linux-qemu: 19158 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (a9927af2d) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/gnu-master-arm-st [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 235 +- 02-prepare_abe/console.log | 438 +- 03-build_abe-binutils/console.log | 11702 ++++---- 04-build_abe-stage1/console.log | 20774 ++++++++------- 05-build_linux/console.log | 9650 +++---- 08-check_regression/console.log | 12 +- 08-check_regression/results.regressions | 20 +- 09-update_baseline/console.log | 32 +- 09-update_baseline/results.regressions | 20 +- console.log | 43029 +++++++++++++++--------------- jenkins/manifest.sh | 16 +- 11 files changed, 42929 insertions(+), 42999 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 4 months

[gcc] branch master updated (af60b0ec79e -> 6ffaffd5d10)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository gcc. from af60b0ec79e x86: Cast to unsigned short first for _mm_extract_pi16 new 6ffaffd5d10 [c++]: Improve module-decl diagnostics [PR 98327] The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/cp/parser.c | 11 +++++++---- gcc/testsuite/g++.dg/modules/mod-decl-1.C | 6 +++--- gcc/testsuite/g++.dg/modules/p0713-2.C | 2 +- gcc/testsuite/g++.dg/modules/p0713-3.C | 2 +- 4 files changed, 12 insertions(+), 9 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 4 months

[toolchain/ci/qemu] branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-lts-allyesconfig updated (41192db338 -> e551455f1e)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-lts-allyesconfig in repository toolchain/ci/qemu. from 41192db338 Merge remote-tracking branch 'remotes/ehabkost-gl/tags/machi [...] adds 593621f36b readline: Fix possible array index out of bounds in readline [...] adds e551455f1e Merge remote-tracking branch 'remotes/stefanha-gitlab/tags/b [...] No new revisions were added by this update. Summary of changes: util/readline.c | 3 +++ 1 file changed, 3 insertions(+) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 4 months

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-lts-allyesconfig updated (975b64b2937 -> 3914bebe91f)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-lts-allyesconfig in repository toolchain/ci/llvm-project. from 975b64b2937 [docs] Release notes for IsDecl in DIModule. adds 42652c1d6e2 [Sparc] Fixes for the internal assembler adds 901cc9b6f30 [ARM] Extend lowering for i64 reductions adds 23b41986527 [Support] Add KnownBits::icmp helpers. adds d38a0258a5f [AArch64] Add patterns for FMCLA*_indexed. adds 060cfd97954 [AArch64][SVE]Add cost model for masked gather and scatter [...] adds 4d7cb6da9fc [Sparc] SparcMCExpr::printVariantKind - fix Wcovered-switch [...] adds 82a29a62aba [OpenMP] Add definition/interface for target memory routines adds 9f8c0d15c7f DeclCXX - Fix getAs<> null-dereference static analyzer warn [...] adds e9f401d8a26 [IR] CallBase::getBundleOpInfoForOperand - ensure Current i [...] adds ed936aad781 [InterleavedAccess] Return correct 'modified' status. adds e2d3d501ef8 [RISCV][NFC] Add additional cmov tests adds c367258b5cc [SimplifyCFG] Enabled hoisting late in LTO pipeline. adds c55b609b777 [Hexagon] Fix bad SDNodeXForm adds 76bfbb74d38 [libomptarget][amdgpu] Call into deviceRTL instead of ockl adds f7463ca3cc5 [ProfileData] GCOVFile::readGCNO - silence undefined pointe [...] adds fe5d51a4897 [OpenMP] Add using bit flags to select Libomptarget Information adds dd6bb367d19 [LoopDeletion] Break backedge of loops when known not taken adds 7c63aac7bd4 Revert "[LoopDeletion] Break backedge of loops when known n [...] adds d8938c8bb54 CodeGen: Use Register adds 6976812129b [InstCombine] add tests for ashr+icmp; NFC adds dc9ac0e8207 [RISCV] Replace i32 with XLenVT in (add AddrFI, simm12) ise [...] adds b8f22f9d300 [NewPM][AMDGPU] Run InternalizePass when -amdgpu-internaliz [...] adds 848e8f938fd [llvm] Construct SmallVector with iterator ranges (NFC) adds 0edbc90ec56 [DebugInfo] Use llvm::append_range (NFC) adds eb198f4c3ce [llvm] Use llvm::any_of (NFC) adds a5f863e0765 [NewPM][AMDGPU] Port amdgpu-propagate-attributes-early/late adds e1833e7493a [NewPM][AMDGPU] Port amdgpu-unify-metadata adds 9a17bff4f71 [LoopNest] Allow empty basic blocks without loops adds 4034f9273ed Switching Clang UniqueInternalLinkageNamesPass scheduling t [...] adds 4d0aad96e43 [flang][openmp] Make Reduction clause part of OmpClause adds fe597efc30b [RISCV] Remove unused method RISCVInstPrinter::printSImm5Pl [...] adds fd323a897c6 [NewPM][AMDGPU] Port amdgpu-printf-runtime-binding adds 4e838ba9ea2 [NewPM][AMDGPU] Port amdgpu-always-inline adds 191552344bb [NewPM][AMDGPU] Make amdgpu-aa work with NewPM adds de6d43f16cb Revert "[LoopNest] Allow empty basic blocks without loops" adds 92be640bd7d [FPEnv][AMDGPU] Disable FSUB(-0,X)->FNEG(X) DAGCombine when [...] adds 58b6c5d932a [LoopUtils] reorder logic for creating reduction; NFC adds 97669575241 [LoopUtils] reduce code for creatng reduction; NFC adds aa169033892 [test] Pin backedge-id-bug-xfail.ll to legacy PM adds 8e293fe6ad0 [NewPM][AMDGPU] Pass TargetMachine to AMDGPUSimplifyLibCallsPass adds abbef2fd46d [ValueTracking] isGuaranteedNotToBePoison should return tru [...] adds efc82c4ad2b [NFC, Refactor] Modernize StorageClass from Specifiers.h to [...] adds 36263a7cccc [LoopUtils] remove redundant opcode parameter; NFC adds 2fd11e0b1ef Revert "[NFC, Refactor] Modernize StorageClass from Specifi [...] adds f67d3dbdb93 [clang] - Also look for devtoolset-10 adds b4f519bddda [NFCI] DwarfEHPrepare: update DomTree in non-permissive mod [...] adds 3fb57222c4c [NFCI] SimplifyCFG: switch to non-permissive DomTree update [...] adds ed9de61cc3e [SimplifyCFGPass] mergeEmptyReturnBlocks(): switch to non-p [...] adds a8604e3d5b7 [SimplifyCFG] simplifyIndirectBr(): switch to non-permissiv [...] adds 110b3d7855e [SimplifyCFG] SimplifyEqualityComparisonWithOnlyPredecessor [...] adds 32c47ebef18 [SimplifyCFG] SimplifyCondBranchToTwoReturns(): switch to n [...] adds e30fbbe9a53 [JumpThreading][NewPM] Skip when target has divergent CF adds c4f12a07a44 [WebAssembly] Remove old SDT_WebAssemblyCalls (NFC) adds f28b026d32c [InstSimplify] add a test for gep with poison operand (NFC) adds f665a8c5b8b [InstSimplify] gep with poison operand is poison adds ae614851631 [UpdateTestChecks] Fix PowerPC RE to support AIX assembly adds d51d72bbb91 [RISCV] Rename RVV intrinsics class (NFC) adds 2962f1149c8 [NFC] Add the getSizeInBytes() interface for MachineConstan [...] adds 48340fbe6a1 [NFC] [PowerPC] Update vec_constants test to reflect more patterns adds b6c8feb29fc [NFC] [PowerPC] Remove dead code in BUILD_VECTOR peephole adds 3e2b42489f8 Remove RefSCC::handleTrivialEdgeInsertion adds 854b861881a [llvm/Orc] Fix ExecutionEngine module build breakage adds 979c38cc74f [compiler-rt] [windows] Add UNUSED attributes on variables/ [...] adds 3c1d015edc7 [GlobalISel][TableGen] Fix ConstrainOperandRC bug adds 2654f33c47f [VE] Support llvm.eh.sjlj.lsda adds 1d4411e9ea0 [RISCV] Add vector integer min/max ISel patterns adds 6725860d21a Sema::BuildCallExpr - use cast<> instead of dyn_cast<> for [...] adds 52e448974b2 SystemZTargetLowering::lowerDYNAMIC_STACKALLOC - use cast<> [...] adds 84d5768d976 MemProfiler::insertDynamicShadowAtFunctionEntry - use cast< [...] adds 02eb8e20b51 Inform the consumer on invalid template instantiations. adds 53a341a61d1 [VE][NFC] Fix typo in comments adds 9ad83fd6dc4 [WebAssembly] call_indirect causes indirect function table import adds 914066fe38a [DebugInfo] Avoid LSR crash on large integer inputs adds 7a97eeb197a [Coroutines] checkAsyncFuncPointer - use cast<> instead of [...] adds a000366d050 [SimplifyIndVar] createWideIV - make WideIVInfo arg a const [...] adds 38c6933dcc9 [LV] Simplify lambda in all_of to directly return hasVF() r [...] adds eba6deab22b [SVE] Lower vector CTLZ, CTPOP and CTTZ operations. adds 313d982df65 [IR] Add ConstantInt::getBool helpers to wrap getTrue/getFalse. new f784be0777f [VE] Support SJLJ exception related instructions new 0e4d2361b81 [OpenCL] Warn about side effects for unevaluated vec_step arg new 2f8d1e9eb27 [clangd] When querying drivers by binary, look in PATH too new 4e6054a86c0 [AMDGPU] Split out new helper function macToMad in SIFoldOp [...] new 639a50e2f13 [AMDGPU] Precommit test case for D94010 new 3914bebe91f [AMDGPU] Handle v_fmac_legacy_f32 in SIFoldOperands The 6 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: clang-tools-extra/clangd/QueryDriverDatabase.cpp | 24 +- .../clangd/test/system-include-extractor.test | 31 +- clang/lib/AST/DeclCXX.cpp | 6 +- clang/lib/CodeGen/BackendUtil.cpp | 6 +- clang/lib/CodeGen/CGOpenMPRuntimeAMDGCN.cpp | 7 +- clang/lib/Driver/ToolChains/Gnu.cpp | 1 + clang/lib/Sema/SemaExpr.cpp | 24 +- clang/lib/Sema/SemaTemplateInstantiate.cpp | 4 +- clang/test/OpenMP/amdgcn_target_codegen.cpp | 10 +- clang/test/SemaCXX/coroutines.cpp | 2 + clang/test/SemaOpenCL/vec_step.cl | 2 + compiler-rt/lib/interception/interception_win.cpp | 6 +- flang/lib/Parser/openmp-parsers.cpp | 4 +- flang/lib/Parser/unparse.cpp | 2 - flang/lib/Semantics/check-omp-structure.cpp | 2 +- flang/lib/Semantics/check-omp-structure.h | 2 +- llvm/include/llvm/Analysis/IVDescriptors.h | 9 +- llvm/include/llvm/Analysis/LazyCallGraph.h | 4 - llvm/include/llvm/Analysis/TargetTransformInfo.h | 11 +- .../llvm/Analysis/TargetTransformInfoImpl.h | 5 +- llvm/include/llvm/CodeGen/BasicTTIImpl.h | 6 +- llvm/include/llvm/CodeGen/LiveInterval.h | 7 +- llvm/include/llvm/CodeGen/MachineConstantPool.h | 6 +- llvm/include/llvm/CodeGen/MachineFrameInfo.h | 7 +- llvm/include/llvm/DebugInfo/CodeView/TypeRecord.h | 2 +- llvm/include/llvm/Frontend/OpenMP/OMP.td | 2 +- llvm/include/llvm/IR/Constants.h | 2 + llvm/include/llvm/IR/DebugInfoMetadata.h | 5 +- llvm/include/llvm/IR/IntrinsicsRISCV.td | 16 +- llvm/include/llvm/IR/Metadata.h | 3 +- llvm/include/llvm/IR/PredIteratorCache.h | 2 +- llvm/include/llvm/Support/KnownBits.h | 31 + llvm/include/llvm/Transforms/Utils/LoopUtils.h | 3 +- .../include/llvm/Transforms/Utils/SimplifyIndVar.h | 2 +- llvm/include/llvm/module.modulemap | 6 +- llvm/lib/Analysis/IVDescriptors.cpp | 5 +- llvm/lib/Analysis/InstructionSimplify.cpp | 9 +- llvm/lib/Analysis/LazyCallGraph.cpp | 23 - llvm/lib/Analysis/ScalarEvolution.cpp | 16 +- llvm/lib/Analysis/TargetTransformInfo.cpp | 4 + llvm/lib/Analysis/ValueTracking.cpp | 2 +- llvm/lib/CodeGen/AsmPrinter/AsmPrinter.cpp | 3 +- llvm/lib/CodeGen/DwarfEHPrepare.cpp | 2 +- llvm/lib/CodeGen/InterleavedAccessPass.cpp | 25 +- llvm/lib/CodeGen/MachineFunction.cpp | 12 +- llvm/lib/CodeGen/MachineSink.cpp | 6 +- llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp | 21 +- llvm/lib/DebugInfo/DWARF/DWARFDie.cpp | 3 +- llvm/lib/DebugInfo/MSF/MSFBuilder.cpp | 6 +- llvm/lib/DebugInfo/PDB/Native/NamedStreamMap.cpp | 2 +- llvm/lib/DebugInfo/PDB/Native/SymbolCache.cpp | 3 +- llvm/lib/DebugInfo/PDB/Native/TpiStreamBuilder.cpp | 2 +- .../ExecutionEngine/Orc/TargetProcessControl.cpp | 8 +- llvm/lib/IR/Constants.cpp | 10 +- llvm/lib/IR/Instructions.cpp | 2 +- llvm/lib/IR/Verifier.cpp | 4 +- llvm/lib/MC/WasmObjectWriter.cpp | 7 + llvm/lib/Passes/PassBuilder.cpp | 10 +- llvm/lib/ProfileData/GCOV.cpp | 2 +- llvm/lib/Support/KnownBits.cpp | 69 ++ llvm/lib/Support/SourceMgr.cpp | 2 +- llvm/lib/TableGen/Record.cpp | 4 +- llvm/lib/Target/AArch64/AArch64ISelLowering.cpp | 43 + llvm/lib/Target/AArch64/AArch64ISelLowering.h | 3 + llvm/lib/Target/AArch64/AArch64InstrInfo.cpp | 2 +- llvm/lib/Target/AArch64/AArch64InstrInfo.td | 21 + llvm/lib/Target/AArch64/AArch64SVEInstrInfo.td | 19 +- .../Target/AArch64/AArch64TargetTransformInfo.cpp | 20 + .../Target/AArch64/AArch64TargetTransformInfo.h | 11 + llvm/lib/Target/AArch64/SVEInstrFormats.td | 14 +- llvm/lib/Target/AMDGPU/AMDGPU.h | 40 + llvm/lib/Target/AMDGPU/AMDGPUAliasAnalysis.cpp | 2 + llvm/lib/Target/AMDGPU/AMDGPUAliasAnalysis.h | 7 +- llvm/lib/Target/AMDGPU/AMDGPUAlwaysInlinePass.cpp | 20 +- llvm/lib/Target/AMDGPU/AMDGPULibCalls.cpp | 2 +- .../Target/AMDGPU/AMDGPUPrintfRuntimeBinding.cpp | 77 +- .../Target/AMDGPU/AMDGPUPropagateAttributes.cpp | 19 + llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp | 70 +- llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.h | 1 + llvm/lib/Target/AMDGPU/AMDGPUUnifyMetadata.cpp | 59 +- llvm/lib/Target/AMDGPU/SIFoldOperands.cpp | 53 +- llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp | 2 +- llvm/lib/Target/ARM/ARMConstantIslandPass.cpp | 2 +- llvm/lib/Target/ARM/ARMISelLowering.cpp | 53 +- llvm/lib/Target/Hexagon/HexagonPatterns.td | 2 +- llvm/lib/Target/Mips/MipsConstantIslandPass.cpp | 2 +- llvm/lib/Target/PowerPC/PPCISelLowering.cpp | 11 - .../Target/RISCV/MCTargetDesc/RISCVInstPrinter.cpp | 9 - .../Target/RISCV/MCTargetDesc/RISCVInstPrinter.h | 2 - llvm/lib/Target/RISCV/RISCVFrameLowering.cpp | 2 +- llvm/lib/Target/RISCV/RISCVISelLowering.cpp | 8 +- llvm/lib/Target/RISCV/RISCVInstrInfo.td | 8 +- llvm/lib/Target/RISCV/RISCVInstrInfoV.td | 1 - llvm/lib/Target/RISCV/RISCVInstrInfoVSDPatterns.td | 6 + llvm/lib/Target/Sparc/AsmParser/SparcAsmParser.cpp | 158 ++- .../Target/Sparc/MCTargetDesc/SparcInstPrinter.cpp | 30 +- .../Sparc/MCTargetDesc/SparcMCCodeEmitter.cpp | 52 +- llvm/lib/Target/Sparc/MCTargetDesc/SparcMCExpr.cpp | 73 +- llvm/lib/Target/Sparc/MCTargetDesc/SparcMCExpr.h | 1 + llvm/lib/Target/Sparc/SparcAsmPrinter.cpp | 2 +- llvm/lib/Target/Sparc/SparcISelLowering.cpp | 6 +- llvm/lib/Target/Sparc/SparcInstr64Bit.td | 6 +- llvm/lib/Target/Sparc/SparcInstrFormats.td | 4 +- llvm/lib/Target/Sparc/SparcInstrInfo.td | 25 +- llvm/lib/Target/SystemZ/SystemZISelLowering.cpp | 4 +- llvm/lib/Target/VE/VEISelLowering.cpp | 751 ++++++++++++- llvm/lib/Target/VE/VEISelLowering.h | 56 +- llvm/lib/Target/VE/VEInstrBuilder.h | 41 + llvm/lib/Target/VE/VEInstrInfo.td | 38 + .../WebAssembly/AsmParser/WebAssemblyAsmParser.cpp | 27 + .../lib/Target/WebAssembly/WebAssemblyFastISel.cpp | 11 + .../Target/WebAssembly/WebAssemblyISelLowering.cpp | 10 + .../lib/Target/WebAssembly/WebAssemblyInstrInfo.td | 2 - .../Target/WebAssembly/WebAssemblyUtilities.cpp | 19 + llvm/lib/Target/WebAssembly/WebAssemblyUtilities.h | 8 + llvm/lib/Target/X86/X86MCInstLower.cpp | 5 +- llvm/lib/Transforms/Coroutines/Coroutines.cpp | 4 +- llvm/lib/Transforms/IPO/PassManagerBuilder.cpp | 6 +- .../Transforms/InstCombine/InstCombineCompares.cpp | 8 +- .../lib/Transforms/Instrumentation/MemProfiler.cpp | 2 +- llvm/lib/Transforms/Scalar/JumpThreading.cpp | 4 + llvm/lib/Transforms/Scalar/LoopStrengthReduce.cpp | 5 +- llvm/lib/Transforms/Scalar/SimplifyCFGPass.cpp | 7 +- llvm/lib/Transforms/Utils/LoopUtils.cpp | 112 +- llvm/lib/Transforms/Utils/SimplifyCFG.cpp | 107 +- llvm/lib/Transforms/Utils/SimplifyIndVar.cpp | 2 +- .../Vectorize/LoopVectorizationPlanner.h | 4 +- llvm/lib/Transforms/Vectorize/LoopVectorize.cpp | 6 +- llvm/lib/Transforms/Vectorize/SLPVectorizer.cpp | 6 +- llvm/lib/Transforms/Vectorize/VPlan.cpp | 2 +- .../AArch64/sve-getIntrinsicInstrCost-gather.ll | 37 + .../AArch64/sve-getIntrinsicInstrCost-scatter.ll | 40 + llvm/test/CodeGen/AArch64/neon-vcmla.ll | 95 ++ llvm/test/CodeGen/AArch64/sve-bit-counting.ll | 173 +++ .../AArch64/sve-fixed-length-bit-counting.ll | 1128 ++++++++++++++++++++ llvm/test/CodeGen/AMDGPU/amdgpu-alias-analysis.ll | 2 + llvm/test/CodeGen/AMDGPU/clamp-modifier.ll | 2 +- llvm/test/CodeGen/AMDGPU/clamp.ll | 4 +- llvm/test/CodeGen/AMDGPU/fdiv32-to-rcp-folding.ll | 8 +- llvm/test/CodeGen/AMDGPU/fma-combine.ll | 4 +- llvm/test/CodeGen/AMDGPU/fneg-combines.ll | 42 +- .../force-alwaysinline-lds-global-address.ll | 2 + llvm/test/CodeGen/AMDGPU/fpext-free.ll | 2 +- llvm/test/CodeGen/AMDGPU/fptrunc.f16.ll | 4 +- llvm/test/CodeGen/AMDGPU/internalize.ll | 4 +- llvm/test/CodeGen/AMDGPU/known-never-snan.ll | 2 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.fma.legacy.ll | 85 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.fmad.ftz.ll | 4 +- .../CodeGen/AMDGPU/llvm.amdgcn.wavefrontsize.ll | 1 + llvm/test/CodeGen/AMDGPU/mad-combine.ll | 6 +- llvm/test/CodeGen/AMDGPU/mad-mix.ll | 8 +- llvm/test/CodeGen/AMDGPU/opencl-printf.ll | 1 + .../CodeGen/AMDGPU/propagate-attributes-clone.ll | 2 + .../propagate-attributes-flat-work-group-size.ll | 1 + .../AMDGPU/propagate-attributes-single-set.ll | 1 + llvm/test/CodeGen/AMDGPU/rcp-pattern.ll | 4 +- llvm/test/CodeGen/AMDGPU/rsq.ll | 2 +- llvm/test/CodeGen/AMDGPU/unify-metadata.ll | 1 + llvm/test/CodeGen/AMDGPU/v_mac.ll | 6 +- llvm/test/CodeGen/AMDGPU/v_mac_f16.ll | 12 +- .../CodeGen/Hexagon/isel-splat-vector-neg-i8.ll | 16 + llvm/test/CodeGen/PowerPC/aix-lr.ll | 40 +- llvm/test/CodeGen/PowerPC/vec_constants.ll | 89 +- llvm/test/CodeGen/RISCV/rv32Zbt.ll | 560 ++++++++-- llvm/test/CodeGen/RISCV/rv64Zbt.ll | 260 ++++- llvm/test/CodeGen/RISCV/rvv/vmax-sdnode-rv32.ll | 871 +++++++++++++++ llvm/test/CodeGen/RISCV/rvv/vmax-sdnode-rv64.ll | 843 +++++++++++++++ llvm/test/CodeGen/RISCV/rvv/vmaxu-sdnode-rv32.ll | 871 +++++++++++++++ llvm/test/CodeGen/RISCV/rvv/vmaxu-sdnode-rv64.ll | 843 +++++++++++++++ llvm/test/CodeGen/RISCV/rvv/vmin-sdnode-rv32.ll | 871 +++++++++++++++ llvm/test/CodeGen/RISCV/rvv/vmin-sdnode-rv64.ll | 843 +++++++++++++++ llvm/test/CodeGen/RISCV/rvv/vminu-sdnode-rv32.ll | 871 +++++++++++++++ llvm/test/CodeGen/RISCV/rvv/vminu-sdnode-rv64.ll | 843 +++++++++++++++ llvm/test/CodeGen/RISCV/vararg.ll | 48 +- llvm/test/CodeGen/Thumb2/mve-vecreduce-add.ll | 122 +-- llvm/test/CodeGen/Thumb2/mve-vecreduce-addpred.ll | 200 +--- llvm/test/CodeGen/Thumb2/mve-vecreduce-mla.ll | 298 +----- llvm/test/CodeGen/Thumb2/mve-vecreduce-mlapred.ll | 534 +-------- llvm/test/CodeGen/VE/Scalar/builtin_sjlj.ll | 213 ++++ llvm/test/CodeGen/VE/Scalar/builtin_sjlj_bp.ll | 87 ++ .../CodeGen/VE/Scalar/builtin_sjlj_callsite.ll | 282 +++++ .../CodeGen/VE/Scalar/builtin_sjlj_landingpad.ll | 303 ++++++ llvm/test/CodeGen/VE/Scalar/builtin_sjlj_lsda.ll | 16 + llvm/test/CodeGen/VE/Scalar/sjlj_except.ll | 32 - llvm/test/CodeGen/WebAssembly/call-indirect.ll | 28 + llvm/test/MC/Sparc/sparc-asm-errors.s | 6 + llvm/test/MC/Sparc/sparc-ctrl-instructions.s | 7 + llvm/test/MC/Sparc/sparc-relocations.s | 4 + llvm/test/MC/WebAssembly/type-index.s | 8 + llvm/test/TableGen/GlobalISelEmitterSubreg.td | 5 + llvm/test/Transforms/InstCombine/icmp-shr.ll | 419 +++++++- llvm/test/Transforms/InstSimplify/gep.ll | 12 +- .../X86/interleave-load-extract-shuffle-changes.ll | 58 + .../JumpThreading/divergent-target-test.ll | 2 + .../LoopStrengthReduce/dbg-preserve-1.ll | 73 ++ .../StructurizeCFG/AMDGPU/backedge-id-bug-xfail.ll | 2 +- .../Inputs/ppc_generated_funcs.ll | 1 + .../ppc_generated_funcs.ll.generated.expected | 60 ++ .../ppc_generated_funcs.ll.nogenerated.expected | 60 ++ llvm/tools/llvm-readobj/ELFDumper.cpp | 5 +- llvm/tools/opt/opt.cpp | 12 +- llvm/unittests/Analysis/ValueTrackingTest.cpp | 4 + llvm/unittests/Support/KnownBitsTest.cpp | 87 ++ llvm/utils/TableGen/AsmMatcherEmitter.cpp | 5 +- llvm/utils/TableGen/CodeGenTarget.cpp | 7 +- llvm/utils/TableGen/CodeGenTarget.h | 3 +- llvm/utils/TableGen/GICombinerEmitter.cpp | 8 +- llvm/utils/TableGen/GlobalISelEmitter.cpp | 3 +- llvm/utils/UpdateTestChecks/asm.py | 11 +- .../deviceRTLs/amdgcn/src/amdgcn_interface.h | 2 + .../deviceRTLs/amdgcn/src/target_impl.hip | 6 +- openmp/libomptarget/include/Debug.h | 44 +- openmp/libomptarget/include/SourceInfo.h | 9 +- openmp/libomptarget/plugins/cuda/src/rtl.cpp | 28 +- openmp/libomptarget/src/device.cpp | 23 +- openmp/libomptarget/src/interface.cpp | 42 +- openmp/libomptarget/src/private.h | 63 +- openmp/libomptarget/test/offloading/info.c | 35 +- openmp/runtime/src/include/omp.h.var | 18 + openmp/runtime/src/include/omp_lib.f90.var | 97 ++ openmp/runtime/src/include/omp_lib.h.var | 107 ++ 221 files changed, 13634 insertions(+), 2088 deletions(-) create mode 100644 llvm/lib/Target/VE/VEInstrBuilder.h create mode 100644 llvm/test/Analysis/CostModel/AArch64/sve-getIntrinsicInstrCost- [...] create mode 100644 llvm/test/Analysis/CostModel/AArch64/sve-getIntrinsicInstrCost- [...] create mode 100644 llvm/test/CodeGen/AArch64/sve-bit-counting.ll create mode 100644 llvm/test/CodeGen/AArch64/sve-fixed-length-bit-counting.ll create mode 100644 llvm/test/CodeGen/Hexagon/isel-splat-vector-neg-i8.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmax-sdnode-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmax-sdnode-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmaxu-sdnode-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmaxu-sdnode-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmin-sdnode-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmin-sdnode-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vminu-sdnode-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vminu-sdnode-rv64.ll create mode 100644 llvm/test/CodeGen/VE/Scalar/builtin_sjlj.ll create mode 100644 llvm/test/CodeGen/VE/Scalar/builtin_sjlj_bp.ll create mode 100644 llvm/test/CodeGen/VE/Scalar/builtin_sjlj_callsite.ll create mode 100644 llvm/test/CodeGen/VE/Scalar/builtin_sjlj_landingpad.ll create mode 100644 llvm/test/CodeGen/VE/Scalar/builtin_sjlj_lsda.ll delete mode 100644 llvm/test/CodeGen/VE/Scalar/sjlj_except.ll create mode 100644 llvm/test/CodeGen/WebAssembly/call-indirect.ll create mode 100644 llvm/test/Transforms/InterleavedAccess/X86/interleave-load-extr [...] create mode 100644 llvm/test/Transforms/LoopStrengthReduce/dbg-preserve-1.ll -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 4 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-lts-allyesconfig updated (fd87b725d -> 6e0410898)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-lts-allyesconfig in repository toolchain/ci/base-artifacts. discards fd87b725d 0: update: llvm-linux-qemu: all new 6e0410898 0: update: llvm-linux-qemu: all This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (fd87b725d) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-master-aarch [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 220 +- 02-prepare_abe/console.log | 444 +- 03-build_llvm/console.log | 13664 ++++++++++++------------ 04-build_linux/console.log | 798 +- 05-build_abe-qemu/console.log | 6743 ++++++------ 06-boot_linux/console.log | 6 +- 07-check_regression/console.log | 12 +- 08-update_baseline/console.log | 14 +- console.log | 21901 +++++++++++++++++++------------------- jenkins/manifest.sh | 14 +- 10 files changed, 21891 insertions(+), 21925 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 4 months

[binutils-gdb] branch master updated (b281a04ff0a -> 5519536196e)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository binutils-gdb. from b281a04ff0a ld sysroot-prefix test fails new b5ff370e964 Fix TUI source window drawing new 1b6d4bb2232 Redraw both spaces between line numbers and source code new 5519536196e Prevent flickering when redrawing the TUI source window The 3 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gdb/ChangeLog | 18 ++++++++++++++++++ gdb/tui/tui-source.c | 4 +++- gdb/tui/tui-winsource.c | 9 ++++++--- 3 files changed, 27 insertions(+), 4 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 4 months

[gcc] branch master updated (b679559385f -> af60b0ec79e)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository gcc. from b679559385f arc: fix accumulator first register. new af60b0ec79e x86: Cast to unsigned short first for _mm_extract_pi16 The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/config/i386/xmmintrin.h | 4 ++-- gcc/testsuite/gcc.target/i386/pr98495-1.c | 10 ++++++++++ gcc/testsuite/gcc.target/i386/pr98495-2.c | 11 +++++++++++ gcc/testsuite/gcc.target/i386/pr98495-3.c | 8 ++++++++ gcc/testsuite/gcc.target/i386/pr98495-4.c | 8 ++++++++ gcc/testsuite/gcc.target/i386/pr98495-5.c | 9 +++++++++ 6 files changed, 48 insertions(+), 2 deletions(-) create mode 100644 gcc/testsuite/gcc.target/i386/pr98495-1.c create mode 100644 gcc/testsuite/gcc.target/i386/pr98495-2.c create mode 100644 gcc/testsuite/gcc.target/i386/pr98495-3.c create mode 100644 gcc/testsuite/gcc.target/i386/pr98495-4.c create mode 100644 gcc/testsuite/gcc.target/i386/pr98495-5.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 4 months

[binutils-gdb] branch master updated (5f8c2a1507c -> b281a04ff0a)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository binutils-gdb. from 5f8c2a1507c Update config.sub and config.guess new d750c713c9a Update libiberty with latest sources from gcc mainline new c8bad65eee4 is_relocatable_executable --exclude-libs failure new b281a04ff0a ld sysroot-prefix test fails The 3 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: ChangeLog | 86 +++ bfd/ChangeLog | 5 + bfd/elflink.c | 7 +- ld/ChangeLog | 4 + ld/testsuite/ld-scripts/sysroot-prefix.exp | 9 + libiberty/ChangeLog | 117 +++- libiberty/configure | 1 + libiberty/configure.ac | 1 + libiberty/cp-demangle.c | 140 +++- libiberty/cp-demangle.h | 4 + libiberty/pex-win32.c | 2 +- libiberty/rust-demangle.c | 1010 +++++++++++++++++++++++++++- libiberty/simple-object-elf.c | 11 +- libiberty/strstr.c | 16 +- libiberty/strverscmp.c | 2 +- libiberty/testsuite/demangle-expected | 19 + libiberty/testsuite/rust-demangle-expected | 134 +++- 17 files changed, 1491 insertions(+), 77 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 4 months

Jump to page:

2025

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

Tcwg-commits January 2021