Tcwg-commits January 2021

tcwg-commits@lists.linaro.org

5 participants
9360 discussions

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/gnu-master-arm-lts-allyesconfig updated (250b2930 -> 8cefbd43)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-arm-lts-allyesconfig in repository toolchain/ci/base-artifacts. discards 250b2930 2: update: binutils-gcc-linux-qemu: 19158 new 8cefbd43 2: update: binutils-gcc-linux-qemu: 19158 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (250b2930) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/gnu-master-arm-lt [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 184 +- 02-prepare_abe/console.log | 236 +- 03-build_abe-binutils/console.log | 11351 ++++---- 04-build_abe-stage1/console.log | 19975 +++++++------- 05-build_linux/console.log | 9680 ++++--- 08-check_regression/console.log | 12 +- 08-check_regression/results.regressions | 20 +- 09-update_baseline/console.log | 42 +- 09-update_baseline/results.regressions | 20 +- console.log | 41512 +++++++++++++++--------------- jenkins/manifest.sh | 20 +- 11 files changed, 40972 insertions(+), 42080 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 10 months

[binutils-gdb] branch master updated (01a01e0ab31 -> 4ca40594f94)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository binutils-gdb. from 01a01e0ab31 Automatic date update in version.in new d0021af39c4 [gdb/testsuite] Fix gdb.opt/solib-intra-step.exp with -m32 new 4ca40594f94 [gdb/testsuite] Fix gdb.threads/killed-outside.exp with -m32 The 2 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gdb/testsuite/ChangeLog | 8 ++++ gdb/testsuite/gdb.opt/solib-intra-step.exp | 55 +++++++++++++++++++--------- gdb/testsuite/gdb.threads/killed-outside.exp | 3 ++ 3 files changed, 49 insertions(+), 17 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 10 months

[gcc] branch master updated (eb77a934eec -> 5a36cae275a)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository gcc. from eb77a934eec testsuite: Fix up pr98807.c on i686-linux [PR98807] new 5a36cae275a d: Merge upstream dmd 609c3ce2d, phobos 3dd5df686 The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/d/d-compiler.cc | 12 +- gcc/d/d-lang.cc | 1 - gcc/d/dmd/MERGE | 2 +- gcc/d/dmd/compiler.h | 7 +- gcc/d/dmd/declaration.c | 14 + gcc/d/dmd/dmodule.c | 12 +- gcc/d/dmd/expressionsem.c | 7 + gcc/d/dmd/func.c | 2 - gcc/d/dmd/root/array.h | 4 +- .../gdc.test/fail_compilation/fail18143.d | 43 ++ .../gdc.test/fail_compilation/fail18719.d | 41 ++ libphobos/src/MERGE | 2 +- libphobos/src/std/datetime/systime.d | 32 +- libphobos/src/std/file.d | 23 +- libphobos/src/std/stdio.d | 602 +++++++++++---------- libphobos/testsuite/libphobos.phobos/phobos.exp | 8 +- .../libphobos.phobos_shared/phobos_shared.exp | 8 +- 17 files changed, 496 insertions(+), 324 deletions(-) create mode 100644 gcc/testsuite/gdc.test/fail_compilation/fail18143.d create mode 100644 gcc/testsuite/gdc.test/fail_compilation/fail18719.d -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 10 months

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_bmk_tk1/llvm-master-arm-spec2k6-O2_LTO updated (26c486c2eb1 -> 8c7fdc4c61b)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk_tk1/llvm-master-arm-spec2k6-O2_LTO in repository toolchain/ci/llvm-project. from 26c486c2eb1 [TableGen] RegisterBankEmitter - Pass Twine by const refere [...] adds f60e0a91fbd [MLIR][SPIRV] Add `UnsignedOp` trait. adds 4e0e79dd349 [lldb] Simplify some lldb-server tests adds 494db3816b0 [LoopDeletion] Also consider loops with subloops for deletion. adds 0c41b1c9f93 [Driver][MachineOutliner] Support outlining option with LTO adds 3fa6cedb6be Fix MaterializeTemporaryExpr's type when its an incomplete array. adds 25c78de6d2a [mlir][spirv] Update pass docs adds 46975b5b29e [Hexagon] Wrap functions only used in asserts in ifndef NDEBUG adds b69fe6a85db [X86] Add icmp ne/eq (srl (ctlz x), log2(bw)) test coverage. adds 500864f928c Remove some unused <vector> includes. NFCI. adds 350247a93c0 [AArch64] Rearrange mul(dup(sext/zext)) to mul(sext/zext(dup)) adds 1307e3f6c46 [TargetLowering] Add icmp ne/eq (srl (ctlz x), log2(bw)) ve [...] adds 7809fa20400 [flang][driver] Add support for `-D`, `-U` adds 136f4989195 AMDGPU: Explicitly use SelectionDAG in legacy intrinsic tests adds 0a3cf7f4762 AMDGPU/GlobalISel: Add baseline IR tests for fdiv adds dfd3384feec [InstCombine] Update valueCoversEntireFragment to use TypeSize adds 3e357ecd44a [llvm][NFC] Disallow all warnings in TypeSize tests adds ab3a3f543b1 AMDGPU/GlobalISel: Update fdiv lowering for denormal/ulp in [...] adds b4706309130 [NFC] Removed unused prefixes from CodeGen/AMDGPU adds 2b638ed5a12 [mlir] NFC: fix trivial typos fix typos under docs, test, a [...] adds bd166c813c5 Nit: fix spacing adds 6173d1277be Remove allow-unregistered-dialect from some tests that don' [...] adds 08e5e91e45a [X86] Remove [ER]SP from all CSR lists adds 7ef9139a391 [Clang] Remove unnecessary Attr.isArgIdent checks. adds 3f8c2520c04 [X86] Add commuted patterns test coverage for D93599 adds 90347ab96f2 [NFC] Removed unused prefixes in CodeGen/AMDGPU adds 1ca5e68aa07 [NVPTX] Fix debugging information being added to NVPTX targ [...] adds 7afdc89c205 [sanitizer] Define SANITIZER_GLIBC to refine SANITIZER_LINU [...] adds 7916fd71e94 [lld-macho] Fix GCC -Wunused-variable in -DLLVM_ENABLE_ASSE [...] adds 322e98bc279 [flang][openacc] Add more parsing/sema tests for init and s [...] adds 7fea561eb1c [CGSCC][Coroutine][NewPM] Properly support function splitti [...] adds 5d24089a700 [SLP] reduce code for propagating flags on reductions; NFC adds 4c022b5a41d [SLP] use reduction kind's opcode to create new instructions; NFC adds 8f9da24fa7f [GVN] Regenerate test checks (NFC) adds a6df39236fd [InstSimplify] Fold out-of-bounds shift to poison adds 54c01057b68 Fix non-assert builds after D93828 adds a515342de9c [test] Pin AMDGPU/opt-pipeline.ll to legacy PM adds c68faed041e [RISCV] Return a vXi1 vector type from getSetCCResultType i [...] adds 47fba9e1eae [test] Pin partial-unswitch.ll to legacy PM adds 0bfe1001456 [NFC] Test case refactor adds 7d48eff8ba1 [PowerPC] Avoid call to undef in test (NFC) adds d042f2db5bf [InstSimplify] Fold call null/undef to poison adds 221c3b174b1 [InstSimplify] Canonicalize non-demanded shuffle op to pois [...] adds badc7606b0f [mlir] Remove a number of methods from mlir::OpState that j [...] adds 4fde2b6a0c0 [OpenCL] Add clang extension for function pointers. adds 0e874fc014b [OpenCL] Add clang extension for variadic functions. adds f6f6f6375d1 [BasicAA] Fix BatchAA results for phi-phi assumptions adds 90bf3ecef4b [clang-offload-bundler] Add option -list adds f9190c86813 [mlir][vector] Support unrolling for transfer ops using tensors adds 2a29ce30345 [hip] Fix HIP version parsing. adds e2a623094f6 [OpenMP] Fixed the test environment when building along with LLVM adds 5acdae1f9a7 [OpenMP] Fixed an issue that wrong LLVM headers might be in [...] adds 4726bec8f29 [libc] Add implementation of fmaf. adds e0a93e4b65b [mlir][ODS] Rename several uses of 'description' to 'summary' adds c42cee0c64f [mlir][ODS] Fix the use of cppClassName in Type constraints [...] adds efd05040e13 [mlir] Add hoisting transformation for transfer ops on tensor adds fb1c5285269 [OpenMP] Use c_int/c_size_t in Fortran target memory routin [...] adds 63aeaf754a7 [DominatorTree] Add support for mixed pre/post CFG views. adds a1265690cf6 Fix failing triple test for macOS 11 with non-zero minor versions. adds 41d919aa294 [mlir][TypeDefGen] Remove the need to define parser/printer [...] adds f9e858f5fd7 [libc] Use a wrapper for rand instead of calling std::rand [...] adds 080943f7525 [mlir][vector] Support transfer op on tensor optimizations adds b37de2afa30 [Support] Untie the llvm::Signpost interface from llvm::Timer adds 6d94eeadd28 [lldb] Ad os_signpost support to lldb_private::Timer adds 781c476ce09 [libc++] ADL-proof vector<bool> by adding _VSTD:: qualifica [...] adds 4bdab548266 [PPC] Remove old PPCSubTarget variable. adds 8deaec122ec [analyzer] Update Fuchsia checker to catch releasing unowne [...] adds 8871a4b4cab [Constant] Update ConstantVector::get to return poison if a [...] adds d853bd7a4e8 [lldb/Lua] add support for multiline scripted breakpoints adds 7a8ced43d7e [RISCV] Fix a few section number comments in RISCVInstrInfo [...] adds 37e83bc6db3 [NFC] Move readAPValue/writeAPValue up the inheritance hierarchy adds c95f39891a2 [Constant] Add tests for ConstantVector::get (NFC) adds 3a60a1f1657 [InstSimplify] Fold insertelement vec, poison, idx into vec adds b9bfe8a7530 [lldb] [debugserver] Add stN aliases for stmmN for compatibility adds fbc13e9345c [lldb] Skip scoped enum checks with Dwarf <4 adds 1d0bc055515 [llvm] Use llvm::append_range (NFC) adds 9b228f107d4 [llvm] Use BasicBlock::phis() (NFC) adds cfeecdf7b6d [llvm] Use llvm::all_of (NFC) adds 3505d8dc074 [clangd][NFC] Use PathRef for getCorrespondingHeaderOrSource adds a855c9403fb [NFC] Don't copy MachineFrameInfo on each invocation of HasAlias adds 25bf4a8f428 [debuginfo-test] Fix -Wunused-value adds 25f23a60398 [AsmPrinter] Make OpAsmPrinter::printFunctionalType be resi [...] adds 7510c1152f0 Update for review feedback: Inline var declaration and expa [...] adds 01a2508aa58 [PowerPC] Delete remnant isOSDarwin references adds bfa6ca07a8c [PowerPC] Delete remnant Darwin ISelLowering code adds 022cc6e3434 [PowerPC] Delete dead Lower* adds 3bfc9bb8ef2 [VE][NFC] Update comments to match the generated instructions adds dbfc1ac4d86 [X86] Update tests for znver3 adds 238dbeb1e7b [mlir][ODS] Fix missed rename of TypeParameter 'description [...] adds 7ddbe0cb905 [LV] Merge tests into a single file (NFC) adds 248e3450fb8 [LLD] [MinGW] Pass the --demangle and --no-demangle options [...] adds f4485240a21 [libcxx] Handle backslash as path separator on windows adds c3529a5b080 [mlir] Mark methods from mlir::OpState that just forward to [...] adds d2ddc694ff9 Revert "Revert "[analyzer] NFC: Move path diagnostic consum [...] adds 5471b1fa401 [gn build] Port d2ddc694ff9 adds 77db83ae997 [clang][cli] Allow users to specify a conditional to preven [...] adds c6ea4d5b2c0 [clang][cli] Implement ContainsN Google Test matcher adds d0fa7a05be9 Revert "[clang][cli] Allow users to specify a conditional t [...] adds 76f6b125cef Revert "[llvm] Use BasicBlock::phis() (NFC)" adds c9154e8fa37 [RISCV] Add vector mask arithmetic ISel patterns adds 67a4c672b02 Reapply "[clang][cli] Allow users to specify a conditional [...] adds 0877b963ef2 [clang][ASTImporter] Fix a possible assertion failure `Need [...] adds 801c7866e6d [lldb][ARM/AArch64] Update disasm flags to latest v8.7a ISA adds a828fb463ed [clang][cli] Port a CommaJoined option to the marshalling i [...] adds e5cdb6c56ed [flang][driver] Add support for `-c` and `-emit-obj` adds b6ba5983079 [clang][cli] Port getAllArgumentValues to the marshalling i [...] adds b6fb0209b6d [libc++] [CI] Install Tip-of-Trunk clang. adds 33f90f38e11 [clang][cli] Report the actual argument parsing result adds 350ab7aa1c6 [DAG] Simplify OR(X,SHL(Y,BW/2)) eq/ne 0/-1 'all/any-of' st [...] adds 7da3e3a8983 [libcxx] Mark a test as unsupported for C++03 adds 044b892c79b [libc++] Use c++20 instead of c++2a consistently. adds 10164a2e50b [mlir] Refactor translation of OpenMP dialect ops to LLVM IR adds 213329d7c64 [clangd] Add server capability advertising hot-reloading of CDBs. adds 4284afdf943 [SLP]Need shrink the load vector after reordering. adds 236129fb446 [CompilationDatabase] Pass Twine by const reference instead [...] adds 028091195d7 [DWARF] DWARFDebugLoc::dumpRawEntry - remove dead stores. NFCI. adds a9a8caf2ce2 [llvm-objdump] Pass Twine by const reference instead of by [...] adds c1d58c2b002 [mlir] Add fastmath flags support to some LLVM dialect ops adds e72cdc5ba1e [clang][cli] NFC: Ensure non-null DiagnosticsEngine in Pars [...] adds 75d63630ebb [clang][cli] NFC: Move parseSimpleArgs adds a7cbc32a916 [mlir] remove a use of deprecated OpState::setAttr adds fcd1e35e4cc [clang][cli] NFC: Make parsing macro reusable adds 01c190e907c [AArch64][CostModel]Fix gather scatter cost model adds a2957f80f87 [flang][driver] Rename driver tests (nfc) adds fa6d8977999 [Analysis] MemoryDepChecker::couldPreventStoreLoadForward - [...] adds 037b058e419 [AArch64] SVEIntrinsicOpts - use range loop and cast<> inst [...] adds b73736a4048 [flang][openacc] Enforce delcare directive restriction adds aa7968a87b6 [TableGen] Add field kind to the RecordVal class. adds 048f184ee48 [SplitEdge] Add new parameter to SplitEdge to name the newl [...] adds 8dee0b4bd63 [llvm-reduce] ReduceGlobalVarInitializers delta pass: fix h [...] adds 6be1fd6b20f [SimplifyCFG] FoldValueComparisonIntoPredecessors(): drop r [...] adds ebfe4de2c04 [DDG] Fix duplicate edge removal during pi-block formation adds 6b7d5a928f5 AMDGPU/GlobalISel: Start cleaning up calling convention lowering adds 573d5782482 [DDG] Data Dependence Graph - DOT printer tests adds f4013359b3d [SVE] Add unpacked scalable floating point ZIP/UZP/TRN patterns adds e881a25f1e1 [NFC] Removed unused prefixes in CodeGen/AMDGPU adds db33f85c712 [IR] Use LLVM_ENABLE_ABI_BREAKING_CHECKS to guard ABI changes. adds 82f5ee3c3e6 Adds argument attributes for using LLVM's sret and byval at [...] adds 59fce6b0661 [NFC] make clang/test/CodeGen/arm_neon_intrinsics.c resiste [...] adds f88fab50068 [mlir] NFC: fix trivial typos adds acbb3652931 [AST][NFC] Silence GCC warning about multiline comments adds 43043adcfbc Add element-type to the Vector TypeLoc types. adds ebcc8dcb68a [Coverage] Refactor three tests from commit rG9f2967bcfe2f adds bd78f4e9321 [mlir] revert 82f5ee3c3e601daad5 adds 41e31eac14c Fix GCC5 build, require explicit this->... in this call ins [...] adds ee57d30f448 [NFC] Removed unused prefixes from CodeGen/AMDGPU adds d0154456e61 Silence warning: comparison of integers of different signs: [...] adds cf5415c727d [PGO][PGSO] Let unroll hints take precedence over PGSO. adds c9122ddef52 CodeGen: Refactor regallocator command line and target selection adds 5c38ae36c58 [WebAssembly] Fixed byval args missing DWARF DW_AT_LOCATION adds 2230bf99c71 [mlir] replace LLVMIntegerType with built-in integer type adds 906efeec0a4 [mlir] don't match the text produced only in debug mode in [...] adds 4c7148d75cd [SLP] remove opcode identifier for reduction; NFC adds ad55d5c3f32 Simplify vectorcall argument classification of HVAs, NFC adds 6a87e9b08bf [NFC][AMDGPU] Reduce include files dependency. adds abb174bbc10 [OpenMP] Add example in Libomptarget Information docs adds 467e916d303 Fix gcc5 build failure (NFC) adds 3854b81b0fd [Clang][Driver] Fix read-after-free when using /clang: adds 9ae171bcd38 [OpenMP][Docs] Add remarks intro section adds d970a285b85 [OpenMP][Fix] Make the arch selector for x86_64 work adds 36c4dc9b42f [OpenMP][FIX] Ensure the isa trait is evaluated last adds 275f30df8ad [clang] Change builtin object size when subobject is invalid adds 6e7101530da [OpenMP][Docs] Mark finished features as done adds ce7f30b2a87 [llvm-pdbutil] Don't crash when printing unknown CodeView t [...] adds 70b841ac317 [mlir] Adds argument attributes for using LLVM's sret and b [...] adds 0b0f2e6ee0c [OpenMP][FIX] Avoid string literal comparison, use `StringR [...] adds 476db17dcb6 Fix include path for check-gdb-mlir-support to include the [...] adds 9e1aaa9943b Fix check-gdb-mlir-support build after MLIR API changed to [...] adds 1f9b6ef91ff GlobalISel: Add combine for G_UREM by power of 2 adds 63b42a05145 [NFC] clang/test/openMP/target_codegen.cpp should not depen [...] adds 85f86e8a3cf [libc++abi] Simplify __gxx_personality_v0 adds d002cd4e0f1 [test] Move coro-retcon-unreachable.ll into llvm/test adds 1a2eaebc09c [CoroSplit][NewPM] Don't call LazyCallGraph functions to sp [...] adds 3503c856819 Fixup Asserts+!AbiBreakingChecks fallout from db33f85c7124 adds 973c35d3384 [TableGen] Make CodeGenDAGPatterns::getSDNodeNamed take a S [...] adds eaadb41db62 [LLD][COFF] When using PCH.OBJ, ensure func_id records indi [...] adds 274afac9a17 lldb: Add support for DW_AT_ranges on DW_TAG_subprograms adds c01202a7efd [libc++] Fix typo in run-buildbot adds 2cbbc6e87c4 GlobalISel: Fail legalization on narrowing extload below me [...] adds f78d6af7319 [hip] Enable HIP compilation with `<complex`> on MSVC. adds 2ce16810f28 [OpenMP] Always print error messages in libomptarget CUDA plugin adds 15f59711506 [LLDB][RISCV] Add RISC-V ArchSpec and rv32/rv64 variant detection adds b2dafd44ca7 [NewPM][Hexagon] Fix HexagonVectorLoopCarriedReusePass posi [...] adds ff1b6f9ff27 [libc++] Alphabetize generate_feature_test_macro_components [...] adds 9ccf13c36d1 [NewPM][NVPTX] Port NVPTX opt passes adds 087be536fea [NFC][SimplifyCFG] Add a test with cond br on constant w/ i [...] adds 16ab8e5f6db [SimplifyCFG] ConstantFoldTerminator(): handle matching des [...] adds 36593a30a40 [SimplifyCFG] ConstantFoldTerminator(): switch to non-permi [...] adds 8b9a0e6f7ed [NFC][SimlifyCFG] Add some indirectbr-of-blockaddress tests adds b3822728fae [SimplifyCFG] ConstantFoldTerminator(): switch to non-permi [...] adds 1f9b591ee66 [SimplifyCFG] TryToSimplifyUncondBranchFromEmptyBlock(): sw [...] adds f8875c313c3 [NFC][SimplifyCFG] Add test with an unreachable block with [...] adds 7600d7c7be0 [SimplifyCFG] removeUnreachableBlocks(): switch to non-perm [...] adds 6984781df9b [NFC][SimplifyCFG] Add a test with an undef cond branch to [...] adds 05adc73db05 [SimplifyCFG] changeToUnreachable(): switch to non-permissi [...] adds 66189212bbb [SimplifyCFG] MergeBlockIntoPredecessor(): switch to non-pe [...] adds be0a31d13bc [SimplifyCFG] DeleteDeadBlocks(): switch to non-permissive [...] adds f0eba8ce2d4 [SimplifyCFG] changeToCall(): switch to non-permissive DomT [...] adds d59f97bb3a6 [SimplifyCFG] removeUnwindEdge(): switch to non-permissive [...] adds f2f81c554b0 [SimplifyCFG] markAliveBlocks(): switch to non-permissive D [...] adds 946bc50e4cb [RISCV] Define the vfsqrt RVV intrinsics adds 6acfc3a7821 Fix build after eaadb41db6233cf1c9e882d74a31c1f9d6e211ff wh [...] adds 8dddcc762dd [Cloning] Copy metadata of global declarations adds 48baa7f5b11 [clang] Add powerpc64le-none-linux-gnu to gnu toolchain for PPC64 adds 658a1be76ba [builtins] Add COMPILER_RT_BUILTINS_HIDE_SYMBOLS adds b12f26733a4 Revert "Revert "Revert "[analyzer] NFC: Move path diagnosti [...] adds ab814896dc8 [gn build] Port b12f26733a4 adds 2759041786e [gn build] (manually) merge a whole bunch of libc++ header files adds f02e61a8b95 Fix MLIR DRR matching when attributes are interleaved with [...] adds b14ad90b137 [LLD][COFF] Simplify function. NFC. adds 696775d96ec Fix subprogram_ranges.test by explicitly using lld adds 4a3c2ba8904 Fix print-dot-ddg.ll so it doesn't try to write to the sour [...] adds 2ff36e79291 lldb subprogram_ranges.test - remove dependence on temp file name adds 6b0ee02747e Revert "Revert "Revert "Revert "[analyzer] NFC: Move path d [...] adds 495b301de6e [gn build] Port 6b0ee02747e adds 8febb2e0f56 [CodeGen] Remove unused function isCallerPreservedOrConstPh [...] adds 33bf1cad759 [llvm] Use *Set::contains (NFC) adds b934160aaa3 [Target] Use llvm::find_if (NFC) adds f2e05855deb [lldb] Access the ModuleList through iterators where possib [...] adds 57e0cd35628 [lldb] Make DoReadMemory a protected method. adds ae25a397e9d AMDGPU/GlobalISel: Enable sret demotion adds 0ebc1fb29f2 [CMake] Don't enable BUILD_WITH_INSTALL_RPATH when using cu [...] adds 69cf7350628 [NewPM] Don't error when there's an unrecognized pass name adds c102b9697bd [X86] Correct the comments about comparison intrinsics. NFCI. adds 7a91dad9e5f [llvm-readobj] [ARMWinEH] Clearly print an invalid case of [...] adds d1bf26fd943 [AArch64][SVE] Add lowering for llvm abs intrinsic adds 8af859d514f [MachineLoop] New helper isLoopInvariant() adds 8e3230ffa3a [clang][cli] Port DiagnosticOpts to new option parsing system adds 12167632bc5 [VE] Add SVOB intrinsic instruction adds 72fb5ba0790 [LV] Don't sink into replication regions adds 8e3e148c888 Revert "[clang][cli] Port DiagnosticOpts to new option pars [...] adds 6175fcf01f1 [NFC] Update some PPC tests marked as auto-generated adds 2fe625e9abd Fix two pessimizing moves. adds d1b606f897b [VE] Extract & insert vector element isel adds eeba70a463c [VE] Expand single-element BUILD_VECTOR to INSERT_VECTOR_ELT adds 1e7efd397ac [LV] Legalize scalable VF hints adds 38d18d93534 [SVE] Add support to vectorize_width loop pragma for scalab [...] adds ed23229a64a [AArch64] Fix crash caused by invalid vector element type adds b83b7d08730 [clangd] NFC, avoid potential ODR violation. adds c909512fdb9 [clangd] Cleanup a remaining Optional<SymbolID> usage, NFC. adds 99c84af1a25 [VE][NFC] Clean ISel patterns for LSV and LVS adds 00530dee5d1 [compiler-rt] Implement __atomic_is_lock_free adds 32733c347d7 [libc++] Add missing XFAIL to tests that need __atomic_* libcalls adds ed3b1f90611 [clangd] go-to-implementation on a base class jumps to all [...] adds 267ff7901c7 [SLP] limit verifyFunction to debug build (PR48689) adds 9c4b2225b24 Revert "Revert "Revert "Revert "Revert "[analyzer] NFC: Mov [...] adds af7cce2fa4d [AArch64] Add +pauth archictecture option, allowing the v8. [...] adds 7d4a8bc417b [AArch64] Add +flagm archictecture option, allowing the v8. [...] adds 195ffcd890f [MLIR][NFC] remove unnecessary includes form tablegen command adds b0dc54e08a9 [lldb][NFC] Refactor setup code for Clang diagnostics adds 611d3c63f32 [VP] ISD helper functions [VE] isel for vp_add, vp_and adds 657db0c6d41 [gn build] Port 9c4b2225b24 adds bcbdeafa9cb Revert "[SLP]Need shrink the load vector after reordering." adds 0ef2b68ff06 [OpenCL] Documentation for experimental C++ libs adds d012430eee7 [WebAssembly] Change label numbers to variables in test adds 5ead757f1d8 [VE] Support pack_f32p and pack_f32a intrinsic instructions adds 25d882e758c [MLIR][SPIRV] Add `UsableInSpecConstantOp` trait. adds 7b9f541c1ed [X86][SSE] Add tests for unpack(hop(),hop()) adds e97071d7952 [NFC] Renaming PackStack to AlignPackStack adds 0e57084d0ef [SLP][NFC]Add a test for reused shrink check, NFC. adds 4a582d766ae [X86][SSE] Add vphaddd/vphsubd unpack(hop(),hop()) tests adds 268ff38a716 [MLIR][OpenMP] Attribute to include WsLoop upperbound adds 6e2b6351d2c [TableGen] Add the assert statement, step 1 adds 1ae762469fd [ARM] Update and regenerate test checks. NFC adds 7be271537e9 [WebAssembly] Rename wasm_rethrow_in_catch intrinsic/builtin adds d4f2fef7464 [TableGen] Remove unused declaration that caused build failures. adds 84dc9b451bf [mlir:JitRunner] Use custom shared library init/destroy fun [...] adds a36a2864c0d [ARM][LV] Additional loop invariant reduction test. NFC adds 80dee7965df [X86][SSE] Fold unpack(hop(),hop()) -> permute(hop()) adds 740950cf1cd Revert "[mlir:JitRunner] Use custom shared library init/des [...] adds d4af86581e8 [clangd] Fix type printing in the presence of qualifiers adds e185b1dd7b3 [ConstProp] Constant propagation for get.active.lane.mask i [...] adds 2e1bb7940a4 [clangd] Add missing "override" to fix the build. adds dd5165a920f [mlir] replace LLVM dialect float types with built-ins adds 466df1718e4 [libc++] Update generate_feature_test_macro_components.py t [...] adds cb6d53ccdc7 [lldb] Bump the required SWIG version to 3 adds 9386483b714 [X86] Add TLBSYNC, INVLPGB and SNP instructions adds c493e9216bd [VPlan] Move reduction start value creation to widenPHIRecipe. adds 913c430403b Revert "[CMake] Don't enable BUILD_WITH_INSTALL_RPATH when [...] adds 95729f95d80 [libc++] Add basic support for -std=c++2b. adds 955dd7b7f3f [libc++] LWG2070: Use Allocator construction for objects cr [...] adds 311b247c9fb [lldb] Remove stale LLDB-Info.plist adds ae0d1d2e5cd [flang] Fix bogus message on internal subprogram with alter [...] adds 024af42c601 [ARM] Custom lower i1 vector truncates adds fe50b7363a1 [TableGen] Fix use of *CurRec when CurRec is null. adds d9ce31ae7d1 Re-land "[CMake] Don't enable BUILD_WITH_INSTALL_RPATH when [...] adds ec13f6c3e56 [mlir][Linalg] Add verification checks to disallow illegal [...] adds bf401256edd [Signal] Re-raise SIGPIPE if the handler is uninstalled adds 840a2c97837 [CMake] Fix incorrect rpath for tests if LLVM_LOCAL_RPATH i [...] adds 0875a9da2a3 [RISCV] Cleanup a few section comments in RISCVInstrInfoVPs [...] adds a8bda3df425 [NFC] Disallow unused prefixes in CodeGen/AMDGPU adds fa8c397dfa2 [mlir][Linalg] NFC: Refactor fusion of LinalgOp with Tensor [...] adds 8e36d21fabc [clangd] Add go-to-def metric. adds 0386f3d4f41 [NFC] Specify C11 in loop-opt-setup.c adds e45840f4af4 [mlir][PDL] Use ODS for defining PDL types adds 16fdc5da890 APINotes: annotate dump methods (NFC) adds ffac9001d98 [compiler-rt] [sanitizer] Silence -Wframe-larger-than= for [...] adds 0e23fd676c3 [Driver] Add DWARF64 flag: -gdwarf64 adds 1fc986427ba [mlir:JitRunner] Use custom shared library init/destroy fun [...] adds aa1943a2d16 Don't take the address of a temporary adds 1ba5ea67a30 [mlir] Add a hook for initializing passes before execution [...] adds a57def30f53 [mlir][vector] generalized masked l/s and compressed l/s wi [...] adds 78b3bce23b1 [mlir] AsyncRuntime: disable mlir-runner init/disable for WIN32 adds bc556e5685c [libc++/abi] Re-remove unnecessary null pointer checks from [...] adds ca1694b9d07 Re-enable __cpp_lib_constexpr_functional. adds 963b771e24c [libc++] Mark [P0475] "LWG2511: guaranteed copy elision for [...] adds cdd7cbf7b56 [libc++] Mark [P0809] "LWG2831: Comparing Unordered Contain [...] adds 77501bd1754 [mlir][PassManager] Properly set the initialization generat [...] adds d86e16e4bd5 [libc++] NFC: Document the Differential queries to avoid du [...] adds e05baf40de8 [InitLLVM] Ensure SIGPIPE handler installed before sigaction() adds 2bf6e443e54 Attempt to complete an incomplete expression type when cons [...] adds bc8acf2ce8a Update the maximum integer bitwidth in MLIR. adds 756dd707668 [NewPM] Run ObjC ARC passes adds daaaed6bb89 [lld-macho] Fix TLV data initialization adds a0b65a7bcd6 [libc] Switch to use a macro which does not insert a sectio [...] adds b02ca0969ea [libc][NFC] add includes for internal headers to all libc f [...] adds aab25fa7d85 Never call a destroying operator delete when cleaning up fr [...] adds 2f499b9affb [AMDGPU] Add volatile support to SIMemoryLegalizer adds 7d78875f93a [X86] Remove IntrArgMemOnly from ldmxcsr intrinsic. adds 467cbd29818 [clangd][NFC] Remove unnecessary copy in CodeComplete adds 55f0a1b0663 [RISCV] Optimize multiplication with constant adds b7c5e0b02cc [Target, Transforms] Use *Set::contains (NFC) adds 1c5b8482b7a [Tablegen] Use llvm::find_if (NFC) adds f62b93b9a25 [SCEV] Remove unused getExactExistingExpansion (NFC) adds 7a204362f5c [DWARFLinker] Print the unsupport DWARF form as part of the [...] adds 272355128f4 [debugserver] Various plist changes adds 04359eece13 [DWARFLinker] Link against BinaryFormat adds 33c8e16f660 PR47391: Canonicalize DIFiles adds 1816de08232 This adds a new test checking llvm-symbolizer with an objec [...] adds 8278fcaef40 Revert "This adds a new test checking llvm-symbolizer with [...] adds d466e10ab13 [IR] Delete unused ReplaceLast in DebugLoc::appendInlineAt adds 9724c3cff46 [WebAssembly] Update WasmEHPrepare for the new spec adds 1d3ebbf5378 Add -f[no-]direct-access-external-data to supersede -mpie-c [...] adds 38a716c30f0 Make -fno-pic respect -fno-direct-access-external-data adds 052b8fe4781 Fix CodeGenCXX/difile_entry.cpp on Windows adds 9e4eadeb135 [WebAssembly] Update basic EH instructions for the new spec adds 52e240a0721 [WebAssembly] Remove exnref and br_on_exn adds bb0e621387f [mlir] AsyncRuntime: use LLVM ThreadPool to run async tasks adds 0d8dfbb42a7 [WebAssembly] Update InstPrinter support for EH adds c0cea2d9b8a [Test][FileCheck] Fix use of undef var adds 2c442629f0b [RISCV] Add tests for scalable constant-folding (NFC) adds 4e4df1e38d6 [WebAssembly] Remove unreachable EH pads adds 7c3ae48fe85 [mlir][spirv] Replace SPIRVOpLowering with OpConversionPattern adds 9f76788b093 [clang][Sema] Compare SourceLocations directly [NFCI] adds 65f578fc0e6 [VPlan] Keep start value of VPWidenPHIRecipe as VPValue. adds 524d8fa9a5a [RISCV] Do not grow the stack a second time when we need to [...] adds 676c7cb0c0d [OpenMP] Added the support for cache line size 256 for A64FX adds de373ef7798 [SelectionDAG] Extend immAll(Ones|Zeros)V to handle ISD::SP [...] adds 9a7c03b8009 [SCEV] Remove unused getOrInsertCanonicalInductionVariable (NFC) adds 4d92ab1669a [Transforms] Use llvm::find_if (NFC) adds 6a6e382161a [llvm] Drop unnecessary make_range (NFC) adds e98b441a09f [lld-macho] Remove unnecessary llvm:: namespace prefixes adds 175c336a1c5 [OpenMP] Remove copy constructor of `RTLInfoTy` adds 87d4ea24336 [gn build] Make an explicit `use_lld = true` on mac use lld [...] adds d98fc62ae68 [SimplifyCFG] Keep !dgb metadata of moved instruction, if t [...] adds 6728af16cf9 [mlir][vector] modified scatter/gather syntax, pass_thru mandatory adds 75c04327a5e [NFC] Disallow unused prefixes in CodeGen/X86 tests. adds 4dbb3f57c6f [clang] Add llvm-strip to test dependencies adds 03d249396d6 [mlir] Enhance mlir-opt show-dialects test case adds 41d06095b0d [SelectionDAG] Teach isConstOrConstSplat about ISD::SPLAT_VECTOR adds b02eab9058e [RISCV] Add scalable vector icmp ISel patterns adds e2e82c9983f [CodeGenModule] Drop dso_local on function declarations for [...] adds 9f452fbf2fe Recommit D91678 after fixing the test breakage. adds 1198478c420 [lld/mac] remove redundant null check adds 59908fc06ac [RISCV] Use uint16_t instead of unsigned for opcodes in the [...] adds 6fc7a92eeeb [RISCV] Change ConstraintMask in RISCVII enum to be shifted [...] adds b41b743d461 [test] Improve weakref & weak_import tests adds 9f2d9364b04 [CodeGen] Update transformations to use poison for shufflev [...] adds a92248600ec [mlir] NFC - Drop spurious assertion on symbols during `pro [...] adds 47991a15d19 [lld/mac] llvm style fix: no else after return adds c701f85c455 [STLExtras] Use return type from operator* of the wrapped iter. adds bdb748a0ab2 [ConstantFold] Add tests for fptoi.sat (NFC) adds 1ecae1e62ad [ConstantFold] Fold fptoi.sat intrinsics adds 9850d3b10a1 [CodeGen, DebugInfo] Use llvm::find_if (NFC) adds 1d10a1d5b1f [MemorySSA] Remove unused dominatesUse (NFC) adds e3d3dbd3393 [llvm] Ensure newlines at the end of files (NFC) adds 0aa75fb12fa [SLP] put verifyFunction call behind EXPENSIVE_CHECKS adds 3f09c77d33d [SLP] fix typo in assert adds 377dcfd5c15 [Tests] Auto update a vectorizer test to simplify future diff adds abfe348e6b4 [test] Improve CodeGenCXX/difile_entry.cpp adds 86d6f7e90a1 Precommit tests requested for D93725 adds fc8ab254472 [Tests] Precommit tests from to simplify rebase adds 13dea030b3d [lldb] Fix some bugs in the Pipe class and add tests adds 8e8d214c4a6 [NFCI][SimplifyCFG] Prefer to add Insert edges before Delet [...] adds 894d2dbf502 [LLVM] Added OpenMP to `LLVM_ALL_RUNTIMES` adds 7be3285248b [OpenMP] Not set OPENMP_STANDALONE_BUILD=ON when building O [...] adds 407b1e65a46 [StringExtras] Add a helper class for comma-separated lists adds 02bc320545d CGDebugInfo: Delete unused DIFile* parameter adds 4739dd67e7a [LoopDeletion] Break backedge of outermost loops when known [...] adds d43a264a5dd Revert "[X86][SSE] Fold unpack(hop(),hop()) -> permute(hop())" adds 7539c75bb43 [DAGCombine] Remove the check for unsafe-fp-math when we ar [...] adds 5cf73dca77e [RISCV] Convert most of the information about RVV Pseudos i [...] adds 7f69860243e [LoopUnroll] Fix a crash adds ffa67873a3f [PowerPC] Add variants of 64-bit vector types for vec_sel. adds dcac2da1063 [IR Parser] Fix a crash handling zero width integer attributes. adds 6215c1b778f CGDebugInfo: Delete redundant test adds b8d28420885 CGDebugInfo: Delete unneeded UnwrapTypeForDebugInfo adds a40767ec885 [MLIR][SPIRV] Add (de-)serialization support for SpecConsta [...] adds 5e476061deb [NFC][AsmPrinter] Make comments for spill/reload more precise. adds 7b11f564dcf [JITLink] Rename PostAllocationPasses to PreFixupPasses. adds 131ce834e4b [RISCV] Clear isCodeGenOnly flag on VMSGE(U) pseudo instruc [...] adds af339f89a14 Remove redundant casts. adds cddd3faf5de [CSKY] Add visibility macro to fix link error adds ee27c767bd2 [clang-format] Skip UTF8 Byte Order Mark while sorting includes adds 0c8b748f321 [ARM] Additional trunc cost tests. NFC adds 7473940bae0 [clang-format] turn on formatting after "clang-format on" w [...] adds 89878e8c966 [clang-format] Find main include after block ended with #pr [...] adds dcefcd51e01 [ARM] Update trunc costs adds b7ccaca5370 [NFC] Remove min/max functions from InstructionCost adds 97100646d1b Reapply "[clang][cli] Port DiagnosticOpts to new option par [...] adds 40abeb11f45 [NFC][InstructionCost] Change LoopVectorizationCostModel::g [...] adds 8165a034203 [ARM] Add debug messages for the load store optimizer. NFC adds 1677c86124e [clangd] Add metrics for go-to-implementation. adds c5be0e0cc0e [X86] Fix tile register spill issue. adds 675be651062 Require chained analyses in BasicAA and AAResults to be transitive adds c37f68a8885 [SVE][CodeGen] Fix legalisation of floating-point masked gathers adds 41bf338dd1e Revert rGd43a264a5dd3 "Revert "[X86][SSE] Fold unpack(hop() [...] adds 59632292663 [X86][SSE] Add missing SSE test coverage for permute(hop,ho [...] adds b72ca799823 [VE] Support intrinsic to isnert/extract_subreg of v512i1 adds d02de139324 [VE] Support additional VMRGW and VMV intrinsic instructions adds c74751d4b5b [obj2yaml] - Fix the crash in getUniquedSectionName(). adds 8ea72b38873 [clang][AArch64][SVE] Avoid going through memory for coerce [...] adds a6db7cf1ce7 [llvm-readelf/obj] - Index phdrs and relocations from 0 whe [...] adds a94497a3429 [VPlan] Move initial quote emission from ::print to ::dumpB [...] adds a5b484c4d41 [obj2yaml][test] - Improve and fix section-group.yaml test. adds d36e879c21c [lldb] Disable PipeTest.OpenAsReader on windows adds 8112a2598ce [X86][SSE] Add 'vectorized sum' test patterns adds 2e17d9c0ee7 [ARM] Add uses for locals introduced for debug messages. NFC. adds 6dcf9207df1 [AMDGPU] Fix a urem combine test to test what it was supposed to adds 4fe7b16ae3f [mlir] Remove unnecessary llvm.mlir.cast in AsyncToLLVM lowering. adds 4c372a35cd8 [mlir] Make GpuAsyncRegion pass depend on async dialect. adds 8298ec2d629 [flang][driver] Copy input files into a temp dir when testing adds df86f15f0c5 [mlir][linalg] Support parsing attributes in named op spec adds 55225471d98 [mlir][linalg] Support permutation when lowering to loop nests adds 007358239de [DAGCombiner] Use getVectorElementCount inside visitINSERT_ [...] adds c163aae45ef [attributes] Add a facility for enforcing a Trusted Comput [...] adds eb0371e403a [VPlan] Unify value/recipe printing after VPDef transition. adds 419ef38a502 Revert "[attributes] Add a facility for enforcing a Truste [...] adds d59ddba7772 [mlir] Fix gpu-to-llvm lowering for gpu.alloc with dynamic sizes. adds a46982a2551 [X86] Add nounwind to lzcnt-cmp tests adds a0f82749f4f [X86] Extend lzcnt-cmp tests to test on non-lzcnt targets adds dbd5fa1e75d [ARM] Update existing test case with +pauth targets adds a2dbf3443af [clangd] Fix -check mode doesn't respect any tidy configs. adds 97517055128 [OpenMPOpt][WIP] Expand parallel region merging adds 31732e6f52c [clangd] Remove ScratchFS from tests adds e5eb5c8a7f3 NFC: Use -LABEL more adds c161775decd [FastISel] Flush local value map on every instruction adds 4214ca96145 [X86][AVX] Attempt to fold vpermf128(op(x,i),op(y,i)) -> op [...] adds 9c0dc0b2c1c [mlir][Linalg] Fold init_tensor -> linalg.tensor_reshape. adds c15b0e2229e [Clang][Docs] Fix ambiguity in clang-offload-bundler docs adds 7200d2cf089 [NFC] Disallow unused prefixes in CodeGen/PowerPC tests. adds 3d693bd0bd7 [mlir][vector] Add memory effects to transfer_read transfer [...] adds c4486cfd556 [mlir][Linalg] Fix reshape fusion to reshape the outs inste [...] adds be179b9946f [FastISel] NFC: Remove obsolete -fast-isel-sink-local-value [...] adds ac2224c0228 [ELF] --exclude-libs: localize defined libcall symbols refe [...] adds 171771e0780 [SystemZ] Minor NFC fix in SchedModels. adds 1f9c29228ce [FastISel] NFC: Clean up unnecessary bookkeeping adds 072714b9619 [X86] Regenerate vector-constrained-fp-intrinsics.ll tests adds 35c9baa11e4 [attributes] Add a facility for enforcing a Trusted Comput [...] adds a90214760d0 [Hexagon] Custom-widen SETCC's operands adds bcec0f27a2c [AMDGPU] Deduplicate VOP tablegen asm & ins adds 74628c43053 [mlir] Add Python bindings for AffineExpr adds e79bd0b4f25 [mlir] More Python bindings for AffineMap adds 547e3eef14a [mlir] Expose MemRef layout in Python bindings adds 47567ca5fac [flang][openxx][NFC] Remove duplicated function to check re [...] adds d8c6d24359f -funique-internal-linkage-names appends a hex md5hash suffi [...] adds 43a830ed941 Introduce new quiet mode and new option handling for -print [...] adds 5464baaae8c Fix minor build issue (NFC) adds 1027a22ccd7 [SystemZ][z/OS] Fix Permission denied pattern matching adds 195728c75aa [mlir] Add structural conversion to async dialect lowering. adds 37b41bd0879 [RISCV] Add scalable vector fcmp ISel patterns adds 30a7d430e86 [libc++] Turn off auto-formatting of generated files. NFC. adds 72f1f084670 [NFC][AMDGPU] Clarify memory model support for volatile adds 20741773013 [mlir][ODS] Add a C++ abstraction for OpBuilders adds 948be58258d [mlir][TypeDefGen] Add support for adding builders when gen [...] adds d79642b3db1 [mlir][IR][NFC] Move the definitions of Complex/Function/In [...] adds d3ff24cbf87 [ADT] Add makeIntrusiveRefCnt helper function adds 8ad998a6115 [tools] Mark output of tools as text if it is really text adds 05e90cefeb4 [NFC] Disallow unused prefixes under llvm/test/CodeGen adds c1ae378205d [mlir][vector] Add side-effect information to different loa [...] adds 53c866c286a Enable python bindings for tensor, shape and linalg dialects. adds cceb1bfcbbc [mlir][CAPI] Introduce standard source layout for mlir-c di [...] adds 110775809ad Revert "[mlir][linalg] Support parsing attributes in named [...] adds 288f3fc5dfe [InstCombine] reduce icmp(ashr X, C1), C2 to sign-bit test adds 32c073acb32 [GlobalISel] Map extractelt to G_EXTRACT_VECTOR_ELT adds aefeb5f136e [libc][NFC] Make __support/common.h an in tree header. adds 9b222b108a2 [c++20] Don't consider string literal operator templates fo [...] adds f4cec703ec8 Add an assert to CGDebugInfo::getTypeOrNull adds 7989684a2e4 [RISCV] Add scalable vector fadd/fsub/fmul/fdiv ISel patterns adds 046612d29d7 [mlir][vector] verify memref of vector memory ops adds a808d89d355 [PredicateInfo] Add test for one unknown condition in and/or (NFC) adds 00f773cf424 [SCCP] Fix misclassified conditions in test (NFC) adds b88c8f1aab5 CGDebugInfo: Delete unused parameters adds 32bcfcda4e2 Rename debug linkage name with -funique-internal-linkage-names adds a81c68ae6be [OpenMP] Take elf_common.c as a interface library adds 9ecc991c559 [RISCV] Add scalable vector vselect ISel patterns adds 0a23fbd28c7 clang: Always pass PowerPC endian information to GNU as adds 762ffc95550 Update syntax for tensor and memref types to match parser. adds 278a3ea1b27 [RISCV] Use vmv.v.i vd, 0 instead of vmv.v.x vd, x0 for llv [...] adds c22bc5f1f8b [SimplifyCFG] SwitchToLookupTable(): don't insert a DomTree [...] adds c0de0a1b72c [SimplifyCFG] SimplifyBranchOnICmpChain(): don't insert a D [...] adds f9ba3477063 [SimplifyCFG] FoldValueComparisonIntoPredecessors(): don't [...] adds 90a92f8b4d7 [NFCI][Utils/Local] removeUnreachableBlocks(): cleanup supp [...] adds 81afeacd379 [SimplifyCFGPass] mergeEmptyReturnBlocks(): skip blocks sch [...] adds ec8a6c11db4 [SimplifyCFGPass] iterativelySimplifyCFG(): support lazy Do [...] adds 5ccff5aaa68 ADT: Fix pointer comparison UB in SmallVector adds 7470017f247 [RISCV] Define the vfclass RVV intrinsics adds f635bcd1610 NFC: Pre-commit test: -Wpointer-sign with plain char to [un [...] adds c6ffe4d76fb [clang] Fix message text for `-Wpointer-sign` to account fo [...] adds eefd420e003 [github] Move repo lockdown config into llvm-project repo adds f75f391fc68 [MLIR][Linalg] Refactor transforms to use linalg::getDynOpe [...] adds f9902514fe5 [MC] Make getEHFrameSection const like every other getter (NFC) adds ef50c07b1fa [JITLink] Add a new PostAllocationPasses list. adds 70474dfebcd [VE][compiler-rt] Add VE as a target of crt adds 9f8b25769ef [WebAssembly] Ensure terminate pads are a single BB adds 905623b64df [NFC][LICM] Minor improvements to debug output adds 0871d6d5164 [OpenMP] Move memory manager to plugin and make it a common [...] adds 89e8eb946d8 [llvm] Use llvm::find_if (NFC) adds 8590a3e3adc [llvm] Use *Set::contains (NFC) adds e5b4dbab041 [llvm] Simplify string comparisons (NFC) adds b1c304c4946 [CodeGen] Try to make the print of memory operand alignment [...] adds edde2eb1d20 Add unconditional logging to debugserver for launch/attach [...] adds f9ef3a60037 [SelectionDAG] Make isConstantIntBuildVectorOrConstantInt a [...] adds b688c5875d0 [CMake] Split the target side of runtimes build adds df74c001fa5 [DAGCombiner] Replace static helper function isConstantFPBu [...] adds 93ad0edf674 [ELF] Drop .rel[a].debug_gnu_pub{names,types} for --gdb-ind [...] adds 1cc5235712f [WebAssembly] Misc. refactoring in CFGStackify (NFC) adds 215ed9b33cc Adapt CastExpr::getSubExprAsWritten to ConstantExpr adds c8a914db5c6 [LiveDebugValues] Fix comparison operator in VarLocBasedImpl adds 6a195491b60 [AMDGPU] Fix failing assert with scratch ST mode adds 7ab803095ae [clang][cli] Remove -f[no-]trapping-math from -cc1 command line adds bd30a796fc4 [mlir] use built-in vector types instead of LLVM dialect ty [...] adds e8287cb2b29 [Test] Add failing test for PR48725 adds c93b9559390 [WebAssembly] Remove more unnecessary brs in CFGStackify adds 9ec72cfc61a [llvm-readef/obj] - Change the design structure of ELF dump [...] adds 1e11402aa8e [llvm-readobj] - Add 'override' to fix build bots. adds cc91efdabee [llvm-readobj] - An attempt to fix BB. adds 4744478b99f [mlir][openmp][NFCI] Rename `continuationIP` to `continuati [...] adds 891b4873c12 [llvm-readobj] - One more attempt to fix BB. adds c1e08f0073e [clang][AST] Get rid of an alignment hack in DeclObjC.h [NFCI] adds f264f9ad7df [SlotIndexes] Fix and simplify basic block splitting adds 794e3d94d5a [AMDGPU][GlobalISel] Remove some duplicate RUN lines adds 60df7c08b1f [obj2yaml,yaml2obj] - Fix issues with creating/dumping grou [...] adds c15a57cc1a8 [obj2yaml] - Don't crash when an object has an empty symbol table. adds a06aa1037c1 Revert "[Test] Add failing test for PR48725" adds ace516fb33d Change the LLVM_ATTRIBUTE_DEPRECATED macro to use C++14 attribute. adds 09db958e37b [RISCV] Improve scalable-vector shift tests (NFC) adds a5212b5c91c [X86][SSE] combineSubToSubus - remove SSE2 early-out. adds c4944a6f53f [Fixed Point] Add codegen for conversion between fixed-poin [...] adds 7e44208115b [X86][SSE] combineSubToSubus - add v16i32 handling on pre-A [...] adds 2ed914cb7e9 [X86][SSE] getFauxShuffleMask - handle PACKSS(SRAI(),SRAI() [...] adds 80f07854886 [mlir][Linalg] NFC - Refactor fusion APIs adds a6759477129 [TableGen] Improve error message for semicolon after braced body. adds 0bd9a136911 [mlir][openacc] Use TableGen information for default enum adds 07605ea1f3c [X86] Improved lowering for saturating float to int. adds 24faa87075a [VE] Update VELIntrinsic tests adds 2f7ec77e3cd [mlir][spirv] NFC: place ops in the proper file for their c [...] adds dd07d60ec33 [SLP] Add test case showing a bug when dealing with padded types adds 3f7b4ce9606 [PowerPC] Add support for embedded devices with EFPU2 adds 4086072f8a9 Reland "[mlir][linalg] Support parsing attributes in named [...] adds 4fa01f72de6 [mlir][CAPI] Fix inline function declaration adds 9667d15e749 [mlir] Fix for LIT tests adds 1f1250151f2 [libc++] [C++2b] [P1048] Add is_scoped_enum and is_scoped_enum_v. adds 8349fa0fdd3 [mlir][spirv] NFC: split deserialization into multiple sour [...] adds 93b54b7c673 [PowerPC][NFCI] PassSubtarget to ASMWriter adds 67a339e9683 [MLIR] Disallow `sym_visibility`, `sym_name` and `type` att [...] adds 85aaa3e310c [X86] Regenerate sdiv_fix_sat.ll + udiv_fix_sat.ll tests adds dd955771240 Fix typo in diagnostic message adds a4931d4fe38 [AMDGPU] Regenerate umax crash test adds 3d9c51d111d [SVE][NFC] Regenerate a few CodeGen tests adds 348471575d9 Add -ansi option to CompileOnly group adds b117d17d264 [doc] Place sha256 in lld/README.md into backticks adds ef3800e8216 Return false from __has_declspec_attribute() if not explici [...] adds 5aefc8dc4d1 [llvm] [cmake] Remove obsolete /usr/local hack for *BSD adds bb9ebf6baf7 [Tests] Add tests for new InstCombine OR transformation, NFC adds 0529946b5ba [instCombine] Add (A ^ B) | ~(A | B) -> ~(A & B) adds 6f4d4607620 [Flang][openmp][openacc] Extend CheckNoBranching to handle [...] adds 03c8d6a0c4b [LegalizeDAG][RISCV][PowerPC][AMDGPU][WebAssembly] Improve [...] adds 4718ec01669 [clangd] Avoid recursion in TargetFinder::add() adds f748e922955 [NewPM] Run non-trivial loop unswitching under -O2/3/s/z adds a14040bd4d9 [RISCV] Use vmerge.vim for llvm.riscv.vfmerge with a 0.0 sc [...] adds 08d4a50467e [FunctionAttrs] Precommit tests for willreturn inference. adds eef4bdbb34d [libc++] Add a missing `<_Compare>` template argument. adds 79f99ba65d9 [libcxx] Port to OpenBSD adds 7ecad2e4ced [InstSimplify] Don't fold gep p, -p to null adds bdd1ad5e5c5 [OpenMP] Fixed include directories for OpenMP when building [...] adds 33e2494bea6 [libomptarget][amdgpu][nfc] Fix build on centos adds e5f51fdd650 [clang][aarch64] Precondition isHomogeneousAggregate on isC [...] adds 6cd44b204c6 [FunctionAttrs] Derive willreturn for fns with readonly` & [...] adds e53bbd99516 [IR] move nomerge attribute from function declaration/defin [...] adds 922a5b89411 [clang-tidy] Add test for Transformer-based checks with dia [...] adds d49974f9c98 [InstCombine] Regenerate test checks (NFC) adds 9f61fbd75ae [LV] Relax assumption that LCSSA implies single entry adds f706486eaf0 Fix for crash in __builtin_return_address in template context. adds fb063c933f0 [InstCombine] Duplicate tests for logical and/or (NFC) adds caafdf07bbc [LV] Weaken spuriously strong assert in LoopVersioning adds 46507a96fc1 [SLP] reduce code duplication while matching reductions; NFC adds 554be30a428 [SLP] reduce code duplication in processing reductions; NFC adds 92fb5c49e8a [SLP] rename variable to improve readability; NFC adds 9e7895a8682 [SLP] reduce code duplication while processing reductions; NFC adds 7583ae48a3c [RISCV] Add double test cases to vfmerge-rv32.ll. NFC adds e15f3ddcae6 [InstCombine] Add tests for logical and/or poison implicati [...] adds 71ed4b6ce57 [RISCV] Legalize select when Zbt extension available adds 23390e7a131 [InstCombine] Handle logical and/or in assume optimization adds 7fd18508134 [mlir] Update LLVM dialect type documentation adds 2a49b7c64a3 [Inliner] Change inline remark format and update ReplayInli [...] adds 68ff52ffead [OpenMP] Fixed the link error that cannot find static data member adds d1fa7afc7ae [AArch64] [Windows] Properly add :lo12: reloc specifiers wh [...] adds 02f1d28ed6b [libcxx] Avoid overflows in the windows __libcpp_steady_clo [...] adds 01f1273fe2f [OpenMP] Fixed a typo in openmp/CMakeLists.txt adds 3d397091591 AMDGPU: Remove wrapper only call limitation adds cf45731f0ea [Driver] Fix assertion failure when -fprofile-generate -fcs [...] adds 55f2eeebc96 [NFC] Disallow unused prefixes in MC/AMDGPU adds a7130d85e4b [ADT][NFC] Use empty base optimisation in BumpPtrAllocatorImpl adds 1730b0f66ad [RISCV] Remove '.mask' from vcompress intrinsic name. NFC adds 6166b91e837 [ELF][NFCI] small cleanup to OutputSections.h adds 175288a1afe Add sample-profile-suffix-elision-policy attribute with -fu [...] adds ddcb0aae8b0 [MIPatternMatch] Add matcher for G_PTR_ADD adds 8f5ec459375 [Sanitizer][Darwin] Fix test for macOS 11+ point releases adds 585612355cd [NFC] Disallow unused prefixes under MC/AMDGPU adds 0d88d7d82bc Delete unused function (was breaking the -Werror build) adds 314e29ed2b7 [AMDGPU] Add _e64 suffix to VOP3 Insts adds 04edcc02638 [libc] add isascii and toascii implementations adds 0c8466c0015 [libc][NFC] Use more specific comparison macros in LdExpTest.h. adds 76643c48cdd [LangRef] State that a nocapture pointer cannot be returned adds 25eb7b08ba7 [DAGCombiner] Fold BRCOND(FREEZE(COND)) to BRCOND(COND) adds 82655c15145 [MSan] Tweak CopyOrigin adds 25b3921f2fc [gn build] (manually) port 79f99ba65d96 adds c0f3ea8a08c [mlir][Python] Add checking process before create an Affine [...] adds 055644cc459 [X86][AMX] Prohibit pointer cast on load. adds 5c7dcd7aead [Coroutine] Update promise object's final layout index adds 6529d7c5a45 [PDB] Defer relocating .debug$S until commit time and paral [...] adds 6f0f0220380 [OpenMP] Update allocator trait key/value definitions adds acea470c167 [gn build] Reorganize libcxx/include/BUILD.gn a bit adds 0066a09579c [libc++] Give extern templates default visibility on gcc adds bba3a82b56c [OpenMP] Use persistent memory for omp_large_cap_mem adds 914e2f5a02f [NFC] Use generic name for scalable vector stack ID. adds e5553b9a6ab [dsymutil] Warn on timestmap mismatch between object file a [...] adds cd8a80de960 [Orc] Add a unit test for asynchronous definition generation. adds f454c9f102a [InlineSpiller] Re-tie operands if folding failed adds 8a47d875b07 [dsymutil] Copy eh_frame content into the dSYM companion file. adds 84e0b14a0a4 [libomptarget][nvptx] Include omp_data.cu in bitcode deviceRTL adds ad735badb69 [dsymutil] s/dwarfdump/llvm-dwarfdump/ in test adds 35e4998f0c9 [dsymutil] Fix spurious space in REQUIRES: line adds 790c75c1637 [AMDGPU] Add SI_EARLY_TERMINATE_SCC0 for early terminating shader adds 157efd84abf [Statepoint Lowering] Add an option to allow use gc values [...] adds fba9805ba34 [Verifier] Extend statepoint verifier to cover more constants adds 12fc9ca3a40 [llvm] Remove redundant string initialization (NFC) adds 2c2d489b78c [CodeGen] Remove unused function isRegLiveInExitBlocks (NFC) adds 8a20e2b3d3e [llvm] Use Optional::getValueOr (NFC) adds f1d5cbbdee5 [dsymutil] Add preliminary support for DWARF 5. adds 0b99385e151 [MSan] Partially revert some changes from D94552 adds 8f8c207b8f2 [Verifier] Add tied-ness verification to statepoint intsruction adds 3aeb30d1a68 [ARM] Additional tests for different interleaving patterns. NFC adds 141906fa149 [llvm-readelf/obj] - Add support of multiple SHT_SYMTAB_SHN [...] adds c29ca8551af [ARM] Update isVMOVNOriginalMask to handle single input shu [...] adds 6d3098e7ff9 [obj2yaml,yaml2obj] - Refine how we set/dump the sh_entsize field. adds cbea6737d51 [clang][driver] Restore the original help text for `-I` adds f638c2eb4ee [LTO] Replace anonymous namespace with static functions (NFC). adds 4cd48535eca [NFC][InstructionCost] Use InstructionCost in Transforms/Sc [...] adds 3122c66aee7 [AArch64][SVE] Remove chains of unnecessary SVE reinterpret [...] adds 0f59d099571 [X86][AVX] combineVectorSignBitsTruncation - limit AVX512 t [...] adds ad85e396706 [SVE] Add ISel pattern for addvl adds 1854594b80b Hwasan InitPrctl check for error using internal_iserror adds ceb9379a90f [ADT] Fix join_impl using the wrong size when calculating t [...] adds ada96fa6217 [LTO] Add test to ensure objc-arc-contract is executed. adds af1bb4bc823 Fix build errors after ceb9379a9 adds c6e341c8995 Revert "[dsymutil] Warn on timestmap mismatch between objec [...] adds 2170e0ee60d [SVE][CodeGen] CTLZ, CTTZ & CTPOP operations (predicates) adds f8cece18630 [ValueTracking] Fix one s/dyn_cast/dyn_cast_or_null/ adds 704831fe1f1 Revert "Hwasan InitPrctl check for error using internal_iserror" adds d307d892ade [Tests] Added test for memcpy loop idiom recognization adds 0a0ee7f5a5a [X86] canonicalizeShuffleMaskWithHorizOp - minor refactor t [...] adds ab577807165 [libc] Refresh benchmark progress bar when needed. adds 7c77b536efd [OpenCL] Improve OpenCL operator tests adds b7b1e8c37a9 [X86] Add tests for rv_marker lowering. adds 3bc7555ffac [mlir][linalg] Use attributes in named ops' indexing maps adds 90164ba957a [clangd] Split out a base class for delegating GlobalCompil [...] adds dda60035e9f [AArch64] Attempt to sink mul operands adds d55d592a921 GlobalISel: Do not set observer of MachineIRBuilder in Lega [...] adds 350c0552c66 [NFC][RISCV] Add double type in RISC-V V CodeGen test cases [...] adds 4e8e888905a [AArch64][GlobalISel] Add support for FCONSTANT of FP128 type adds 07b6aeb5685 [lld][WebAssembly] Fix for TLS + --relocatable adds f0abe2aeaca [Frontend] Add pragma align natural and sort out pragma pac [...] adds a957634942a [OpenMP] Add documentation for error messages and release notes adds 4fe17ada55a [OpenMP] Fix hierarchical barrier adds 66d5994bd38 [clangd] Explicitly avoid background-indexing the same file twice. adds 466acd69486 [clangd] Avoid reallocating buffers for each message read: adds e433ca28ec9 [SLP] add reduction test for FMF; NFC adds 17863614da1 [InstCombine] Fold select -> and/or using impliesPoison adds a4f38668823 [clangd] Remove "decision-forest-base" experimental flag. adds 0bbc6a6bb64 [clangd] Remove some old CodeCompletion options that are ne [...] adds 05b1a15f703 [IROutliner] Adapting to hoisted bitcasts in CodeExtractor adds 48d2068fb73 [dsymutil] Warn on timestmap mismatch between object file a [...] adds cbbfc825861 [X86][SSE] canonicalizeShuffleMaskWithHorizOp - simplify sh [...] adds efb6e45d2be [X86][AVX] Add test for another 'reverse HADD' pattern ment [...] adds 993c488ed2b [DAG] visitVECTOR_SHUFFLE - use all_of to check for all-und [...] adds 60fda8ebb6d [ARM] Add a pass that re-arranges blocks when there is a ba [...] adds 14f322f074b [gn build] Port 60fda8ebb6d adds a50bb84ec0c [flang] Fix classification of shape inquiries in specificat [...] adds a2e6506c47b [Hexagon] Improve legalizing of ISD::SETCC result adds 123674a8167 [SLP] simplify type check for reductions adds 166e5c335cb [flang] Do not create HostAssoc symbols in derived type scopes adds b3154d11bc6 [CSSPGO][llvm-profgen] Pseudo probe decoding and disassembling adds 414930b91bf [CSSPGO][llvm-profgen] Refactor to unify hashable interface [...] adds c681400b25a [CSSPGO][llvm-profgen] Virtual unwinding with pseudo probe adds 33a8466531e [NFC] fix missing SectionName declaration adds 3bd620d4504 [mlir] Correct 2 places that result in corrupted conversion [...] adds e7a371f9fd0 [LLD][COFF] Avoid std::vector resizes during type merging adds bb72adcaee7 [NFC] Use correct ssa.copy spelling when referring to the i [...] adds f4f158b2f89 [mlir][sparse] add vectorization strategies to sparse compiler adds 01c3135850d [LTO] Add test for freestanding LTO option. adds 18278ff1aac [flang] Fix accessibility of USEd name in .mod file adds 4cfccd51335 [libc][NFC] add macro for fuchsia to switch test backend to zxtest adds fb98a1be436 Fix the warnings on unused variables (NFC) adds f711cb9a8ad [FuncAttrs] Add additional willreturn tests (NFC) adds 6077d55381a [DSE] Add tests with stores of existing values. adds ea8034ec35a [libc][NFC] change isblank and iscntrl from implicit casting adds 74a42aedfe1 [test] Add Clang side tests for -fdebug-info-for-profiling adds 35debdfcaca [NFC] Fix build break by a initializer list converting error adds 82c4153e66f Revert "[AsmParser] make .ascii support spaces as separators" adds 39e6d242378 [NewPM] Only non-trivially loop unswitch at -O3 and for non [...] adds 7ec8f436598 [SPARC] Fix fp128 load/stores adds 854f0984f0b Fix llvm::Optional build breaks in MSVC using std::is_trivi [...] adds 86341247c4a [NFC] Rename ThinLTOPhase to ThinOrFullLTOPhase and move it [...] adds ddd03842c34 [SystemZ] Clear Available set in SystemZPostRASchedStrateg [...] adds c82deed6764 [libunwind] Unwind through aarch64/Linux sigreturn frame adds 3de92ca78cd [flang] Add tests for procedure arguments with implicit interfaces adds dfc1901d513 [RISCV] Custom lower ISD::VSCALE. adds cd4c55c9740 Fix grammar in diagnostic for wrong arity in a structured binding. adds 336ab2d51df [Support] On Windows, take the affinity mask into account adds ff40fb07ad6 [PowerPC] Try to fold sqrt/sdiv test results with the branch. adds eec856848cc Revert "[Support] On Windows, take the affinity mask into account" adds 9abac603090 ADT: Fix reference invalidation in SmallVector::push_back a [...] adds b196dc66072 [NFC] Remove unused entry in PassRegistry.def adds 56d1ffb927d Revert "ADT: Fix reference invalidation in SmallVector::pus [...] adds 5c1c39e8d80 [llvm] Use *Set::contains (NFC) adds 125ea20d55c [llvm] Use llvm::stable_sort (NFC) adds 4c1617dac8f [llvm] Use std::any_of (NFC) adds 49142991a68 Reapply "ADT: Fix reference invalidation in SmallVector::pu [...] adds 3043e5a5c33 ADT: Fix reference invalidation in N-element SmallVector::a [...] adds 752fafda3db [NFC] Fix -Wsometimes-uninitialized adds 260a856c2ab ADT: Fix reference invalidation in SmallVector::resize adds c224a834583 ADT: Reduce code duplication in SmallVector::resize by usin [...] adds 3f98b66f23f ADT: Reduce code duplication in SmallVector by reusing rese [...] adds 53b34601abf [Driver] -gsplit-dwarf: Produce .dwo regardless of -gN for [...] adds 6ed3083a965 ADT: Reduce code duplication in SmallVector by calling rese [...] adds ff5e8964255 Fix unused variable in CoroFrame.cpp when building Release [...] adds 885eae9d85d Add func call so we don't instruction-step into the builtin_trap adds 7ad54d19387 [lldb][wasm] Parse DWO section names adds 2bbf724feea Implement vAttachWait in lldb-server adds ed205f63b4a [mlir] Update doc to omit the usage of LLVMIntegerType adds 4b284b9ca80 [lldb] Fix TestPlatformProcessConnect.py adds 259936f4910 [NFC][AsmPrinter] Windows warning: Use explicit cast adds 2b1e25befef [AArch64] Adding ACLE intrinsics for the LS64 extension adds 4bb11b3eafb [LTO] Expose opt() in LTOBackend (NFC). adds 53e3b81faaf [lld][WebAssembly] Add support for handling table symbols adds d58512b2e31 [SLP] Don't vectorize stores of non-packed types (like i1, i2) adds 17f8c458de6 [clang] Use SourceLocations in unions [NFCI] adds af8d27a7a82 [DAG] visitVECTOR_SHUFFLE - pull out shuffle merging code i [...] adds 8f1d7f3753c [X86] Improve sum-of-reductions v4f32 test coverage adds a997a1d7fbe [lldb/test] Ensure launched processes are ready to be attached adds 7c30c05ff71 [DAG] visitVECTOR_SHUFFLE - MergeInnerShuffle - reset shuff [...] adds 2e25be0b613 [clangd] Add main file macros into the main-file index. adds 19297a41711 Change XCore code owner. adds 3bccd87a588 [clang][cli] NFC: Remove SSPBufferSize assignment adds fa2fe9608c1 [clang][cli] Port more CodeGenOptions to marshalling infras [...] adds 6abbba3fca9 Revert "Fix llvm::Optional build breaks in MSVC using std:: [...] adds 176f5e95e1a [clang-tidy] Use DenseSet<SourceLocation> in UpgradeDuratio [...] adds a1bbd1ef1db [flang][driver] Unify f18_version.h.in and Version.inc.in adds c23e34e606b [InferFunctionAttrs] Improve CHECK variable names (NFC). adds a1cba5b7a1f [SelectionDAG] Make use of KnownBits::commonBits. NFC. adds 517196e5691 [Analysis,CodeGen] Make use of KnownBits::makeConstant. NFC. adds 90b310f6caf [Support] Simplify KnownBits::icmp helpers. NFC. adds e8622d27c0e [Support] Add KnownBits::sextInReg exhaustive tests adds 332e220ef42 [docs] Update DebuggingJITedCode page after fix in LLDB adds 0b46f19a9ec [Support] Ensure KnownBits::sextInReg can handle the src == [...] adds 3e41ab18db2 [flang] Fix dangling pointer in LabelEnforce adds adb77a74569 [OpenCL] Improve online documentation. adds 6b9fa8a50d0 [mlir][linalg] Add docstring support for named op spec adds c0939fddf80 [Support] Simplify KnownBits::sextInReg implementation. adds a022be62538 [TableGen] Enhance !cast<string> to handle bit and bits types. adds dbaa6a1858a Revert "[AArch64] Attempt to sink mul operands" adds d0dbb0468c2 [Support] Remove redundant sign bit tests from KnownBits::g [...] adds 0a59647ee40 [SystemZ] misched-cutoff tests can only be tested on non-ND [...] adds 17fb21f875f [clangd] Remove another option that was effectively always [...] adds 7c9c2a2ea5e Revert "[RISCV] Legalize select when Zbt extension available" adds 0afdbb4d2de [flang][driver] Use __FLANG_VERISION__ in f18.cpp (nfc) adds e21bf875c0f [NFC] Disallow unused prefixes under MC/ARM adds 2f395b7092b [clangd] Make AST-based signals available to runWithPreamble. adds 8b09cf7956d [clangd] Trivial: Documentation fix in ASTSignals. adds b4e083b0ef7 [gn build] Port 2f395b7092bd adds 4864d9f7e91 [flang] Fix some module file issues exposed by Whizard adds 35c8a6cbf5f [NFC] Disallow unused prefixes under MC/AArch64 adds a03ffa98503 [NewPM] Fix placement of LoopFlatten adds b99782cf785 [X86][AVX] Adjust unsigned saturation downconvert negative test adds 5d165f0b893 [libomptarget][amdgpu] Fix kernel launch tracing to match p [...] adds 868da2ea939 [SelectionDAG] Remove an early-out from computeKnownBits fo [...] adds 85dfcaadc5f [LLDB] MinidumpParser: Prefer executable module even at hig [...] adds be40c12040a [HIP] Add signbit(long double) decl adds 6ebeba88f51 Support emptiness checks for unbounded FlatAffineConstraints. adds 763c1f99334 [OpenMP] Drop the static library libomptarget-nvptx adds 4fffbc150cc [clang][MSVC] Fix missing MSInheritanceAttr in template spe [...] adds 202d359753d [X86] Add the FSRM feature (Fast Short Rep Mov) to Zen3. adds 64e9e9aeee0 [OpenMP] Dropped unnecessary define when compiling deviceRT [...] adds a8520f6970f [GWP-ASan] Minor refactor of optional components. adds ca98baa0425 [openacc] Rename generated file from ACC.cpp.inc to ACC.inc [...] adds 9e53c94d8dd [NFC] Update test to not check for 'opaque' in the file name. adds 1d973b7ded1 [MLIR][TOSA] First lowerings from Tosa to Linalg adds d8113cda782 Add newline to terminate debug message (NFC) adds a3904cc77f1 [BasicAA] Handle recursive queries more efficiently adds 00a61b327dd [mlir][ODS] Add new RangedTypesMatchWith operation predicate adds 93592b726c7 [mlir][OpFormatGen] Format enum attribute cases as keywords [...] adds e3b9af92a48 [Driver] -gsplit-dwarf: Produce .dwo regardless of -gN for [...] adds 387d3c24792 [RISCV] Merge Utils library into MCTargetDesc adds c8fb6ee3415 [mlir][PatternRewriter] Add a new hook to selectively repla [...] adds 5cf2696317a [mlir] Remove TosaToLinalg dependency on all Passes adds a71877edfbb [clang] Do not crash when CXXRecordDecl has a non-CXXRecord [...] adds e2d7d3cb0ea [mlir][docs] Bring bufferization docs up to date. adds 0f588ac03e1 [PowerPC] Only use some extend mne if assembler is modern enough adds 0975604cc01 [gn build] (manually) port 387d3c24792f adds e7228062b2b [libc] Use #undef isascii in specific header adds f85b1531666 Add -fexceptions to test as it uses them and fails on platf [...] adds b894a9fb237 [RISCV] Optimize select_cc after fp compare expansion adds 4fcb25583c3 Re-land [Support] On Windows, take the affinity mask into account adds 5b42fd8dd4e [LTO] Test format fix (NFC) adds 8a53a7375a8 [RISCV][NFC] Regenerate Calling Convention Tests adds a55a0a3056b [mlir] Remove over specified memory effects adds 4183999e0fe [clangd] Reduce logspam for CDB scanning adds 722ae10907e [mlir][Linalg] Add canonicalization to remove no-op linalg [...] adds b21905dfe37 [SLP] remove unnecessary state in matching reductions adds 547b032ccc8 [OpenMP] Remove omptarget-nvptx from deps as it is no longe [...] adds 774c9c6ef3a [mlir][Linalg] Add canonicalization of linalg op -> dim op. adds 42444d0cf0c [mlir][Linalg] NFC: Verify tiling on linalg.generic operati [...] adds 6e7094c14b2 [libomptarget][nvptx][nfc] Move target_impl functions out o [...] adds d6acf3c2012 [flang] Fix use-associated procedure in generic adds 036bc798f2a [AArch64][GlobalISel] Assign FPR banks to loads which are u [...] adds 9dfeec85300 Reland "[AsmParser] make .ascii support spaces as separators" adds 214387c2c69 [libomptarget][nvptx] Reduce calls to cuda header adds 1fabe6e5191 [libTooling] Change `addInclude` to use expansion locs. adds 8f283cafddf [AArch64][GlobalISel] Add selection support for fpr bank so [...] adds 2423ec58376 [libc] Add memmove implementation. adds 9bcc0d1040d [CodeGen, Transforms] Use llvm::sort (NFC) adds 2efcbe24a75 [llvm] Use llvm::drop_begin (NFC) adds 7dc3575ef2d [llvm] Remove redundant return and continue statements (NFC) adds 39665d9aabb Add Semantic check for Flang OpenMP 4.5 - 2.7.1 Do Loop re [...] adds 5508516b066 [mlir][sparse] retry sparse-only for cyclic iteration graphs adds c495dfe0268 [clang][cli] NFC: Decrease the scope of ParseLangArgs parameters adds 1a49944b59d [clang][cli] NFC: Decrease the scope of ParseCodeGenArgs pa [...] adds b6575bfd0ee [clang][cli] Specify KeyPath prefixes via TableGen classes adds b54337070b1 [AArch64] Add Fujitsu A64FX scheduling model adds 38dfce706f7 [WebAssembly] Add support for table linking to wasm-ld adds 33be50daa9c Revert "Reapply "ADT: Fix reference invalidation in SmallVe [...] adds 168be420830 [Clang] Mutate long-double math builtins into f128 under IEEE-quad adds 1185d3f43d2 [llvm-readobj] - Fix the compilation with GCC < 7.0. adds 89e84dec187 [AArch64][GlobalISel] Fix fallbacks introduced for G_SITOFP [...] adds 78036360573 [libcxx testing] Fix UB in tests for std::lock_guard adds 104a9f99cca [Debuginfo][DW_OP_implicit_pointer] (1/7) Support for DW_OP [...] adds bfb8f45ef3f [llvm-nm] - Move MachO specific logic out from the dumpSymb [...] adds a10300a2b27 [libc] Allow customization of memcpy via flags. adds 021ea78a97e [llvm-nm] - Simplify the code in dumpSymbolNamesFromObject. NFC. adds 3676ef10538 [ARM][GISel] Treat calls as variadic even if only fixed arg [...] adds d9afe8588e4 [yaml2obj/obj2yaml] - Refine handling of SHT_GNU_verdef sections. adds 45ef053bd70 [llvm-readobj][test] - Remove excessive YAML fields from tests. adds 9cc221b99be [clangd] exclude symbols from document outline which do not [...] adds 4fd77668b2c [LLDB] Add per-thread register infos shared pointer in gdb-remote adds b9993fcbf53 DynamicRegisterInfo calculate offsets in separate function adds 141e45b99ca [RISCV] Optimize Branch Comparisons adds 2b8db40c921 [SVE] Restrict the usage of REINTERPRET_CAST. adds a5eb9df1e3b [Orc][NFC] Turn LLJIT member ObjTransformLayer into unique_ptr adds cf905274c6f [Orc] Allow LLJITBuilder's CreateObjectLinkingLayer to retu [...] adds 619eb147759 [NFC][RISCV] Remove useless code in RISCVRegisterInfo.td. adds bab121a1b66 [lldb][docs] Use sphinx instead of epydoc to generate LLDB' [...] adds 6edc3fe598a [Orc] Fix OrcV2Examples after D94690 adds 9d2053f61aa Revert "[lldb][docs] Use sphinx instead of epydoc to genera [...] adds aeaeb9e6bdc [clangd] Make ExpandAutoType not available on template params. adds c77c3d1d18c [clangd] Set correct CWD when using compile_flags.txt adds 4017c6fe7f1 [lldb][docs] Translate ASCII art to restructured text formatting adds 1dfd5c9ad8c [X86][AVX] combineHorizOpWithShuffle - support target shuff [...] adds e9f1ed2306b [WebAssembly] MC layer writes table symbols to object files adds 5e4480b6c0f [ARM] Don't run the block placement pass at O0 adds 0acc260b574 [mlir][linalg] Support generating builders for named op attributes adds 061d1520858 [SVE] Fix unused variable. adds d1862a16310 [OpenCL][Docs] Fixed malformed table in OpenCLSupport adds 791634b999e [clang][cli] Parse & generate options necessary for LangOpt [...] adds 5183a13d378 [X86] Add umin knownbits/demandedbits ult test for D94532 adds 17d0fb7f574 Set option default for enabling memory ssa for new pass man [...] adds 46aa3c6c331 [DAG] visitVECTOR_SHUFFLE - MergeInnerShuffle - improve shu [...] adds cf0173de69a [mlir] Add better support for f80 and f128 adds 5bf47e142b6 [libc] CopyAlignedBlocks can now specify alignment on top o [...] adds bf1aa5db5c7 [RISCV][NFC] Fix order of parameters in cmov ge/le tests adds 38326293304 [clang][cli] NFC: Add PIE parsing for precompiled input and IR adds a7dcd3aeb0f [clang][cli] NFC: Parse some LangOpts after the defaults are set adds 1744f4c6764 [clang][cli] NFC: Promote ParseLangArgs and ParseCodeGenArg [...] adds 1a497ae9b83 [ARM][Block placement] Check the predecessor exists before [...] adds be69e66b1cd [X86][SSE] Attempt to fold shuffle(binop(),binop()) -> bino [...] adds 1e1a011b09d [flang] Disallow INTENT attribute on procedure dummy arguments adds 4c5066b0789 [TargetLowering] Don't speculatively call ComputeNumSignBits. NFC adds b6e06a740c2 [flang][driver] Copy test file into a temp dir when testing (nfc) adds d5047d762f3 [clangd] Update CC Ranking model with better sampling. adds bc84f89c71a [OpenCL][Docs] Fixed cross-section reference in OpenCLSupport adds 6227069bdce [DebugInfo][CodeView] Change in line tables only mode to em [...] adds a0770f9e4e9 [ARM] Constant tripcount tail predication loop tests. NFC adds f5abf0bd485 [ARM] Tail predication with constant loop bounds adds cc90d41945f [MIPatternMatch] Add m_OneNonDBGUse adds d0cb0d30a43 [mlir] Add Complex dialect. adds 86e604c4d68 [RISCV] Add implementation of targetShrinkDemandedConstant [...] adds 84de4faf4ca GetMacosAlignedVersion() fails if sysctl is not setup adds 4f24d0dd538 Fix libc++ clang-cl build, swap attribute order adds a9e939760c6 [CodeGen] Removes unwanted optimisation for TargetConstantFP adds 1f21de535d3 [SLP] remove unused reduction functions; NFC adds a1be47b4771 [CodeView][DebugInfo] Add test case to show that linkage na [...] adds 64db296e5a8 Revert "[BasicAA] Handle recursive queries more efficiently" adds 61ec2280308 [NFC][SimplifyCFG] Add testcase showing that we fail to pre [...] adds b81f75fa791 [Utils] splitBlockBefore() always operates on DomTreeUpdate [...] adds c845c724c23 [Utils][SimplifyCFG] Port SplitBlock() to DomTreeUpdater adds 286cf6cb029 [SimplifyCFG] Port SplitBlockAndInsertIfThen() to DomTreeUpdater adds c6654a4cdab [SimplifyCFG][BasicBlockUtils] Port SplitBlockPredecessors( [...] adds a14c36fe27f [SimplifyCFG] switchToSelect(): don't forget to insert DomT [...] adds 6a42cbf6d21 [GWP-ASan] Add inbuilt options parser. adds 98c89ccfbd7 [MSVC] Don't add -nostdinc++ -isystem to runtimes builds adds 4a47da2cf44 [Sema] turns -Wfree-nonheap-object on by default adds ed0fd567ebd BreakCriticalEdges: do not split the critical edge from a C [...] adds d7bc3b7ce23 [mlir][Linalg] Add missing check to canonicalization of Gen [...] adds 10ac9b29a4c Skip 'g' packet tests when running on darwin; debugserver d [...] adds ceb3cdccd0f [SLP] remove dead code in reduction matching; NFC adds ceaf0110ff5 Revert "Revert "ADT: Fix reference invalidation in SmallVec [...] adds aa8a2d8a3da [AArch64][GlobalISel] Select immediate fcmp if the zero is [...] adds 76f5c5a7b05 [ADT][Support] Fix C4146 error from MSVC adds a1500105ee6 [SimplifyCFG] Optimize CFG when null is passed to a functio [...] adds e65b9b04cde Revert "[WebAssembly] MC layer writes table symbols to obje [...] adds 187d771d27e Revert "[WebAssembly] Add support for table linking to wasm-ld" adds d302398ff05 hwasan: Update register-dump-read.c test to reserve x23 ins [...] adds aa3d4d99395 [NFC] Disallow unused prefixes under MC/RISCV adds 1bd083b5d6d [flang] Create names to allow access to inaccessible specifics adds 3afbfb4145b [mlir][NFC] Move helper substWithMin into Affine utils adds 2a27a9819a1 [mlir][AsmPrinter] Properly escape strings when printing locations adds fd2083d73c2 [mlir] Fixing potential build break in my previous commit adds 999f5da6b30 [debugserver] Fix inverted if block that resulted in us usi [...] adds e8049dc3c8a [NewPM][Inliner] Move the 'always inliner' case in the same [...] adds 029c2257c21 [Inline] Fix a missing character in inline_stats.ll adds a396e2e088e [utils] Use llvm::sort (NFC) adds 4707b21298a [AMDGPU] Use llvm::is_contained (NFC) adds 8fd8ff1f67e [StringExtras] Rename SubsequentDelim to ListSeparator adds be68c9222b8 [NFC] Add -std=c11 to attr-availability.c adds a61e42efbb7 [NPM][Inliner] Temporarily remove inline_stats test case fo [...] adds 8456c3a7892 AArch64: fix regression introduced by fcmp immediate selection. adds 668827b6485 Introduce llvm.noalias.decl intrinsic adds b664bef2ad9 [InstCombine] Add a test file that contains safe select tra [...] adds e0a979ccadd [InstCombine] Add more tests to select-safe-transforms.ll (NFC) adds f0a0ec2d085 [InstCombine] Add more tests for select operand replacement (NFC) adds a7101450a42 [ASTMatchers] Add mapAnyOf matcher adds dbe056c2e37 [ASTMatchers] Make cxxOperatorCallExpr matchers API-compati [...] adds 4f155567317 [LegalizeDAG] Handle NeedInvert when expanding BR_CC adds e810e95e4bb [ASTMatchers] Add binaryOperation matcher adds b765eaf9a61 [ASTMatchers] Add support for CXXRewrittenBinaryOperator adds 25c1578a46f Fix llvm::Optional build breaks in MSVC using std::is_trivi [...] adds 9fc814ed596 [Tests] Added tests for new instcombine or simplification; NFC adds a4e2a5145a2 [InstSimplify] Add (~A & B) | ~(A | B) --> ~A adds 098dbf190a5 [RISCV] Correct alignment settings for vector registers. adds bdd4dda58b0 [InstSimplify] Update comments, remove redundant tests adds bca16e2fbb4 [LTO] Remove options to disable inlining, vectorization & G [...] adds ba0fc7e1f8d [StringExtras] Fix comment typos (NFC) adds 19aacdb715a [llvm] Construct SmallVector with iterator ranges (NFC) adds 2082b10d100 [llvm] Use *::empty (NFC) adds 416854d0f7c [InstSimplify] Precommit new testcases; NFC adds c1ab698dce8 [ARM] Remove LLC tests from transform/hardware loop tests. adds 372eb2bbb6f [ARM] Add low overhead loops terminators to AnalyzeBranch adds 63bedc80da3 [InstSimplify] Handle commutativity for 'and' and 'outer or [...] adds 48dbac5b6b0 [SLP] remove unnecessary use of 'OperationData' adds fcfcc3cc6b1 [SLP] fix typos; NFC adds 49b96cd9ef2 [SLP] remove opcode field from reduction data class adds ed939f853da [OpenMP] Added the support for hidden helper task in RTL adds d8fc27301d1 [mlir][sparse] improved sparse runtime support library adds bfd75bdf3fd [NFC] Removed extra text in comments adds 2a5b576e3ea [ARM] Test for aligned blocks. NFC adds 14547242153 [ARM] Align blocks that are not fallthough targets adds 32fc32317a3 [SimplifyCFG] markAliveBlocks(): catchswitch: preserve PostDomTree adds 5238e7b302f [InstCombine] Replace one-use select operand based on condition adds a048ce13e32 [X86] Default to -x86-pad-for-align=false to drop assembler [...] adds 633c5afccfb [RISCV] Remove unneeded StringRef to std::string conversion [...] adds 97f7e4e8c93 [RISC] Replace dyn_casts that are only checked by an assert [...] adds 2b6a92625fd [RISCV] Simplify mergeCondAndCode in RISCVCompressInstEmitt [...] adds 1327c730bb9 [RISCV] Few more minor cleanups to RISCVCompressInstEmitter. NFC adds 061f681c0df [RISCV] Remove an extra map lookup from RISCVCompressInstEm [...] adds 3cbd476c548 [VE] Support VE in libunwind adds 3809f4ebabd [ELF] Support R_PPC_ADDR24 (ba foo; bla foo) adds b1c2f1282a2 [BasicAA] Move assumption tracking into AAQI adds 0b84afa5fcb Reapply [BasicAA] Handle recursive queries more efficiently adds 9af03864df7 [clang-format] Revert e9e6e3b34a8e adds e7bc6c594b7 Reland [lldb][docs] Use sphinx instead of epydoc to generat [...] adds 00dc97f1670 [clang-format] PR48594 BraceWrapping: SplitEmptyRecord igno [...] adds 0f9908a7c9c [clangd] Use empty() instead of size()>0 adds 9abbc050974 [clangd] Use !empty() instead of size()>0 adds 4bfbfb9bcb7 [InstSimplify] Add tests for x*C1/C2<=x (NFC) adds a13c0f62c38 [InstSimplify] Fold x*C1/C2 <= x (PR48744) adds acdc7456892 [lldb][docs] Cleanup the Python doc strings for SB API classes adds 469ceaf5389 [Tests] Add test for PR45691 adds ed396212da4 [InstCombine] Transform abs pattern using multiplication to [...] adds 7e9e6ac526e [lldb][docs] Fix some RST formatting errors related to code [...] adds 352fcfc6978 [llvm] Use llvm::sort (NFC) adds a59126115e9 [IRBuilder] "Zero"-initialize SmallVector (NFC) adds 50be8e44715 [TableGen] Drop redundant const from return types (NFC) adds 9a7fb084877 NFC: Minor cleanup of function calls adds 1cc477f030b [SimplifyCFG] Add test for PR48778 (NFC) adds 4229b87ed36 [ValueTracking] Fix isSafeToSpeculativelyExecute for sdiv ( [...] adds a89242d874d [lldb] Skip TestPlatformProcessConnect on windows and darwin adds 95d146182fd Makefile.rules: Delete GCC 4.6 workaround adds f855751c128 Fix openmp CMake build on non-Linux AArch64 systems. adds 3bdf4507b66 [NFC] [TargetRegisterInfo] add one use check to lookThruCopyLike. adds b74ae43c44b Makefile.rules: Make HOST_OS/OS simply expanded variable to [...] adds a817f46d50c [JITLink][ELF] Skip DWARF sections in ELF objects. adds 2639c162b71 [InstCombine] more tests for D94861 (NFC) adds 2d9890775f5 [PowerPC] [NFC] Add AIX triple to some regression tests adds f776d8b12f0 [Legalizer] Promote result type in expanding FP_TO_XINT adds 7011086dc1c [test] Autogen a loop vectorizer test to make future change [...] adds 8356610f8d4 [test] pre commit a couple more tests for vectorizing multi [...] adds e5619065b8b [JITLink][ELF] New ELF skip-debug-sections test requires asserts. adds 26a396c4ef4 [PowerPC] support register pressure reduction in machine combiner. adds bcc1dee6001 [clang-format] Add StatementAttributeLikeMacros option adds cfec6cd50c3 [IR] Allow scalable vectors in structs to support intrinsic [...] adds 383b6501ffe [RISCV] Use tail agnostic policy for instructions with tied [...] adds f446fc5acf8 [lldb][docs] Resolve the remaining sphinx formatter warning [...] adds b9ce772b8fb [Object, llvm-readelf] - Move the API for retrieving symbol [...] adds b43075e34a5 [clang-format] Fix documentation of bcc1dee600 adds 6e75ee6b65c [lldb][docs] Use inline literals for code/paths instead of [...] adds 770d1e0a882 [X86][SSE] isHorizontalBinOp - reuse any existing horizontal ops. adds ac603c8d385 [RISCV] Add scalable vector truncate patterns adds 207f32948b2 [DAG] SimplifyDemandedBits - use KnownBits comparisons to r [...] adds aca240b4f69 [mlir] Fix cross-compilation (Linalg ODS gen) adds 3bd24574c7d Revert "[PowerPC] support register pressure reduction in ma [...] adds 83aa93e9954 [VectorUtils] Do not try to add indices matching tombstone/ [...] adds 9bf843bdc88 Revert "[OpenMP] Added the support for hidden helper task in RTL" adds 911961c9c13 [AMDGPU][MC][GFX10] Improved dpp8 errors handling adds 689aaba7acf [SystemZ][z/OS] Fix No such file or directory expression er [...] adds f7443905af1 [Statepoint] Handle `undef` operands in statepoint. adds 9399681a57c [Doc] Fix example in codegen doc. adds 36710c38c1b [NFC]Migrate VectorCombine.cpp to use InstructionCost adds e6d758de82b [InferAttrs] Mark some library functions as willreturn. adds ead71a23edd [PowerPC][AIX]Do not emit xxspltd mnemonic on AIX. adds 2040c1110b6 [CSInfo][MIPS] Update CSInfo in delay slot filler adds d1c4e859ce4 [SLP] reduce opcode API dependency in reduction cost calc; NFC adds 3dbbadb8ef5 [SLP] rename reduction query for min/max ops; NFC adds 55c557a5d25 [AMDGPU][MC] Refactored parsing of dpp ctrl adds 34a2c138c89 [LoopRotate] Precommit test for prepare-for-lto handling. adds 30b8f55378c Fix for sanitizer issue in 55c557a adds ce06475da94 [X86][AVX] IsElementEquivalent - add matchShuffleWithUNPCK [...] adds 63393828078 [WebAssembly] Add support for table linking to wasm-ld adds d806618636f [WebAssembly] MC layer writes table symbols to object files adds f5fcbe4e3c6 [AArch64] Further restricts when a dup(*ext) can be rearranged adds 16bf02c3a19 Reland "[AArch64] Attempt to sink mul operands"" adds 9f32f1d6fbf [MLIR] Support checking if two FlatAffineConstraints are equal adds 69295815ed9 [ARM] Update test target triple. NFC adds 275716d6db7 [clangd] Derive new signals in CC from ASTSignals. adds 1d04dc52dd2 [Coroutine] Do not CoroElide if there are musttail calls adds e7dc083a410 [ARM] Don't handle low overhead branches in AnalyzeBranch adds fa9851ebfee [MLIR] NFC: simplify PresburgerSet::isEqual adds a5a6164f6de [AArch64] Add test to check the attributes for some intrinsics. adds ca7e27054c2 [SLP] add more FMF tests for fmax/fmin reductions; NFC adds b42ff9fb038 [RISCV][NFC] Increase test coverage of Zbt extension adds 50ae6a3ac9b [AArch64] Make target intrinsics DefaultAttrIntrinsics. adds 2f92386e721 [LLD][ELF][AArch64] Set _GLOBAL_OFFSET_TABLE_ at the start of .got adds 291ac7e622d [AArch64] Revert back to Intrinsic<> for TME instructions. adds a58aceffad6 [lldb][docs] Use 'any' as the default role in LLDB's sphinx [...] adds 28ea50f524b [llvm] Populate std::vector at construction time (NFC) adds dc300beba7a [STLExtras] Add a default value to drop_begin adds 23b0ab2acb4 [llvm] Use the default value of drop_begin (NFC) adds 196cc96f9a6 [clang] Allow LifetimeExtendedTemporary to have no access s [...] adds 2c51bef76cb [RISCV] Add a test of vector sadd.overflow to demonstrate i [...] adds 5d431c3d32c Revert "[RISCV] Add a test of vector sadd.overflow to demon [...] adds 79e798aca38 Recommit "[RISCV] Add a test of vector sadd.overflow to dem [...] adds 01a13f127a8 [libc++] Rename check-cxx-deps to cxx-test-depends for consistency adds 417f6137432 [NFC] Update some mlir python documentation. adds 2776be43f0c [libc++] improve feature test macro script adds d9b6e4d583c NFC: Document current MLIR Python ODS conventions. adds aa3a59e0c69 [OpenMP][NFC] Fix test adds 22b68440e16 [PredicateInfo] Add more and/or tests (NFC) adds 1c314591536 [RISCV] Remove empty Sched instantiations from the end of I [...] adds 5b77ac32b11 [SLP] match maxnum/minnum intrinsics as FP reduction ops adds 2cb4a96a99e [libc++] NFCI: Refactor allocator_traits adds d27bb5c375c [x86] add cast to avoid compile-time warning; NFC adds fe301f47497 [LoopInfo] Fix a typo in compareLoops adds 395c737d9fc [SimplifyCFG] Update SimplifyBranchOnICmpChain to recognize [...] adds 9d81073acb4 [OpenMP][Docs] Fix typos in FAQ (NFC) adds 14573d44ae0 Regenerate the feature test macro unit-tests. NFCI. adds 0441df94ad8 [InstCombine,InstSimplify] Optimize select followed by and/or/xor adds 2d89ebd5d17 Address unused variable warning adds a9b3303a884 Revert "[NFC] [TargetRegisterInfo] add one use check to loo [...] adds c535a7fdadb [X86] Fix tile spill merge issue. adds bc713f6a004 PR48763: Better handling for classes that inherit a default [...] adds 61f69153e8d [PowerPC] Sign extend comparison operand for signed atomic [...] adds e147eccafa1 [X86][AMX] Clear AMX lit test case. adds e3065ce2384 DR2064: decltype(E) is only a dependent type if E is type-d [...] adds fbb83f18b54 PR24076, PR33655, C++ CWG 1558: Consider the instantiation- [...] adds 5a391d38ac6 Following up on PR48517, fix handling of template arguments [...] adds 4b574008aef [c++20] P1907R1: Support for generalized non-type template [...] adds 24672ddea3c [ORC] Move OrcError.h to include/llvm/ExecutionEngine/Orc/Shared. adds bfbbb62b22f [libc][NFC] Use ASSERT_EQ instead of EXPECT_EQ in fenv/exce [...] adds 7dadcd02d6c Fix a few GCC compiler warnings (NFC) adds ffb254978cf [libc][NFC][Obvious] Add a missing dep. adds 9a0900dc4c6 [NFC][AIX][XCOFF] Fix compile warning on strncpy adds 9cf511aa08a [RISCV] Add intrinsics for vector AMO operations adds a11f8b1ad66 [libc++] [P0935] [C++20] Eradicating unnecessarily explicit [...] adds d4bb3ef5327 [libc][NFC] Remove dead code adds e517dff50a4 [libc][NFC] remove dependency on non standard ssize_t adds b86e7ae66cb [clang][driver][NFC][obvious] Remove obsolete unistd.h include adds 418df4a6ab3 [WebAssembly] call_indirect issues table number relocs adds 831a143e50c [WebAssembly] Change prefix on data segment flags to WASM_D [...] adds 39a2a233f88 [clang][cli] Parse Lang and CodeGen options separately adds 7e1d2224b42 [X86][AMX] Fix the typo. adds c3ce2627949 [NFC] Make remaining cost functions in LoopVectorize.cpp us [...] adds 170199f5626 [llvm][nvptx] add atomicity to counter in ISelLowering adds 95b63c7b139 [ORC] Move LookupRequest from OrcShared to Orc. adds fb5b12e42ef [lit] Harmonize lit and llvm versionning adds a003f26539c [llvm] Prevent infinite loop in InstCombine of select statements adds c81ea9429f8 [RISCV] Add scalable-vector integer extension patterns adds 9a7672ac498 [lldb] Fix crash in "help memory read" adds 244ad228f34 [ARM][MachineOutliner] Add stack fixup feature adds 079e6646617 [lldb] Re-enable TestPlatformProcessConnect on macos adds e448ad787e1 [LLDB] Add support to resize SVE registers at run-time adds 4d3081331ad [LLDB] Test SVE dynamic resize with multiple threads adds 83daa49758a [LoopRotate] Add PrepareForLTO stage, avoid rotating with i [...] adds 49dce85584e [AMDGPU] Simplify AMDGPUInstPrinter::printExpSrcN. NFC. adds 58bdfcfac04 Revert 5238e7b302 "[InstCombine] Replace one-use select ope [...] new 5626adcd6bb [X86][SSE] combineVectorSignBitsTruncation - fold trunc(srl [...] new 11f4c58c153 [mlir] Add `complex.abs`, `complex.div` and `complex.mul` t [...] new 87dfd5e012e [flang][driver] Add support for `-I` in the new driver new b7e516202eb [DebugInfo][dexter] Add dexter tests for merged values new 172f1f8952c [AArch64][SVE]Add cost model for vector reduce for scalable vector new 2c4f6be86c1 [SystemZ][z/OS] Fix No such file or directory expression error new 9a60ad216d2 [mlir] Clarify docs around LLVM dialect-compatible types new a6f9077b16d [clang] Check for nullptr when instantiating late attrs new 443d6957ca7 [flang][driver] Add support for fixed form detection new d77a5720877 [DebugInfo][dexter] Tweak dexter test for merged values new a60bc55c693 [OpenMP] libomp: cleanup parsing of OMP_ALLOCATOR env variable. new 197d9a55f10 [flang][driver] Add standard macro predefinitions for compi [...] new 1d37db6ef53 [llvm/Orc] Fix ExecutionEngine module build breakage new ec877106a38 [ThinLTO] Also prune Thin-* files from the ThinLTO cache new 93a873dfc9e [mlir][Affine] Revisit and simplify composeAffineMapAndOperands. new 6259fbd8b69 AArch64: add apple-a14 as a CPU new 3a56a96664d [mlir][spirv] Define spv.GLSL.Fma and add lowerings new 626681b09a3 [lldb] Fix two documentation typos new 2988f940d86 [X86] Regenerate fmin/fmax reduction tests new c42f5ca3d84 [Flang][OpenMP] Add semantic checks for OpenMP Workshare Construct new 3747b69b531 [LoopRotate] Calls not lowered to calls should not block rotation. new 077a84f9114 [libc++] Sync TEST_HAS_TIMESPEC_GET and _LIBCPP_HAS_TIMESPE [...] new 54e38440e74 [ARM] Expand add.sat/sub.sat cost checks. NFC new 1a9b6e4a327 [WebAssembly][lld] Fix call-indirect.s test to validate new 8bf7116d50b [clangd] Index local classes, virtual and overriding methods. new 480643a95cd [CMake] Remove dead code setting policies to NEW new 909d6c86eae [PowerPC] Fix the check for the instruction using FRSP/XSRS [...] new 6bd0a4451cc [flang][directive] Get rid of flangClassValue in TableGen new f373b30923d [ARM] Add MVE add.sat costs new 15fd6bae0e4 [RISCV] Extend RVV VType info with the type's AVL (NFC) new 2d911f7c72f [OpenMP] Fix atomic entries for captured logical operation new de2f9423995 [AMDGPU] Simplify test case for D94010 new 27820496a71 [MLIR][SPIRV] Add `SignedOp` trait. new 0808c7009a0 [AMDGPU] Fix test case for D94010 new 051ec9f5f43 [ValueTracking] Strengthen impliesPoison reasoning new cbdde495ba2 [clang-format] Apply Allman style to lambdas new 71b6b010e6b [mlir][python] Factor out standalone OpView._ods_build_defa [...] new cea3abc26f7 [flang][driver] Move isFixedFormSuffix and isFreeFormSuffix [...] new 3cae8b33297 [lldb][docs] Add a doc page for enums and constants new 6a563eef132 [ARM] Expand vXi1 VSELECT's new 2f809950903 [lldb][docs] Update .htaccess to redirect from old SB API d [...] new 842314b5f07 [Polly] Update isl to isl-0.23-61-g24e8cd12. new 88e7c3498c3 [SystemZ][z/OS] Fix Permission denied pattern matching new 9c6a00fe99c [RISCV] Add ISel patterns for scalable mask exts & truncs new cfc60730179 [GlobalISel] Combine (a[0]) | (a[1] << k1) | ...| (a[m] << [...] new cbf52463599 Fix buildbot after cfc60730179042a93cb9cb338982e71d20707a24 new 18cb7441b69 [AMDGPU] Simpler names for arch-specific ttmp registers. NFC. new 17846ed5af4 [clangd] Use ASTSignals in Heuristics CC Ranking. new 57443bfb4ab [Hexagon] Fix segment start to adjust for gaps between segments new 987760b463c [www] Fix background color in table cell. new 121cac01e8f [noalias.decl] Look through llvm.experimental.noalias.scope.decl new 6f69f2ed61a Consider ASan messages interesting for creduce new e678656625a Add bounds checking assertions to APValue, NFC new 68dba7eae1d [libc++] Unbreak the debug mode new 933518fff82 [libc++] Make LIBCXX_ENABLE_FILESYSTEM fully consistent new 82e537a9d28 [Clang][OpenMP] Fixed an issue that clang crashed when comp [...] new ce8b3937dda [RISCV] Add DAG combine to turn (setcc X, 1, setne) -> (set [...] new a2317869098 [wasm][LLD] Rename --lto-new-pass-manager to --no-lto-legac [...] new bedbb58203c [InstCombine] Add additional tests for select operand repla [...] new 21443381c00 Reapply [InstCombine] Replace one-use select operand based [...] new 7113de301a8 [ScalarizeMaskedMemIntrin] Add missing dependency new 6ac9cb2a7c6 [libc++][P1679] add string contains new a4b42c621b9 [llvm] Protect signpost map with a mutex new d39adeaf440 [ELF] Improve R_PPC64_ADDR* relocation tests new e12e0d66c03 [ELF] Error for out-of-range R_PPC64_ADDR16_HA, R_PPC64_ADD [...] new 5fcb412ed08 [ELF] Support R_PPC64_ADDR16_HIGH new 24e8e21f19f [flang] Refine WhyNotModifiable() new 5b7aef6eb4b Revert "[PDB] Defer relocating .debug$S until commit time a [...] new d8ffaa9f723 [NFC] cleanup noalias2.ll test new e463bd53c03 Revert "[SLP]Merge reorder and reuse shuffles." new 27afc091e2c [NFC] Disallow unused prefixes under Other new cabe1b11243 [polly][NewPM][test] Fix polly tests under -enable-new-pm new b272698de79 [OPENMP]Do not use OMP_MAP_TARGET_PARAM for data movement d [...] new 7bd3702b640 [libc] Extend the current fenv functions to aarch64. new 5a684b70dc7 Ensure we don't strip the ConstantExpr carrying a non-type [...] new da986511fb9 Revert "DR2064: decltype(E) is only a dependent type if E i [...] new b99147b4fa7 [lld][WebAssembly] Don't defined indirect function table in [...] new 894d88a759c [mlir][python] Add facility for extending generated python ODS. new ce24bb0edda [ASTMatchers] NFC Rearrange declarations to allow more arg [...] new be7352c00d5 [mlir][splitting std] move 2 more ops to `tensor` new 34714553844 [lldb/test] Skip TestProcessAttach: test_attach_to_process_ [...] new ecf696641e6 [ASTMatchers] Allow use of mapAnyOf in more contexts new e75a4b6ea9e [RISCV] Remove NotHasStdExtZbb predicate from zext.h/sext.b [...] new 18e093faf72 [msabi] Mangle a template argument referring to array-to-po [...] new 8d112a8eda9 Remove TypedMatcherOps from VariantValue new 22eb1cf89f3 Remove unused functions. new 0cd0eb6e0a8 Add API to retrieve a clade kind from ASTNodeKind new 96ef4f307df Revert "[WebAssembly] call_indirect issues table number relocs" new 1bf2b1665b4 Implement constant folding for DivFOp new 21b1ad0340a [SampleFDO] Add the support to split the function profiles [...] new 3729ee89394 Fix Wmissing-field-initializers warnings. new 68a1f09107a [xray] Honor xray-never function-instrument attribute new be59bac184e [gn build] (manually) port 933518fff82c new 7f36df0fb19 [gn build] fix libcxx gn file with libcxx_abi_namespace set new b62c7e04742 [mlir][python] Swap shape and element_type order for MemRefType. new 233106269db [llvm-link] Improve link time for bitcode archives [NFC] new daeea961a6d [llvm-profgen][NFC] Fix the incorrect computation of callsi [...] new 4479c0c2c0b Allow nonnull/align attribute to accept poison new 4dae2247fd6 [RISCV] refactor VPatBinary (NFC) new 2e74a277566 [SimplifyCFG] Reapply update_test_checks.py (NFC) new 88572024892 [llvm] Use llvm::find (NFC) new 978c754076e [llvm] Use llvm::any_of (NFC) new b023cdeacce [llvm] Use llvm::all_of (NFC) new b5c542d64b9 [mlir][sparse] add narrower choices for pointers/indices new 8031785f4a7 [ELF][test] Improve --wrap tests new f96ff3c0f8e [ELF] --wrap: Produce a dynamic symbol for undefined __wrap_ new 8ca4b174d70 [RISCV] Implement vlseg intrinsics. new e22295385c7 [X86] Add segment and address-size override prefixes new 7fce3b240b6 [lldb][docs] Remove -webkit-hyphens in table cells so that [...] new 3c69ff4b03a [lldb][docs] Filter out 'thisown' attribute and inheritance [...] new 255a507716b [NFC][InstructionCost] Use InstructionCost in lib/Transform [...] new b3c260d8fa0 [lldb][docs] Expand CSS fix for LLDB doc tables new 2aeaaf841b5 [GlobalISel] Add missing operand update when copy is required new 4ab704d6282 [AMDGPU][MC] Add tfe disassembler support MIMG opcodes new e20d46628a3 [clang][cli] Port more options to new parsing system new fc6677f0bba [Test Commit] This is a test commit for https://reviews.llv [...] new 536a1b0ea21 [clangd] Allow CDBs to have background work to block on. new de4ba7073bd [clangd] Move DirBasedCDB broadcasting onto its own thread. new e6be5c7cd6d [clangd] Remove the recovery-ast options. new 2ab5fd2c856 [clangd] Retire some flags for uncontroversial, stable features. new a6a72dfdf2e [AMDGPU][GlobalISel] Avoid selecting S_PACK with constants new c1bc7981bab [Coroutine] Remain alignment information when merging frame [...] new 29aaae28140 [PostRASched] Regenerate Whole Test with update_llc_test_checks.py new cf50f4f7645 [mlir] Link mlir_runner_utils statically into cuda/rocm-run [...] new 43f34f58349 Added check if there are regions that do not implement the [...] new eff6e75c3f7 [LLD][ELF] Correct test temporary file paths new eee2e8813f8 [LV] Add test cases with multiple exits which require versioning. new f07403eb1a5 [llvm-symbolizer][doc] Reorder --relativenames in options list new a1d4649a5b1 [clangd] Fix division by zero when computing scores new f344c028dea [AArch64] Add missing "pauth" feature to the .arch_extensio [...] new cab20f61057 [AArch64] Add missing "flagm" feature to the .arch_extensio [...] new cba1ca90258 Fix cuda-runner tests. new 42830f8bdc8 [clangd] Extend find-refs to include overrides. new 985b9b7e421 [PM] Avoid duplicates in the Used/Preserved/Required sets new 5d718374a68 [SCEV] Add a test with wrong exit counts. (NFC) new 21bfd068b32 [AArch64] Add support for the GNU ILP32 ABI new c056f824340 [TableGen] Improve algorithm for inheriting class template [...] new 19d02842ee5 [X86][AVX] Fold extract_subvector(VSRLI/VSHLI(x,32)) -> VSR [...] new 4f5f29d4097 Revert "[TableGen] Improve algorithm for inheriting class t [...] new 8ba442bc213 Revert "Following up on PR48517, fix handling of template a [...] new cad4275d697 [DAGCombiner] Enable SimplifyDemandedBits vector support fo [...] new 8000c778532 Make it possible to store a ASTNodeKind in VariantValue new 537d90db827 [libc++] Split re.alg tests into locale-dependent and indep [...] new e069662deb1 [libomptarget][devicertl] Wrap source in declare target pragmas new e377c8eeb4a Implement dynamic mapAnyOf in terms of ASTNodeKinds new 40cd262c433 Loop peeling: check that latch is conditional branch new 6c1bc0d24ce [docs] Fix overly specific link to uploading patches on Pha [...] new 8590d245434 [SLP] move reduction createOp functions; NFC new 1c54112a576 [SLP] refactor more reduction functions; NFC new c09be0d2a0f [SLP] reduce reduction code for checking vectorizable ops; NFC new c540ce9900f [AMDGPU] pin lit test divergent-unswitch.ll to the old pass [...] new fd70f70d1e0 [OpenMP][NVPTX] Replaced CUDA builtin vars with LLVM intrinsics new 7dd198852b4 [mlir][Affine] Add support for multi-store producer fusion new b11b6ab3e09 [RISCV] Add way to mark CompressPats that should only be us [...] new cad16e4a926 Avoid unused variable warning in opt mode new 4c1eaf26ae7 [mlir] fix the rocm runtime wrapper to account for cuda / r [...] new 7169d3a315f [lldb/Commands] Refactor ProcessLaunchCommandOptions to use [...] new 719b563ecf6 [PowerPC][Power10] Exploit splat instruction xxsplti32dx in [...] new cc4244d55f9 [MLIR][Standard] Add log1p operation to std new 36e62b1ff7e [AArch64] Fix -Wunused-but-set-variable in GCC -DLLVM_ENABL [...] new b8b5e87e6b8 [X86][AVX] Handle vperm2x128 shuffling of a subvector splat. new 9d792fef577 [RISCV] Remove unnecessary APInt copy. NFC new 16d6e852718 [BuildLibcalls] Mark some libcalls with inaccessiblememonly [...] new 69e0bc77a5d [COFF] Use range for on relocations, NFC new b270fd59f0a Revert "[clang] Change builtin object size when subobject i [...] new a51226057fc Revert "[DAGCombiner] Enable SimplifyDemandedBits vector su [...] new e8aec763a57 [NPM][Inliner] Factor ImportedFunctionStats in the InlineAdvisor new ff3b51b0549 [flang] Fix ASSOCIATE statement name resolution new d97f776be5f Revert "[NPM][Inliner] Factor ImportedFunctionStats in the [...] new b3e73dc5af6 [lld-macho][easy] Create group for LLD-specific CLI flags new 697f4e429b9 [lld-macho] Run ObjCContractPass during LTO new 560d7e04113 [NFC][AMDGPU] Split AMDGPUSubtarget.h to R600 and GCN subtargets new f5d8eb085af [mlir][Linalg] NFC - getAssumedNonShapedOperands now return [...] new 11802eced5d [WebAssembly] Prototype new f64x2 conversions new 8776e3f289c [EXTINT][OMP] Fix _ExtInt type checking in device code new b564b12bc66 [flang][driver] Refactor one unit-test case to use fixtures (nfc) new ca4ed1e7aee [PredicateInfo] Generalize processing of conditions new ea616f9026d [libomptarget][devicertl][nfc] Remove some cuda intrinsics, [...] new 9e708ac6b99 [COFF] Fix relocation offsets in pdb-file-statics test input new 599fdfc5db8 Revert "[lldb] Re-enable TestPlatformProcessConnect on macos" new fbc1dcb9465 [libomptarget][devicertl][nfc] Simplify target_atomic abstraction new c075572646a [mlir][Linalg] NFC - Expose getSmallestBoundingIndex as an [...] new 1a9bd5b8132 Reland "[PDB] Defer relocating .debug$S until commit time a [...] new e406de77c6f [PredicateInfo][SCCP][NewGVN] Add tests for logical and/or (NFC) new 8fc9b6c2c56 [lldb/Commands] Align process launch --plugin with process [...] new 1c6d1e57c15 [PredicateInfo] Handle logical and/or new 866cb260390 [mlir] Fix SubTensorInsertOp semantics new b1e1bbae0e3 [mlir] Add ComplexDialect to SCF->GPU pass. new 8dd58a509cc [mlir][Linalg] NFC - Fully compose map and operands when cr [...] new 0996b590aaa [flang] Infrastructure improvements in utility routines new a3d7cee7f9b [CodeView] Emit function types in -gline-tables-only. new 33a5d212c61 [OpenMP][NVPTX] Added forward declaration to pave the way f [...] new bebbe64075a [flang] Fix creation of deferred shape arrays by POINTER statement new 95ce32c7878 [NFC] Move ImportedFunctionsInliningStatistics to Analysis new 36b05d2e9f5 [gn build] Port 95ce32c7878d new a2223b09b10 [mlir:async] Fix data races in AsyncRuntime new ccec2cf1d9d Reland "[NPM][Inliner] Factor ImportedFunctionStats in the [...] new 7b5d7c7b0a2 [hip] Fix `<complex>` compilation on Windows with VS2019. new 079967cdf9e [NFC][AMDGPU] Document target ID syntax for code object V2 to V3 new 555a395f2cc [mlir] NFC - Fix unused variable in non-debug mode new 6afdf13ae4c Makefile.rules: Avoid redundant .d generation (make restart [...] new 045d84f4e6d D94954: Fixes Snapdragon Kryo CPU core detection new 5959c28f248 [mlir][sparse] add asserts on reading in tensor data new 735a07f0478 Revert "[mlir][Affine] Add support for multi-store producer [...] new 0f8386c4f6a [RISCV] Add addu.w and slliu.w test that uses getelementptr [...] new e996f1d4194 [RISCV] Add another isel pattern for slliu.w. new bb3f169b59e [BuildLibcalls, Attrs] Support more variants of C++'s new, [...] new 1df0dbfcb5c [libc][NFC] add "LlvmLibc" as a prefix to all test names new 689de5841c1 [libc][NFC][obvious] fix the names of MPFR tests new 87a89549c4b [NFC] Minor cleanup for ValueHandle code. new 6ccf2d62b48 [mlir] Add an interface for Cast-Like operations new c78219f644c [mlir] Add a new builtin `unrealized_conversion_cast` operation new 8a7ff7301a6 [mlir] Make MLIRContext::getOrLoadDialect(StringRef, TypeID [...] new 825c2b4a41c [mlir][OpFormatGen] Fix incorrect kind used for RegionsDirective new 96296d9220e [DAGCombiner] Precommit test case for D95086 new 3809e5dac96 [Clang][OpenMP] Use `clang_cc1` test for `declare_target_de [...] new 34e8fcf63f8 [lld-macho] Add dependency on ObjCARC to fix shared build new bff389120fa Fix a bug with setting breakpoints on C++11 inline initiali [...] new f86db34defc [MSan] Move origins for overlapped memory transfer new 98feb08e449 Use CXX_SOURCES and point to the right source file. new f354b87df23 [dsymutil] Compare object modification times using second p [...] new 6cab3f88ee4 [RISCV] Use update_llc_test_checks.py to regenerate check l [...] new baf6c2987e5 [lldb] Upstream eCore_arm_arm64e enum value in ArchSpec new 47228f78546 [RISCV] Implement vsseg intrinsics. new e5e329023bb [RISCV] Implement vlsseg intrinsics. new a8b96eadfd9 [RISCV] Implement vssseg intrinsics. new d6bb96e6777 [X86] Add experimental option to separately tune alignment [...] new 8f5da41c4d1 [llvm] Construct SmallVector with iterator ranges (NFC) new e53472de688 [Transforms] Use llvm::append_range (NFC) new 6de4865545d [llvm] Use hasSingleElement (NFC) new dd8ae42674b [IndirectFunctions] Skip propagating attributes to address [...] new 51f4958057d [yaml2obj/obj2yaml] - Improve dumping/creating of ELF versi [...] new 20013d02f33 [X86][AMX] Fix tile config register spill issue. new dd5c9828047 [llvm-nm][ELF] - Make -D display symbol versions. new 71635ea5ffd MCDwarf: Delete uneeded parameter new fc58bfd02f8 [mlir] Remove complex ops from Standard dialect. new bee486851c1 [LoopUnswitch] Implement first version of partial unswitching. new facea4a2d4f [clangd] Fix a missing override keyword, NFC. new 64132f541ed Revert "[X86][AMX] Fix tile config register spill issue." new 86021d98d3f [X86] Avoid a std::string copy by replacing auto with const [...] new bc9ab9a5cd6 [DAG] CombineToPreIndexedLoadStore - use const APInt& for g [...] new ff41ae8b367 MC: AArch64: Add support for gotpage_lo15 new 99b7b41edf4 [lldb][import-std-module] Do some basic file checks before [...] new 060b51e0524 [lldb] Make TestBSDArchives a no-debug-info-test new ed2853d2c82 Reland [lldb] Fix TestThreadStepOut.py after "Flush local v [...] new 935bacd3a72 [DAG] SimplifyDemandedBits - correctly adjust truncated shi [...] new 0ca81b90d19 [X86][SSE] Add uitofp(trunc(and(lshr(x,c)))) vector test new 294e2544c99 Add log1p lowering from standard to NVVM intrinsics new 69bc0990a91 [DAGCombiner] Enable SimplifyDemandedBits vector support fo [...] new 4ef38f9c125 Add log1p lowering from standard to ROCDL intrinsics new 2b4716d6dff [MC] Use std::make_tuple to make some toolchains happy again new 070af1b7887 [InstCombine] avoid crashing on attribute propagation new 726de41e2bf [clang][AST] Add get functions for CXXFoldExpr paren locations. new 37510f69b4c [lldb][NFC] Fix build with GCC<6 new 20566a2ed82 AMDGPU: Add occupancy to serialized MachineFunctionInfo new e4eaf9d8206 [OpenMP] Add support for mapping names in mapper API new 0eeb15741bd [flang][driver] Make the driver report diagnostics from the [...] new dfac521da1b [ARM] Fix vector saddsat costs. new ba7dcd8542a [AMDGPU] Implement mir parseCustomPseudoSourceValue new 35c535a7df3 AArch64/GlobalISel: Factor out parametersInCSRMatch new 48c54f0f623 [OpenMP][NVPTX] Added forward declaration for atomic operations new 2a0db8d70ee AMDGPU: Use more accurate fast f64 fdiv new 94375d1083c AMDGPU: Remove v_rsq_f64 patterns new c0b3c5a0645 [AMDGPU][GlobalISel] Run SIAddImgInit new 4234292ecf4 [mlir][SPIRV] Rename OpSpecConstantOperation -> OpSpecConstantOp new 615167c9f74 [mlir]][SPIRV] Define OrderedOp and UnorderedOp and add low [...] new 9dd5aea1e03 [RISCV] Make LMUL field in VTYPE continuous. new aba24c1580c [flang][driver] Move fixed/free from detection out of Front [...] new 266820be352 [RISCV] Add new V instructions in v1.0-08a0b46. new f3b979b65e9 [libc++] Use ioctl when available to get random_device entropy. new 4dbdff66fed Revert "[AMDGPU] Implement mir parseCustomPseudoSourceValue" new 6b7645dd31e [OpenMP] Add time profiling support in libomp new b8921af63b0 [RISCV] Update V instructions constraints to conform to v1.0 new b3a5abcb369 [NFC][Doc] Mention SystemZ supports StackMap generation new a75840a09c6 [flang] Better C_LOC and C_ASSOCIATED in flang/module new 127091bfd5e [CUDA] Normalize handling of defauled dtor. new 119a9ea13f9 [OpenMP] Fix failing test due to change in offloading flags new f2fd41d7897 X86: Fix use-after-realloc in X86AsmParser::ParseIntelExpression new 65fd034b95d [FunctionAttrs] Infer willreturn for functions without loops new 8e0b1793153 [ELF] report section sizes when output file too large new d77753381fe [SLP] simplify reduction matching new 4ab0f51a751 Recommit "[RISCV] Legalize select when Zbt extension available" new d7ff0036463 ADT: Fix reference invalidation in SmallVector::emplace_bac [...] new 8827e07aaf2 Remove deprecated methods from OpState. new bfec9148a04 Scalar: Don't visit constants in findInnerReductionPhi in L [...] new 2f03528f5e7 [SLP] rename reduction variable to avoid shadowing; NFC new 39db5753f99 [LV][ARM] Inloop reduction cost modelling new 39239f9b566 [lldb-vscode] improve modules request new 866d480fe05 [libc++abi] Add an option to avoid demangling in terminate. new bd3a387ee76 Revert [mlir] Link mlir_runner_utils statically into cuda/r [...] new d75b3719828 [WebAssembly] Test that invalid symbol/relocation types gen [...] new 1deee5cacbb Fix crash when emitting NullReturn guards for functions ret [...] new 922b26cde4d Add Python bindings for the builtin dialect new d38be2ba0e4 [llvm-mca] Initial implementation of serialization using JS [...] new cfe9ccbddd9 [libc++abi] Simplify scan_eh_tab new 0cd1e47327e [gn build] Port d38be2ba0e4e new b0143352634 [libc] Distinguish compiler and run failures new b7ab6726b6d [RISCV] New vector load/store in V extension v1.0 new 04af1ca2e90 [llvm-mca] Forgot a couple of override specifiers. new 6e360460f14 [RISCV] Use v8-v23 as argument registers to conform to the [...] new 3738447c96c [flang] Address name resolution problems new 020c00b5d3d [llvm-mca] Test case was missing a triple. new 0cfadb37f4f [flang] Allow NULL() actual argument for pointer dummy new 1be2524b7d2 [libcxx] Check return value for asprintf() new 2de5ea3b3ed [flang] Fix bogus error message with binding new 8120cfedf55 [NFC] [TargetRegisterInfo] add another API to get srcreg th [...] new 3b5430eb0da [RISCV] Add a VL output to vleff intrinsics. new c6e8f81410a [llvm-mca] Addressing build failures due to missing overrid [...] new 0a7a1ac73d0 [mlir] Support FuncOpSignatureConversion for more FunctionL [...] new 3d349ed7e11 [CodeGen][ObjC] Fix broken IR generated when there is a nil [...] new b6c3a59c3f5 [AMDGPU] Test case demonstrating issues with generation of [...] new 449f2f7140e [PowerPC] Duplicate inherited heuristic from base scheduler new bd3ca6666d1 [Inlining] Delete redundant optnone/alwaysinline check new bea661d9a52 [RISCV] Add intrinsics for RVV 1.0 vrgatherei16 new 976cf53cc7a [RISCV] Add intrinsics for vector unordered indexed load in [...] new 96677503315 [RISCV] Add intrinsics for RVV1.0 VFRSQRTE7 & VFRECE7 new 3dedad475da [AArch64][GlobalISel] Make G_USUBO legal and select it. new f8f1b20e6b3 [RISCV] Don't create LMUL=8 pseudo instructions for ternary [...] new 5d354220d44 [RISCV] Correct DWARF number for vector registers. new be611431cd1 [NewPM][opt] Run the "default" AA pipeline by default new c5c4dbd2790 [CodeGen] Use llvm::append_range (NFC) new cfa241680fd [llvm] Don't include StringSwitch.h where unnecessary (NFC) new 551aaa24afe [llvm] Use isDigit (NFC) new aee622fa200 [mlir] Enable passing crash reproducer stream factory method new ba9b4ea4eea Revert "[NewPM][opt] Run the "default" AA pipeline by default" new a11bf9a7fbd [AMDGPU][Inliner] Remove amdgpu-inline and add a new TTI in [...] new c042aff8860 [NFC] Disallow unused prefixes under llvm/test new b0e89906f5b [ASTReader] Allow controlling separately whether validation [...] new f9b5f6937eb [JITLink][ELF/x86-64] Range check 32-bit relocs. new 6699029b67b [NewPM][opt] Run the "default" AA pipeline by default new f374138058b [test] Make incorrect-exit-count.ll work under NPM new 16d4bbef30a [mlir][Linalg] Introduce linalg.pad_tensor op. new 2cb130f7661 [mlir][StandardToSPIRV] Add support for lowering uitofp to SPIR-V new 541d98efa22 [AArch64][GlobalISel] Implement widenScalar for signed overflow new 5660dc5968e [TargetLowering] Simplify some code in SimplifySetCC that t [...] new c971bcd2102 [AMDGPU] Test clean up (NFC) new f20bb857add Update filename to workers.py file in documentation new 75f10c95747 NFC: Remove simple_ilist comment mentioning ilist/iplist al [...] new c953a833470 [TargetLowering] Use getBoolConstant instead of assuming ze [...] new ff5f42e4133 [clang][cli] Port visibility LangOptions to marshalling system new 4edb63bbbe3 [RISCV] Fix intrinsic CodeGen test cases for vrgather new ff8a1cae181 [AMDGPU] Fix the inconsistency in soffset for MUBUF stack a [...] new 3e8d1e8b12b [APSInt][NFC] Clean up doxygen comments new 2e080eb00ad [SVE] Add support for scalable vectorization of loops with [...] new 14eea6b0ecd [LegacyPM] Update InversedLastUser on the fly. NFC. new 3b1f17ca549 [JITLink][ELF/x86-64] Add support for weak and hidden symbols. new 83e7a96c068 Fix build failure caused by 2e080eb00ad76654313e0e119bb7fa0 [...] new 481659c55c4 [X86][SSE] Add v16i8 02_20_uu_uu_uu_uu_uu_uu_uu_uu_uu_uu_uu [...] new 636b87785c1 [X86][SSE] Add PR48823 HSUB test case new 8214982b504 [AMDGPU] Implement mir parseCustomPseudoSourceValue new 509741382f6 [gn build] Port 8214982b5042 new 176c7f22172 [IR] Optimize adding attribute to AttributeList (NFC) new 476de8cea35 [ARM] Add new and regenerate SSAT tests. NFC new 4cca2222793 [clangd] Add documentation for building and testing clangd new 9ae73cdbc1e [ARM] Adjust isSaturatingConditional to return a new SDValue. NFC new ffe72f987f4 [X86][SSE] Don't fold shuffle(binop(),binop()) -> binop(shu [...] new 5dbe5d2c912 [DAG] Commute shuffle(splat(A,u), shuffle(C,D)) -> shuffle' [...] new def99ad68bc [NFC] Add CMakeUserPresets.json filename to .gitignore new d972d4c7490 Revert "[clang] Suppress "follow-up" diagnostics on recover [...] new e16959c9b85 Don't delete default constructor of PathDiagnosticConsumerOptions new a0e30914f8c [clang][Tooling] Get rid of a hack in SymbolOccurrences, NFCI new a4914dc1f2b [SLP] do not traverse constant uses new b1166e1317c [X86][AVX] combineX86ShufflesRecursively - attempt to const [...] new 7388c346859 [clangd][SwapIndex] ensure that the old index is alive whil [...] new 60cd75a098d [clangd] Inject context provider rather than config into Cl [...] new 2a8cbdd8300 [LTO] Add support for existing Config::Freestanding option. new b46545542b3 Avoid fragile type lookups in GDB pretty printer new af033249840 [ARM] Disable sign extended SSAT pattern recognition. new 98a8344895a [clang][ASTImporter] Add support for importing CXXFoldExpr. new 0895b836d74 [SimplifyCFG] FoldBranchToCommonDest(): don't deal with unc [...] new aabed3718ae [NFCI-ish][SimplifyCFG] FoldBranchToCommonDest(): really do [...] new 256a0357524 [NFC][SimplifyCFG] FoldBranchToCommonDest(): unclutter Cond [...] new 7b89efb55e4 [NFC][SimplifyCFG] FoldBranchToCommonDest(): somewhat bette [...] new b482560a597 [NFC][SimplifyCFG] FoldBranchToCommonDest(): extract check [...] new efeb8caf8bd [NFC][SimplifyCFG] FoldBranchToCommonDest(): extract the ac [...] new 4ed0d8f2f07 [NFC][InstCombine] Extract freelyInvertAllUsersOf() out of [...] new 62604906b5b [NFC][InstCombine] Add tests for `(~x) &/| y` --> `~(x |/& [...] new 79b0d21ce92 [InstCombine] Fold `(~x) & y` --> `~(x | (~y))` iff it is f [...] new d1a6f92fd54 [InstCombine] Fold `(~x) | y` --> `~(x & (~y))` iff it is f [...] new 85e7578c6db Revert "[NFCI-ish][SimplifyCFG] FoldBranchToCommonDest(): r [...] new 9b19ecb8f1e [libomptarget][devicertl] Drop templated atomic functions new 87b628dadde [coro.async] Make sure we process async coroutines new c8b4337911f [LoopUnswitch] Add test cases with atomic loads & call new 86991d32313 [LoopUnswitch] Fix logic to avoid unswitching with atomic loads. new 02e174e8f77 [flang] Fix typo in error message new 4846f6ab815 [X86][AVX] combineTargetShuffle - simplify the X86ISD::VPER [...] new c33d36e0667 [X86][AVX] canonicalizeLaneShuffleWithRepeatedOps - handle [...] new bd122f6d217 [X86][AVX] canonicalizeLaneShuffleWithRepeatedOps - handle [...] new 06f8a496939 [SystemZ][z/OS] Fix No such file or directory expression error new 622eaa4a4ce [HIP] Support __managed__ attribute new 14056dfb4dc [MLIR] Add support for extracting an integer sample point ( [...] new 1b535df1ccd [mlir][StandardOps] Fix typos in the td file. new d24b94f070f [ELF] --wrap: retain __wrap_foo if foo is defined in an obj [...] new edbcc17b7a0 [OpenMP] libomp: properly initialize buckets in __kmp_depha [...] new 03b6dc30053 [libc++] Fix broken build when merging libc++abi into libc+ [...] new 7143b630175 [llvm-mca] Adding local lit config file for X86 targets new cc77a2c7685 [mlir] Add coro intrinsics operations to LLVM dialect new dc057e87f6c [LLDB] Fix how ObjCBOOLSummaryProvider deals with BOOL new 167fb9b4b43 [mlir][spirv] Fix script for availability autogen and refresh ops new 59bf9a89d82 [flang] Remove some needless operations in expr rewriting new e27197f3605 [mlir][spirv] Define spv.IsNan/spv.IsInf and add lowerings new e679eea6d20 [InstCombine] add tests for abs(sext X); NFC new 411c144e4c9 [InstCombine] narrow abs with sign-extended input new 07f1e1f44c8 [flang] Correct shape analysis for transformational intrins [...] new 520b5ecf856 [SystemZ][z/OS] Fix No such file or directory expression er [...] new f187d64c80a [flang][nfc] Fix comments, remove needless API, tweak script new 8aa3ee241d5 [CSSPGO] LTO option for pseudo probe new bce318f58da [mlir][Linalg] NFC: Refactor LinalgDependenceGraphElem to a [...] new 3317b38ef86 [NFC][libc++] Update the implementation status. new 01defcc8d74 [mlir][Linalg] Extend tile+fuse to work on Linalg operation [...] new 73de3df1d28 Add more explicit assert for failures new faa440786cc [libc++] Bring back mach_absolute_time implementation of st [...] new 45b259f9950 [SimplifyLibCalls] Skip unused calls in sincos transform new 975086b10a6 Remove obsolete TODOs new 29d420e0bf0 [mlir][OpFormatGen] Add support for anchoring optional grou [...] new 72f863fd37c [CodeGen] Use getCharWidth() more consistently in CGRecordL [...] new ea2cfda386f [CGExpr] Use getCharWidth() more consistently in CCGExprCon [...] new b973e2e2f27 [libc++] Introduce __bits new 42d682a217b [NewPM][AMDGPU] Skip adding CGSCCOptimizerLate callbacks at O0 new 9d2796210f7 [Tests] Add willreturn to libcalls in some tests new 6aced6bf396 [RISCV] Rename pcnt->cpop to match 0.93 bitmanip spec. new b2f859500f1 [RISCV] Remove addiwu, addwu, subwu, subuw, clmulw, clmulrw [...] new d985c7321f0 [RISCV] Swap encodings of max and minu to match 0.93 bitman [...] new b825278364d [RISCV] Rename mnemonics slliu.w->slli.uw and addu.w->add.u [...] new 4e6ad11bc6f [RISCV] Add Zba feature and move add.uw and slli.uw to it. new 83a93ae63b1 [RISCV] Add SH*ADD(.UW) instructions to Zba extension based [...] new 1355458ef66 [RISCV] Move Shift Ones instructions from Zbb to Zbp to mat [...] new efbcd66861d [RISCV] Rename Zbs instructions to start with just 'b' inst [...] new 9d499e037e6 [RISCV] Modify add.uw patterns to put the masked operand in [...] new 5ae92f1e11a [RISCV] Change zext.w to be an alias of add.uw rd, rs1, x0 [...] new 83c92fdeda6 [RISCV] Move pack instructions to Zbp extension only. new 3c94cee63b4 [RISCV] Add zext.h instruction to Zbb. new 4d5aa760a7d [RISCV] Add support for rev8 and orc.b to Zbb. new f25f7e8ecd9 [RISCV] Add xperm.* instructions to Zbp extension. new 20f2e32d2c5 [RISCV] Update B extension version to 0.93. new 430d43e010b [mlir][Linalg] Disable fusion of tensor_reshape op by expan [...] new fdab28edef3 [InstSimplify] Add willreturn to more libcall tests (NFC) new 99a0aa07e9f [Analysis] Support AIX vec_malloc routines new 095e245e164 [RISCV] Add isel patterns for SH*ADD(.UW) new d6c763e0985 [Inline] Precommit tests for dead calls and willreturn. new 083088d136b [gn build] Port 622eaa4a4cea new 041f3ee664c [lld-macho] Ignore -lto_library new 607e5a5000b [RISCV] Add B extension tests to make sure RV64 only instru [...] new 2bb92bf451d [GlobalISel] LegalizerHelper - Extract widenScalarAddoSubo method new 0be9ca7c0f9 [VFS] Fix inconsistencies between relative paths and fallthrough. new 9bd8bcf993f [NFC][SimplifyCFG] PerformBranchToCommonDestFolding(): fix [...] new e8387500059 [NFC][SimplifyCFG] fold-branch-to-common-dest.ll: reduce co [...] new eae1cc0de5b [NFC][SimplifyCFG] PerformBranchToCommonDestFolding(): move [...] new 17422038442 [SimplifyCFG] FoldBranchToCommonDest(): re-lift restriction [...] new 554b3211fef Revert "[GlobalISel] LegalizerHelper - Extract widenScalarA [...] new e3a7532cc95 Revert "[AArch64][GlobalISel] Implement widenScalar for sig [...] new 19ec559c665 Revert "[AArch64][GlobalISel] Make G_USUBO legal and select it." new 0cc38acfc4e [Matrix] Propagate shape information through fneg new 6e8ef3b76ab [mlir][Linalg] Make Fill operation work on tensors. new d65e8ee507f [RISCV] Add more cmov isel patterns to handle seteq/ne with [...] new 6ef95056b9d [RGT][ADT] Remove test assertion that will not be executed new 3a50ed84f48 [lldb] FixFileSystem::GetExternalPath for VFS API change new 6ea7ecbb72a [RGT] Don't use EXPECT* macros in a subprocess that exits b [...] new 25fefa5a098 [RGT][TextAPI] Remove a zero-trip loop and the assertions w [...] new d18c3c7b18e [CodeComplete] Add ranged for loops code pattern. new e92be7cd9f0 PR47682: Merge the DeclContext of a merged FunctionDecl bef [...] new 607bec0bb9f Change materializeFrameBaseRegister() to return register new ca904b81e64 [AMDGPU] Fix FP materialization/resolve with flat scratch new ad25bdcb8e4 Change static buffer to be BSS instead of DATA in HandlePac [...] new 47e95e87a3e [libomptarget] Build cuda plugin without cuda installed locally new ba5628f2c2a ADT: Use 'using' to inherit assign and append in SmallString new ef51eed37b7 [LoopDeletion] Handle inner loops w/untaken backedges new 97e33feb08a [RISCV] Implement vloxseg/vluxseg intrinsics. new a41cb92eb81 [RISCV] Add RV32 test cases for vluxseg. new b23fe6ff6ff [RISCV] Add RV64 test cases for vluxseg. new 9e5beadf180 [RISCV] Add RV32 test cases for vloxseg. new c28bbd97a15 [RISCV] Add RV64 test cases for vloxseg. new 66a49aef690 [RISCV] Implement vsoxseg/vsuxseg intrinsics. new a2875500378 [RISCV] Add RV32 test cases for vsuxseg. new 438e118c29a [RISCV] Add RV64 test cases for vsuxseg. new 408ed11c85d [RISCV] Add RV32 test cases for vsoxseg. new dc94cecac03 [RISCV] Add RV64 test cases for vsoxseg. new 480cbed31e7 [OpenMP] Remove unnecessary pointer checks in a few locations new 867bdfeff17 [InstCombine] remove incompatible attribute when simplifyin [...] new bd64ad3fe17 Recommit "[AArch64][GlobalISel] Make G_USUBO legal and select it." new eda973bbc7a [ELF][test] Add a test about --exclude-libs applying to ver [...] new 6fe193bf271 [test] Add -mtriple new dd922bc2a62 [LSan] Introduce a callback mechanism to allow adding data [...] new 147c0c263d8 [TargetLowering] Use isOneConstant to simplify some code. NFC new 6c435645303 [Coroutine] Improve coro-elide-musttail.ll test new 018984ae683 [PowerPC] Fix va_arg in C++, Objective-C on 32-bit ELF targets new a3254904b28 [Analysis] Use llvm::append_range (NFC) new 5f843b2dd2e [llvm] Use isAlpha/isAlnum (NFC) new 49231c1f808 [llvm] Use static_assert instead of assert (NFC) new 596d534ac35 [ASan] Stop blocking child thread progress from parent thre [...] new 267a57a6457 [llvm-link] Fix for an assertion when linking global with a [...] new d4ce0623400 [RISCV][PrologEpilogInserter] "Float" emergency spill slots [...] new 344afa853fc [Support] TrigramIndex::insert - pass std::String argument [...] new 2b9a834c43c [InlineFunction] Use llvm.experimental.noalias.scope.decl f [...] new 08dbcc14e25 [LTO] Store target attributes as vector of strings (NFC). new a49a3a3ed56 [LSR] Add test for PR46943 (NFC) new 2325157c056 [Clang] Move assembler into a separate file new dbf87da739b [gn build] Port 2325157c0568 new 022da61f6b3 [SimplifyCFG] Change 'LoopHeaders' to be ArrayRef<WeakVH>, [...] new 0057cc5a215 Revert "[Clang] Move assembler into a separate file" new d5c4de40c67 [gn build] Port 0057cc5a215e new 5997e8987f6 [lldb/Lua] add initial Lua typemaps new 2bbc762b8ff [lldb/Lua] add 'Lua' before naming versions new 25531a1d965 [AVR] Optimize 8-bit logic left/right shifts new 292077072ec [Local] Treat calls that may not return as being alive. new 39e1e53a7c1 [SLP] add reduction test with mixed fast-math-flags; NFC new a6f02212764 [SLP] fix fast-math-flag propagation on FP reductions new 1eb8c5cd35e [AVR] Optimize 16-bit comparison with constant new 757b93bb7b3 [ASan] Fix broken Windows build due to 596d534ac3524052df21 [...] new a8e06361ddb [libc++] Implements concept destructible new d60b74c28a0 [InstCombine] Set MadeIRChange in replaceInstUsesWith. new 2f1ffa94d74 [llvm] Forward-declare ICFLoopSafetyInfo (NFC) new cc7a2382865 [Target] Use llvm::append_range (NFC) new 1238378f185 [llvm] Use pop_back_val (NFC) new a5b895110f0 [Polly] Gist new access relations using the SCoP context. new de0457a013a [Polly] Clean up hasFeasibleRuntimeContext. new 02e8a5ad3c7 [Polly] Allow param sets for dumpPw(). new 3b9677e1ece [Polly] Track defined behavior for PHI predecessor computation. new 166d40f2ed3 [FuzzMutate] Add mutator to modify instruction flags. new 99d5fad7a5c [libc++] Remove invalid C++20 code from a test. new e4847a7fcf7 Revert "[Target] Use llvm::append_range (NFC)" new 5ad038aafa3 [Clang][OpenMP][NVPTX] Replace `libomptarget-nvptx-path` wi [...] new 5c62d661312 [SimplifyCFG] Regenerate test checks (NFC) new cd3d80eaceb [PhaseOrdering] Add tests for PR44461 and PR48844 (NFC) new 78b0630b72a [libomptarget][cuda] Call v2 functions explicitly new a22ba5afc8d [test] Pin dead-calls-willreturn.ll to legacy PM new c37dd3b6d55 [NewPM][opt] Make -enable-new-pm default to LLVM_ENABLE_NEW [...] new c83cff45c7a [IR] Add NoAliasScopeDeclInst (NFC) new a4e6c2e647b [NFC][SimplifyCFG] Extract PerformValueComparisonIntoPredec [...] new 67f9c87a651 [NFC][SimplifyCFG] Perform early-continue in FoldValueCompa [...] new 6f2753273ee [NFC][SimplifyCFG] Extract CloneInstructionsIntoPredecessor [...] new 52586c46b08 [mlir][CAPI] Add result type inference to the CAPI. new dc70c56be59 [libomptarget][amdgpu][nfc] Update comments new d2927f786e8 [RISCV] Add isel patterns to remove (and X, 31) from sllw/s [...] new 5a73daf9078 [RISCV] Add test cases for SRO/SLO with shift amounts maske [...] new 998057ec06a [RISCV] Add isel patterns to remove masks on SLO/SRO shift [...] new 92bb81aac1f [SystemZ][ZOS] Provide PATH_MAX macro for libcxx new c7d5d8fa33a [RISCV] Group some Zbs isel patterns together and remove a [...] new b7dee667b64 [OpenMPIRBuilder] Implement tileLoops. new b890fafe672 [OpenMPIRBuilder] Silence compiler warning. NFC. new 2a4acf3ea8d [AVR] Optimize 8-bit int shift new 45ad6fac6ad [JITLink] Use edge kind names for fixups in EHFrameEdgeFixer. new c50457f3e42 [RISCV] Make the code in MatchSLLIUW ignore the lower bits [...] new 5d12b976b00 [ValueTracking] Don't assume readonly function will return new c3074d48d38 [libomptarget][nvptx] Replace cuda atomic primitives with c [...] new b3d7e761e34 [examples] Fix "Target does not support MC emission!" in Ho [...] new 774629641bf [LoopUnroll] Use llvm.experimental.noalias.scope.decl for d [...] new 659c7bcde62 [LoopRotate] Use llvm.experimental.noalias.scope.decl for d [...] new dcc7706fcf2 [InstCombine] Remove unused llvm.experimental.noalias.scope.decl new 06ab7953e98 [AArch64] Saturating add cost tests. NFC new 1bc8daba4fa Fix x86 exegesis tests after c042aff8860df3cad2b274bf0a495e [...] new 77adbe6a8c7 [SLP] fix fast-math requirements for fmin/fmax reductions new f959d8195da [LTO] Move DisableVerify setting to LTOCodeGenerator class (NFC). new 4cc94b73134 [CostModel] Tests for showing the cost of intrinsics from t [...] new 8b9df70bf7e [Utils] Use NoAliasScopeDeclInst in a few more places (NFC) new cfd978d5d3c [OpenMP] Fixed test environment of `check-libomptarget-nvptx` new e5e448aafa7 [libomptarget][cuda] Fix build, change missed from D95274 new 116177afcce [RISCV] Use SRLIWPat in the PACKUW pattern. new d44ca0cf2f6 [CodeGen] Forward-declare TargetMachine (NFC) new 054444177b1 [Target] Use llvm::append_range (NFC) new 16baad8f4e0 [llvm] Use pop_back_val (NFC) new 50830e50031 [lldb] Add -Wl,-rpath to make tests run with fresh built libc++ new 2afaf072f5c Implement vAttachOrWait new f3f3c9c2549 [RISCV] Fix name of Zba extension (NFC) new e841bd5f335 [ARM] Extra MVE unaligned VLDn tests. NFC new 60ebf6408e9 [RISCV] Add test cases for missed opportunities to use fcvt [...] new f22aa8f8793 [RISCV] Add test cases for missed opportunities to use *W i [...] new 12d0753aca2 [RISCV] Use bitsLE instead of strict == MVT::i32 in asserts [...] new afd483e57d1 [RISCV] Add support for Zvamo/Zvlsseg to driver new a80ebd01798 [AMDGPU] Fix llvm.amdgcn.init.exec and frame materialization new f4537935dcd Suppress non-conforming GNU paste extension in all standard [...] new 0ed4cf4bf3b [PowerPC] support register pressure reduction in machine combiner. new b3fcc72eb07 Fix sign-comparison warnings in unit test EXPECTs new 78d41a1295d lldb: Add support for printing variables with DW_AT_ranges [...] new fd226c9b028 [mlir][Python] Roll up of python API fixes. new 89a5147e5a0 [clang][AVR] Improve avr-ld command line options new ffc3e800c65 [NFC] [DAGCombine] Correct the result for sqrt even the ite [...] new 6884fbc2c4f [JITLink] Enable exception handling for ELF. new 8fbc1437c60 [AArch64] Merge [US]MULL with half adds and subs into [US]ML[AS]L new 46ec0254a97 [clang][cli] NFC: Move prefix to the front of BoolOption new 209f4618891 [clang][cli] NFC: Pass CC1Option explicitly to BoolOption new 01d9f13c3a5 Revert "[clang][AVR] Improve avr-ld command line options" new f00a20e51c1 [clang-format] Add the possibility to align assignments spa [...] new 7b9d88ab389 Revert "[clang-format] Add the possibility to align assignm [...] new 256314711f3 [clang-format] Add the possibility to align assignments spa [...] new c6bd6607bf8 Fix a build-bot failure. new d5bbaaaf957 [XRay] Make __xray_customevent support non-Linux new d745b82de1d [XRay] Support DW_TAG_call_site and delete unneeded PATCHAB [...] new 5e7a93a954e [libc++] Set CMAKE_FOLDER. NFC. new 666815d61bc [RISCV] Implement new architecture extension macros new a7c1239f374 [RISCV] Add attribute support for all supported extensions new 815dd4b2920 [AArch64] Add Cortex CPU subtarget features for instruction [...] new 3747eb9c85b [mlir][Linalg] Add a padding option to Linalg tiling new 7e5d41a6825 [clang] NFC: Remove else if after return new b37a349ff24 [lld][ELF][test] Add testing for IE/LD TLS weak undef references new 33a63a36d3c [clang-format] [docs] Fix RST indentation. new 9c89dcf8073 [yaml2obj, obj2yaml] - Implement section header table as a [...] new c8d2ae52c15 [clang] NFC: Remove else-after-return pattern from some files new 19245b78157 [ObjectYAML] - An attempt to fix BB after commit of D95140. new 6367306a1be [mlir] Perfectly forward ImplicitLocOpBuilder ctors to OpBuilder new da489946a9d [llvm-dwp] Automatically set the target triple new fde24661718 [SelectionDAG] Support scalable-vector splats in more cases new 8fdd5784f0d [OpenCL][Docs] Describe tablegen BIFs declarations. new d196f9e2fca [InstructionCost] Prevent InstructionCost being created wit [...] new 9641bd0f87d [TableGen] RuleMatcher::defineComplexSubOperand avoid std:: [...] new f461e35cbaf [X86][AVX] combineX86ShuffleChain - avoid bitcasts around i [...] new 8e3adda820e [flang][driver] Remove newline in CompilerInvocation new 14947cd0470 [clang] Fix signedness in vector bitcast evaluation new 1b780cf32e3 [X86][AVX] LowerTRUNCATE - avoid bitcasts around extract_su [...] new 171d12489f2 [SLPVectorizer] NFC: Migrate getVectorCallCosts to use Inst [...] new 1c8f199f449 [flang][driver] Update PP tests to use the new driver new dbf9bedf407 [mlir][Linalg] Add a hoistPaddingOnTensors transformation new b16fb1ffc3c Revert "[clang] Fix signedness in vector bitcast evaluation" new 07b60d00606 [InstCombine] add tests for min/max intrinsics with extende [...] new 09a136bcc69 [InstCombine] narrow min/max intrinsics with extended inputs new d6d36baa33e Add a --use-color option to clang-query to allow forcing th [...] new 84851a274e2 Revert "[SystemZ][z/OS] Fix No such file or directory expre [...] new 978444d531d Revert "[SystemZ][z/OS] Fix No such file or directory expre [...] new 821a51a9cac [X86][AVX] combineX86ShuffleChainWithExtract - widen to at [...] new 68eee55ce6a [mlir][Linalg] Address missed review item new d462aa5a619 [clang] Fix a nullptr dereference bug on invalid code new 52e25523a98 [mlir][Linalg] Fix incorrect erase order new 7163aa99906 [NFC] Fix title comment typo and provide description for LL [...] new 05d5125d8a9 [mlir] Generalize OpFoldResult usage in ops with offsets, s [...] new 3201274dea6 [VPlan] Handle scalarized values in VPTransformState. new 3546b372219 [Doc][NFC] Fix Kaleidoscope links, typos and add blog posts [...] new 00054382b95 [clangd] Fix a crash when indexing invalid ObjC method declaration new 7e506b30a1e [clangd] Allow diagnostics to be suppressed with configuration new 6e530a3dac0 [Verifier] enable and limit llvm.experimental.noalias.scope [...] new 13f2aee7831 [X86][AVX] Generalize vperm2f128/vperm2i128 patterns to sup [...] new 3b5d36ece21 [Verifier] disable llvm.experimental.noalias.scope.decl dom [...] new b45020cf63f [LLDB] Remove leftovers and typos from RegisterInfos_arm64_sve.h new 2fd4d923a82 [LLDB] Define AUXV_AT_HWCAP2 in AuxVector.h new e9a3fac76cf [LLDB] Skip TestPlatformProcessConnect on arm/aarch64 buildbot new f80782590c6 Revert "[JITLink] Enable exception handling for ELF." new 558b3bbb5b6 [AMDGPU][MC] Improved errors handling for SDWA operands new 95f0d1edafe [libomptarget] Compile with older cuda, revert D95274 new 51faba35fd8 [libc++] Implement P0655R1 visit<R>: Explicit Return Type f [...] new 17c3538aef6 Revert "Fix unused variable in CoroFrame.cpp when building [...] new e123cd674c0 [OpenCL] Refactor of targets OpenCL option settings new e9cc5fef646 [scudo][standalone] Enable death tests on Fuchsia new 193cda105d9 [libc++][doc] Update the release notes. new 4eb4f8963f1 [RISCV] Use sign extend for i32 arguments and returns in ma [...] new 93eef7d8e97 [OpenMP][NFC] Fix SourceInfo.h variable names new 9390b85ac6a [ARM] Use half directly for args/return types in test. NFC new 3395a336b02 [clang-format] add case aware include sorting new 3fbd3eaf28c [libc++] Implement [P0769] "Add shift to algorithm" (shift_ [...] new c4355670b4b [Sema] Fix an assertion failure in -Wcompletion-handler new f851db3dae5 [libc++] [P0879] constexpr std::reverse, partition, *_permutation. new c3324450b20 [clang] Add -fprofile-prefix-map new 1e739552ee9 [mlir] Use more C99 comments in C API header files new 1150bfa6bb0 [PowerPC] Add missing negate for VPERMXOR on little endian [...] new 299b0e5ee9e [lld] Consistent help text for `--save-temps` new c9cd9a00663 [SampleFDO] Report error when reading a bad/incompatible pr [...] new c8fc5c0385d [mlir][Affine] Add support for multi-store producer fusion new 988a5334ed4 [Win64] Ensure all stack frames are 8 byte aligned new 9d509587575 [libc++] Fix build after 51faba35fd81fbd3af407a29c136895a718ccd96 new 239cfbccb05 [RISCV] Custom type legalize i8/i16 UDIV/UREM/SDIV on RV64 [...] new f05b492aae4 [clangd][NFC] Simplify handing on methods with no params new 27cc4a8138d [OpenMP][NVPTX] Rewrite CUDA intrinsics with NVVM intrinsics new f5c7c031e24 [mlir] Add C API for IntegerSet new d36812892c1 [GVN] do not repeat PRE on failure to split critical edge new 4bb6244871c [ThreadPlan] fix exec on Linux new 76afbf60ed7 [VPlan] Replace uses with new value in VPInstructionsToVPRe [...] new 9946b169c37 [lit] Use os.cpu_count() to cleanup TODO new 9d9ceb37453 Revert "[clangd][NFC] Simplify handing on methods with no params" new 53176c16806 [ObjC][ARC] Annotate calls with attributes instead of emitt [...] new 6cb28879712 [clang-format] [NFC] Use some constexpr StringRef new 7c8b9c102f3 [clang-format] [NFC] Restructure getLineCommentIndentPrefix new 9aa38a06151 [clang-format] [NFC] Remove unsued arguments new 60bf5826cfd [clang-format] PR16518 Add flag to suppress empty line inse [...] new f02eca0f3fe [clang-format] [NFC] Rerun dump_format_style.py new a206d991f96 libcxx: Try to fix build after D92044 new 12b34ffc35f [gn build] Port e123cd674c02 new 71af5a19cba Reland"[clangd][NFC] Simplify handing on methods with no params" new 0f0462cacf3 [vscode] Improve runInTerminal and support linux new f05dc40c31d Fix SBDebugger::CreateTargetWithFileAndArch to accept LLDB_ [...] new 2cdb34efdac Revert "[IndirectFunctions] Skip propagating attributes to [...] new 12049d88859 Fix 0f0462cacf34aa88ae71a13c4199c1b1e70f3ee6 new db1a7089eaf Revert "[lit] Use os.cpu_count() to cleanup TODO" new f50b8ee71fa [YAML I/O] Fix bug in emission of empty sequence new d987b61b1dc [flang] Search for #include "file" in right directory new 03f1c9fa85d [flang] Fix errors in ISO_FORTRAN_ENV module for REAL128 new 925ae8c790c Revert "[ObjC][ARC] Annotate calls with attributes instead [...] new aa8f3677f79 Recommit "[AArch64][GlobalISel] Implement widenScalar for s [...] new 3680cb99a77 [clangd] ignore parallelism level for quick tasks new 9c53b8e52e0 [mlir:Async] Add intermediate async.coro and async.runtime [...] new 1ac36b34db8 Fix 0f0462cacf34aa88ae71a13c4199c1b1e70f3ee6 new 15141cd115e [RISCV] Add RVV insertelt/extractelt scalable-vector patterns new 835104a1141 [LSR] Drop potentially invalid nowrap flags when switching [...] new 118c33ef47a [clangd] Allow configuration database to be specified in config. new 1fba21778f8 Follow on to: f05dc40c31d1883b46b8bb60547087db2f4c03e3 new b43c26d036d Restore GNU , ## __VA_ARGS__ behavior in MSVC mode new 50337fb933e Fix runInTerminal errors on ARM new 68466861283 Fix -Wmissing-override in lldb new 080952a9447 Support: Remove duplicated code in {File,clang::ModulesDepe [...] new c0e94e99747 [clang][Fuchsia] Add relative-vtables + asan multilibs new 3333244d77c [OpenMP][deviceRTLs] Remove omp_is_initial_device new ce7f9cdb50a [InlineAdvisor] Allow replay of inline decisions for the CG [...] new 532e4203c5b [lldb/Lua] add support for Lua function breakpoint new eace81c48f7 [AMDGPU] Added -mcpu=tahiti to 3 tests. NFC. new 91b61abafb5 [NFC] Disallow unused prefixes in clang/test/Analysis new 3dd5ea9dd8d [lld-macho] Link against ObjCARCOpts instead of ObjCARC new 5b648df1a84 AMDGPU: Reduce the number of expensive calls in SIFormMemoryClause new 15f66cf7496 [RISCV] Add isel patterns to optimize slli.uw patterns with [...] new c9466ede7e8 Revert "Revert "[GlobalISel] LegalizerHelper - Extract wide [...] new 70e251497c4 DebugInfo: Generalize the .debug_addr minimization flag to [...] new f9b6fd269b6 [libc++] Support immovable return types in std::function. new ea87cf2acd8 [TargetLowering][RISCV] Don't transform (seteq/ne (sext_inr [...] new 8b6aedc4c99 ExpressionParser: Migrate to FileEntryRef in ParseInternal, NFC new d37b5393e89 [mlir:Async] Use LLVM coro operations in async.coro lowering new cda4d3d37f1 [JITLink] Re-apply 6884fbc2c4f (ELF eh support) with fix fo [...] new 46b1645e6c4 SourceManager: Unify FileEntry/FileEntryRef versions of cre [...] new 8d67b9e2461 SourceManager: Migrate to FileEntryRef in getOrCreateConten [...] new 350395d82fd [x86] Fix trivial typo in emmintrin.h new 6f1d4fb8fc5 [lit] Update lit.py shebang for Python3 new 03bce0bf4e3 [GlobalISel][Localizer] Don't localize phi operands which a [...] new f4d02fbe418 Frontend: Take VFS and MainFileBuffer by reference in Preco [...] new 4b6d7fdd207 [libcxx] random_device, for OpenBSD specify optimal entropy [...] new 8b117148857 Revert "Fix SBDebugger::CreateTargetWithFileAndArch to acce [...] new 13cedcaf453 [llvm-link] Fix crash when materializing appending global new 231a82a150b [X86] Correct some cross references in avxintrin.h. new fafd45c01f3 [libomptarget][cuda] Gracefully handle missing cuda library new 8018f731f02 [PowerPC] Do not emit HW loop with half precision operations new 236b0d04078 [JITLink] Disable ELF_ehframe_basic.s test on Windows. new 2ba1f9c4e0e [Test][AArch64] Move overflow add/sub tests to their own file. NFC new fdbfda2178a [Test][AArch64] Add s32 legalizer test for UADDE/USUBE new 357eea6e8bf Revert "[libomptarget][cuda] Gracefully handle missing cuda [...] new 9d64275ae08 [OpenMP] Added the support for hidden helper task in RTL new 5d3f3d3a059 [TableGen] Use llvm::append_range (NFC) new 772134e3ec4 [StackSafety] Use ListSeparator (NFC) new c85b6bf33c4 [AMDGPU] Forward-declare MachineIRBuilder (NFC) new b69932b550a [RISCV] Implement vlsegff intrinsics. new f19849a07b6 [RISCV] Update V extension to v1.0-draft 08a0b464. new bd756286d2e [OpenMP][FIX] Enforce a function boundary for a new data en [...] new 8c7fdc4c61b [OpenMP] Add source location information to the libomptarge [...] The 736 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: .github/lockdown.yml | 8 + .gitignore | 5 + clang-tools-extra/clang-query/Query.cpp | 3 +- clang-tools-extra/clang-query/tool/ClangQuery.cpp | 21 + .../abseil/UpgradeDurationConversionsCheck.cpp | 4 +- .../abseil/UpgradeDurationConversionsCheck.h | 5 +- clang-tools-extra/clangd/AST.cpp | 25 +- clang-tools-extra/clangd/ASTSignals.cpp | 42 + clang-tools-extra/clangd/ASTSignals.h | 39 + clang-tools-extra/clangd/CMakeLists.txt | 1 + clang-tools-extra/clangd/ClangdLSPServer.cpp | 45 +- clang-tools-extra/clangd/ClangdLSPServer.h | 8 +- clang-tools-extra/clangd/ClangdServer.cpp | 183 +- clang-tools-extra/clangd/ClangdServer.h | 49 +- clang-tools-extra/clangd/CodeComplete.cpp | 32 +- clang-tools-extra/clangd/CodeComplete.h | 23 +- clang-tools-extra/clangd/CollectMacros.cpp | 8 +- clang-tools-extra/clangd/CollectMacros.h | 18 +- clang-tools-extra/clangd/Compiler.cpp | 5 - clang-tools-extra/clangd/Compiler.h | 4 +- clang-tools-extra/clangd/Config.h | 17 +- clang-tools-extra/clangd/ConfigCompile.cpp | 53 + clang-tools-extra/clangd/ConfigFragment.h | 26 + clang-tools-extra/clangd/ConfigYAML.cpp | 3 + clang-tools-extra/clangd/Diagnostics.cpp | 18 + clang-tools-extra/clangd/Diagnostics.h | 9 + clang-tools-extra/clangd/FindSymbols.cpp | 14 +- clang-tools-extra/clangd/FindTarget.cpp | 10 + clang-tools-extra/clangd/FindTarget.h | 3 + .../clangd/GlobalCompilationDatabase.cpp | 444 +- .../clangd/GlobalCompilationDatabase.h | 45 +- clang-tools-extra/clangd/HeaderSourceSwitch.cpp | 15 +- clang-tools-extra/clangd/HeaderSourceSwitch.h | 5 +- clang-tools-extra/clangd/JSONTransport.cpp | 56 +- clang-tools-extra/clangd/ParsedAST.cpp | 22 +- clang-tools-extra/clangd/Preamble.cpp | 3 +- clang-tools-extra/clangd/Protocol.h | 2 - clang-tools-extra/clangd/Quality.cpp | 72 +- clang-tools-extra/clangd/Quality.h | 10 + clang-tools-extra/clangd/QueryDriverDatabase.cpp | 21 +- clang-tools-extra/clangd/README.md | 19 + clang-tools-extra/clangd/SemanticHighlighting.cpp | 4 +- clang-tools-extra/clangd/TUScheduler.cpp | 92 +- clang-tools-extra/clangd/TUScheduler.h | 14 + clang-tools-extra/clangd/XRefs.cpp | 121 +- clang-tools-extra/clangd/XRefs.h | 4 +- clang-tools-extra/clangd/index/Background.cpp | 7 +- clang-tools-extra/clangd/index/Background.h | 4 + clang-tools-extra/clangd/index/BackgroundQueue.cpp | 26 +- clang-tools-extra/clangd/index/FileIndex.cpp | 3 +- clang-tools-extra/clangd/index/Index.cpp | 8 +- clang-tools-extra/clangd/index/IndexAction.cpp | 2 + clang-tools-extra/clangd/index/Merge.cpp | 64 +- clang-tools-extra/clangd/index/Serialization.cpp | 2 +- clang-tools-extra/clangd/index/SymbolCollector.cpp | 26 +- clang-tools-extra/clangd/index/SymbolCollector.h | 5 +- clang-tools-extra/clangd/index/remote/Client.cpp | 3 +- .../clangd/quality/model/features.json | 18 +- clang-tools-extra/clangd/quality/model/forest.json | 583744 ++++++++++-------- .../clangd/refactor/tweaks/DefineOutline.cpp | 5 +- .../clangd/refactor/tweaks/ExpandAutoType.cpp | 12 +- .../test/index-serialization/Inputs/sample.idx | Bin 476 -> 476 bytes .../clangd/test/initialize-params.test | 3 + clang-tools-extra/clangd/tool/Check.cpp | 1 + clang-tools-extra/clangd/tool/ClangdMain.cpp | 69 +- .../clangd/unittests/ASTSignalsTests.cpp | 75 + .../clangd/unittests/BackgroundIndexTests.cpp | 76 +- clang-tools-extra/clangd/unittests/CMakeLists.txt | 1 + .../clangd/unittests/ClangdLSPServerTests.cpp | 27 + clang-tools-extra/clangd/unittests/ClangdTests.cpp | 3 +- .../clangd/unittests/CodeCompleteTests.cpp | 59 +- .../clangd/unittests/CollectMacrosTests.cpp | 12 +- .../clangd/unittests/ConfigCompileTests.cpp | 75 + .../clangd/unittests/ConfigYAMLTests.cpp | 2 +- .../clangd/unittests/DiagnosticsTests.cpp | 24 + .../clangd/unittests/FindSymbolsTests.cpp | 18 +- .../clangd/unittests/FindTargetTests.cpp | 41 + .../unittests/GlobalCompilationDatabaseTests.cpp | 192 +- .../clangd/unittests/ParsedASTTests.cpp | 4 +- .../clangd/unittests/SymbolCollectorTests.cpp | 59 +- .../clangd/unittests/TUSchedulerTests.cpp | 54 +- clang-tools-extra/clangd/unittests/TestTU.cpp | 2 - clang-tools-extra/clangd/unittests/XRefsTests.cpp | 53 +- .../unittests/tweaks/ExpandAutoTypeTests.cpp | 8 + .../unittests/tweaks/ExtractFunctionTests.cpp | 16 + .../readability-function-cognitive-complexity.cpp | 2 +- .../clang-tidy/TransformerClangTidyCheckTest.cpp | 38 +- clang/CMakeLists.txt | 4 - clang/cmake/caches/Fuchsia-stage2.cmake | 18 +- clang/docs/ClangCommandLineReference.rst | 13 +- clang/docs/ClangFormatStyleOptions.rst | 417 +- clang/docs/ClangOffloadBundler.rst | 4 +- clang/docs/LanguageExtensions.rst | 91 +- clang/docs/LibASTMatchersReference.html | 316 +- clang/docs/OpenCLSupport.rst | 165 +- clang/docs/OpenMPSupport.rst | 4 +- clang/docs/ReleaseNotes.rst | 11 +- clang/docs/UsersManual.rst | 162 +- clang/docs/tools/dump_ast_matchers.py | 19 +- clang/docs/tools/dump_format_style.py | 19 +- clang/include/clang/AST/APValue.h | 18 +- clang/include/clang/AST/ASTContext.h | 10 +- clang/include/clang/AST/ASTNodeTraverser.h | 12 +- clang/include/clang/AST/ASTTypeTraits.h | 2 + clang/include/clang/AST/AbstractBasicReader.h | 34 + clang/include/clang/AST/AbstractBasicWriter.h | 35 + .../clang/AST/CXXRecordDeclDefinitionBits.def | 4 + clang/include/clang/AST/DeclCXX.h | 11 +- clang/include/clang/AST/DeclObjC.h | 30 +- clang/include/clang/AST/DeclOpenMP.h | 2 +- clang/include/clang/AST/DependentDiagnostic.h | 6 +- clang/include/clang/AST/Expr.h | 39 +- clang/include/clang/AST/ExprCXX.h | 12 + clang/include/clang/AST/PrettyPrinter.h | 10 + clang/include/clang/AST/PropertiesBase.td | 308 + clang/include/clang/AST/TemplateBase.h | 8 +- clang/include/clang/AST/Type.h | 4 +- clang/include/clang/AST/TypeLoc.h | 77 +- clang/include/clang/ASTMatchers/ASTMatchers.h | 214 +- .../clang/ASTMatchers/ASTMatchersInternal.h | 612 +- .../clang/ASTMatchers/Dynamic/VariantValue.h | 40 +- clang/include/clang/Analysis/PathDiagnostic.h | 14 +- clang/include/clang/Basic/Attr.td | 37 +- clang/include/clang/Basic/AttrDocs.td | 36 + clang/include/clang/Basic/BuiltinsAArch64.def | 6 + clang/include/clang/Basic/BuiltinsWebAssembly.def | 9 +- clang/include/clang/Basic/CodeGenOptions.def | 6 +- clang/include/clang/Basic/CodeGenOptions.h | 1 + clang/include/clang/Basic/DiagnosticDriverKinds.td | 6 +- clang/include/clang/Basic/DiagnosticGroups.td | 1 + clang/include/clang/Basic/DiagnosticOptions.h | 12 + clang/include/clang/Basic/DiagnosticParseKinds.td | 6 + clang/include/clang/Basic/DiagnosticSemaKinds.td | 51 +- clang/include/clang/Basic/LangOptions.def | 2 + clang/include/clang/Basic/OpenCLExtensions.def | 109 +- clang/include/clang/Basic/OpenCLOptions.h | 244 +- clang/include/clang/Basic/SourceManager.h | 35 +- clang/include/clang/Basic/TargetInfo.h | 30 +- clang/include/clang/Basic/TargetOptions.h | 2 +- clang/include/clang/Driver/Options.td | 1652 +- clang/include/clang/Format/Format.h | 410 +- clang/include/clang/Frontend/CompilerInstance.h | 12 +- clang/include/clang/Frontend/CompilerInvocation.h | 22 +- clang/include/clang/Frontend/PrecompiledPreamble.h | 4 +- clang/include/clang/Frontend/Utils.h | 4 +- clang/include/clang/Lex/PreprocessorOptions.h | 26 +- clang/include/clang/Sema/DeclSpec.h | 83 +- clang/include/clang/Sema/Designator.h | 49 +- clang/include/clang/Sema/Initialization.h | 18 +- clang/include/clang/Sema/Sema.h | 145 +- clang/include/clang/Serialization/ASTBitCodes.h | 4 +- clang/include/clang/Serialization/ASTReader.h | 38 +- .../include/clang/Serialization/ASTRecordReader.h | 2 +- .../include/clang/Serialization/ASTRecordWriter.h | 9 +- clang/include/clang/Serialization/ASTWriter.h | 10 + clang/include/clang/Tooling/CompilationDatabase.h | 15 +- .../clang/Tooling/Inclusions/IncludeStyle.h | 20 + .../Tooling/Refactoring/Rename/SymbolOccurrences.h | 13 +- .../clang/Tooling/Transformer/RewriteRule.h | 10 +- clang/lib/APINotes/APINotesTypes.cpp | 20 +- clang/lib/AST/APValue.cpp | 8 + clang/lib/AST/ASTImporter.cpp | 28 +- clang/lib/AST/ASTTypeTraits.cpp | 11 + clang/lib/AST/AttrImpl.cpp | 11 +- clang/lib/AST/Decl.cpp | 47 +- clang/lib/AST/DeclBase.cpp | 51 +- clang/lib/AST/DeclCXX.cpp | 6 +- clang/lib/AST/DeclObjC.cpp | 4 +- clang/lib/AST/Expr.cpp | 31 +- clang/lib/AST/ItaniumMangle.cpp | 4 + clang/lib/AST/RecordLayoutBuilder.cpp | 21 +- clang/lib/AST/TemplateBase.cpp | 4 +- clang/lib/AST/TypePrinter.cpp | 3 + clang/lib/ASTMatchers/ASTMatchFinder.cpp | 22 + clang/lib/ASTMatchers/ASTMatchersInternal.cpp | 5 + clang/lib/ASTMatchers/Dynamic/Marshallers.h | 73 + clang/lib/ASTMatchers/Dynamic/Registry.cpp | 2 + clang/lib/ASTMatchers/Dynamic/VariantValue.cpp | 30 + clang/lib/Analysis/CalledOnceCheck.cpp | 5 +- clang/lib/Basic/CMakeLists.txt | 1 + clang/lib/Basic/OpenCLOptions.cpp | 106 + clang/lib/Basic/SourceLocation.cpp | 8 + clang/lib/Basic/SourceManager.cpp | 23 +- clang/lib/Basic/Targets.cpp | 28 +- clang/lib/Basic/Targets/AArch64.cpp | 7 + clang/lib/Basic/Targets/AArch64.h | 2 + clang/lib/Basic/Targets/AMDGPU.h | 35 +- clang/lib/Basic/Targets/NVPTX.h | 18 +- clang/lib/Basic/Targets/PPC.cpp | 6 +- clang/lib/Basic/Targets/RISCV.cpp | 101 +- clang/lib/Basic/Targets/RISCV.h | 13 + clang/lib/Basic/Targets/SPIR.h | 2 +- clang/lib/Basic/Targets/X86.h | 4 +- clang/lib/CodeGen/BackendUtil.cpp | 20 + clang/lib/CodeGen/CGBuiltin.cpp | 167 +- clang/lib/CodeGen/CGCUDANV.cpp | 93 +- clang/lib/CodeGen/CGCUDARuntime.h | 7 +- clang/lib/CodeGen/CGCXXABI.h | 7 + clang/lib/CodeGen/CGCall.cpp | 31 +- clang/lib/CodeGen/CGDebugInfo.cpp | 99 +- clang/lib/CodeGen/CGDebugInfo.h | 11 +- clang/lib/CodeGen/CGException.cpp | 2 +- clang/lib/CodeGen/CGExprConstant.cpp | 6 +- clang/lib/CodeGen/CGExprScalar.cpp | 37 +- clang/lib/CodeGen/CGLoopInfo.cpp | 52 +- clang/lib/CodeGen/CGLoopInfo.h | 7 + clang/lib/CodeGen/CGObjC.cpp | 44 +- clang/lib/CodeGen/CGObjCMac.cpp | 3 +- clang/lib/CodeGen/CGOpenMPRuntime.cpp | 79 +- clang/lib/CodeGen/CGOpenMPRuntimeGPU.cpp | 23 +- clang/lib/CodeGen/CGRecordLayoutBuilder.cpp | 19 +- clang/lib/CodeGen/CodeGenFunction.cpp | 3 +- clang/lib/CodeGen/CodeGenModule.cpp | 38 +- clang/lib/CodeGen/CodeGenTypeCache.h | 3 + clang/lib/CodeGen/CoverageMappingGen.cpp | 24 +- clang/lib/CodeGen/CoverageMappingGen.h | 6 +- clang/lib/CodeGen/MicrosoftCXXABI.cpp | 16 +- clang/lib/CodeGen/TargetInfo.cpp | 73 +- clang/lib/Driver/Driver.cpp | 16 +- clang/lib/Driver/ToolChains/AMDGPU.cpp | 28 +- clang/lib/Driver/ToolChains/Arch/RISCV.cpp | 30 +- clang/lib/Driver/ToolChains/Clang.cpp | 109 +- clang/lib/Driver/ToolChains/CommonArgs.cpp | 36 + clang/lib/Driver/ToolChains/CommonArgs.h | 4 + clang/lib/Driver/ToolChains/Cuda.cpp | 54 +- clang/lib/Driver/ToolChains/Flang.cpp | 33 +- clang/lib/Driver/ToolChains/Flang.h | 9 + clang/lib/Driver/ToolChains/Fuchsia.cpp | 10 + clang/lib/Driver/ToolChains/Gnu.cpp | 5 +- clang/lib/Driver/ToolChains/ROCm.h | 2 +- clang/lib/Format/BreakableToken.cpp | 31 +- clang/lib/Format/BreakableToken.h | 1 - clang/lib/Format/ContinuationIndenter.cpp | 9 +- clang/lib/Format/Format.cpp | 84 +- clang/lib/Format/FormatToken.h | 1 + clang/lib/Format/FormatTokenLexer.cpp | 4 + clang/lib/Format/TokenAnnotator.cpp | 3 +- clang/lib/Format/UnwrappedLineFormatter.cpp | 79 +- clang/lib/Format/UnwrappedLineParser.cpp | 15 +- clang/lib/Format/UnwrappedLineParser.h | 2 +- clang/lib/Format/WhitespaceManager.cpp | 84 +- clang/lib/Frontend/ASTUnit.cpp | 9 +- clang/lib/Frontend/ChainedIncludesSource.cpp | 11 +- clang/lib/Frontend/CompilerInstance.cpp | 15 +- clang/lib/Frontend/CompilerInvocation.cpp | 611 +- clang/lib/Frontend/FrontendAction.cpp | 6 +- clang/lib/Frontend/FrontendActions.cpp | 2 +- clang/lib/Frontend/InitPreprocessor.cpp | 5 +- clang/lib/Frontend/ModuleDependencyCollector.cpp | 52 +- clang/lib/Frontend/PrecompiledPreamble.cpp | 23 +- .../Headers/__clang_cuda_math_forward_declares.h | 3 + clang/lib/Headers/__clang_hip_cmath.h | 35 + clang/lib/Headers/altivec.h | 40 + clang/lib/Headers/amxintrin.h | 2 +- clang/lib/Headers/arm_acle.h | 26 + clang/lib/Headers/avxintrin.h | 6 +- clang/lib/Headers/emmintrin.h | 2 +- clang/lib/Lex/PPMacroExpansion.cpp | 10 +- clang/lib/Lex/TokenLexer.cpp | 10 +- clang/lib/Parse/ParseDecl.cpp | 7 +- clang/lib/Parse/ParseDeclCXX.cpp | 4 +- clang/lib/Parse/ParsePragma.cpp | 100 +- clang/lib/Sema/DeclSpec.cpp | 20 +- clang/lib/Sema/Sema.cpp | 28 +- clang/lib/Sema/SemaAttr.cpp | 227 +- clang/lib/Sema/SemaCUDA.cpp | 3 +- clang/lib/Sema/SemaChecking.cpp | 41 +- clang/lib/Sema/SemaCodeComplete.cpp | 27 +- clang/lib/Sema/SemaDecl.cpp | 39 +- clang/lib/Sema/SemaDeclAttr.cpp | 110 +- clang/lib/Sema/SemaDeclCXX.cpp | 13 +- clang/lib/Sema/SemaExpr.cpp | 13 +- clang/lib/Sema/SemaExprCXX.cpp | 37 +- clang/lib/Sema/SemaInit.cpp | 18 +- clang/lib/Sema/SemaLookup.cpp | 7 + clang/lib/Sema/SemaOverload.cpp | 21 +- clang/lib/Sema/SemaStmt.cpp | 3 +- clang/lib/Sema/SemaStmtAttr.cpp | 21 +- clang/lib/Sema/SemaTemplate.cpp | 5 + clang/lib/Sema/SemaTemplateDeduction.cpp | 6 +- clang/lib/Sema/SemaTemplateInstantiate.cpp | 7 +- clang/lib/Sema/SemaTemplateInstantiateDecl.cpp | 3 + clang/lib/Sema/SemaType.cpp | 169 +- clang/lib/Sema/TreeTransform.h | 8 +- clang/lib/Serialization/ASTReader.cpp | 287 +- clang/lib/Serialization/ASTWriter.cpp | 163 +- .../Checkers/FuchsiaHandleChecker.cpp | 115 +- clang/lib/Tooling/CompilationDatabase.cpp | 6 +- .../Refactoring/Rename/SymbolOccurrences.cpp | 5 +- clang/lib/Tooling/Transformer/RewriteRule.cpp | 7 +- clang/test/AST/Inputs/cuda.h | 54 + clang/test/AST/ast-dump-managed-var.cu | 28 + clang/test/AST/ast-dump-recovery.cpp | 11 - clang/test/AST/ast-print-pragmas.cpp | 30 + clang/test/AST/pr47636.cpp | 26 + clang/test/Analysis/NewDelete-intersections.mm | 9 +- clang/test/Analysis/auto-obj-dtors-cfg-output.cpp | 2 +- clang/test/Analysis/cfg-rich-constructors.cpp | 8 +- clang/test/Analysis/cfg-rich-constructors.mm | 8 +- clang/test/Analysis/cfg.c | 2 +- .../Analysis/exploded-graph-rewriter/trimmers.dot | 10 +- clang/test/Analysis/free.c | 20 +- clang/test/Analysis/fuchsia_handle.cpp | 21 + clang/test/Analysis/lit.local.cfg | 8 +- clang/test/CMakeLists.txt | 1 + .../basic.namespace/namespace.udecl/p15.cpp | 12 +- clang/test/CXX/drs/dr15xx.cpp | 14 + clang/test/CXX/special/class.ctor/p6-0x.cpp | 31 + clang/test/CXX/special/class.inhctor/p1.cpp | 12 +- clang/test/CXX/special/class.inhctor/p2.cpp | 6 +- clang/test/CodeGen/X86/amx_api.c | 8 +- clang/test/CodeGen/aarch64-ls64.c | 164 + ...sve-acle-__ARM_FEATURE_SVE_VECTOR_OPERATORS.cpp | 7 +- clang/test/CodeGen/aarch64-tme.cpp | 2 +- clang/test/CodeGen/arm_neon_intrinsics.c | 60 +- clang/test/CodeGen/attr-arm-sve-vector-bits-call.c | 93 +- clang/test/CodeGen/attr-arm-sve-vector-bits-cast.c | 27 +- .../CodeGen/attr-arm-sve-vector-bits-codegen.c | 27 +- clang/test/CodeGen/attr-nomerge.cpp | 54 +- clang/test/CodeGen/attr-weak-import.c | 8 +- clang/test/CodeGen/attr-weakref.c | 7 +- clang/test/CodeGen/attr-weakref2.c | 4 +- clang/test/CodeGen/builtins-ppc-vsx.c | 60 + clang/test/CodeGen/builtins-wasm.c | 44 +- clang/test/CodeGen/debug-info-oslog.c | 2 +- clang/test/CodeGen/dso-local-executable.c | 24 +- clang/test/CodeGen/fpconstrained.c | 4 +- clang/test/CodeGen/fpconstrained.cpp | 4 +- clang/test/CodeGen/incomplete-function-type.c | 1 + clang/test/CodeGen/math-builtins-long.c | 97 +- clang/test/CodeGen/noexceptionsfpmath.c | 2 +- clang/test/CodeGen/thinlto-distributed-newpm.ll | 9 - .../test/CodeGen/unique-internal-linkage-names.cpp | 20 +- clang/test/CodeGenCUDA/Inputs/cuda.h | 3 + clang/test/CodeGenCUDA/managed-var.cu | 100 + clang/test/CodeGenCUDA/propagate-metadata.cu | 12 +- clang/test/CodeGenCUDA/usual-deallocators.cu | 18 + clang/test/CodeGenCXX/cxx2a-destroying-delete.cpp | 55 +- .../debug-info-codeview-display-name.cpp | 40 +- .../debug-info-gline-tables-only-codeview.cpp | 30 + clang/test/CodeGenCXX/difile_entry.cpp | 13 + .../test/CodeGenCXX/fdebug-info-for-profiling.cpp | 21 + clang/test/CodeGenCXX/homogeneous-aggregates.cpp | 69 + clang/test/CodeGenCXX/mangle-template.cpp | 20 + .../CodeGenCXX/microsoft-abi-member-pointers.cpp | 10 + .../CodeGenCXX/ms-lookup-template-base-classes.cpp | 15 + clang/test/CodeGenCXX/ppc32-varargs-method.cpp | 20 + clang/test/CodeGenCXX/pr47636.cpp | 12 + clang/test/CodeGenCXX/pragma-loop-pr27643.cpp | 9 +- clang/test/CodeGenCXX/pragma-loop.cpp | 78 +- clang/test/CodeGenCXX/wasm-eh.cpp | 13 +- .../CodeGenCoroutines/coro-retcon-unreachable.ll | 46 - clang/test/CodeGenObjC/ns_consume_null_check.m | 26 +- clang/test/CodeGenObjC/null-check-bool-ret.m | 38 + clang/test/CodeGenObjC/ppc32-varargs-id.m | 33 + clang/test/CodeGenOpenCL/convergent.cl | 2 +- .../c++/relative-vtables+asan+noexcept/libc++.so | 0 .../c++/relative-vtables+asan/libc++.so | 0 .../Inputs/libomptarget/libomptarget-nvptx-test.bc | 0 clang/test/Driver/Inputs/rocm/bin/.hipVersion | 4 +- clang/test/Driver/aix-pragma-pack.c | 4 + clang/test/Driver/arm-machine-outliner.c | 9 + clang/test/Driver/cl-options.c | 5 + clang/test/Driver/clang-offload-bundler.c | 59 +- clang/test/Driver/debug-options.c | 16 + clang/test/Driver/debug-prefix-map.c | 11 + clang/test/Driver/fast-math.c | 4 - clang/test/Driver/fcs-profile-generate.c | 15 + clang/test/Driver/fdirect-access-external-data.c | 18 + clang/test/Driver/fp-model.c | 8 - clang/test/Driver/fuchsia.cpp | 27 + clang/test/Driver/openmp-offload-gpu.c | 37 +- clang/test/Driver/ppc-features.cpp | 30 +- clang/test/Driver/riscv-arch.c | 54 +- clang/test/Driver/sigpipe-handling.c | 9 + clang/test/Driver/split-debug.c | 9 + clang/test/Driver/x86-march.c | 4 + clang/test/Format/access-modifiers.cpp | 63 + clang/test/Frontend/diagnostics-order.c | 2 +- clang/test/Frontend/fixed_point_compound.c | 110 + clang/test/Frontend/fixed_point_conversions.c | 299 + clang/test/Frontend/fixed_point_conversions_half.c | 309 + .../Frontend/optimization-remark-line-directive.c | 2 +- clang/test/Frontend/optimization-remark-new-pm.c | 4 +- .../optimization-remark-with-hotness-new-pm.c | 26 +- .../Frontend/optimization-remark-with-hotness.c | 2 +- clang/test/Frontend/optimization-remark.c | 26 +- clang/test/Frontend/x86-target-cpu.c | 1 + .../Inputs/preamble-reparse-changed-module/head.h | 3 + .../module.modulemap | 3 + .../preamble-reparse-changed-module/new-head.h | 3 + clang/test/Index/preamble-reparse-changed-module.m | 18 + clang/test/Layout/aix-double-struct-member.cpp | 9 +- .../test/Layout/aix-power-natural-interaction.cpp | 146 + clang/test/Misc/amdgcn.languageOptsOpenCL.cl | 12 +- clang/test/Misc/loop-opt-setup.c | 2 +- clang/test/Misc/nvptx.languageOptsOpenCL.cl | 16 +- ...pragma-attribute-supported-attributes-list.test | 3 + clang/test/Misc/r600.languageOptsOpenCL.cl | 18 +- clang/test/OpenMP/begin_declare_variant_messages.c | 2 +- clang/test/OpenMP/declare_mapper_codegen.cpp | 102 +- .../declare_target_device_only_compilation.cpp | 20 + clang/test/OpenMP/declare_variant_ast_x86_64.c | 10 + clang/test/OpenMP/declare_variant_messages.c | 10 +- clang/test/OpenMP/declare_variant_messages.cpp | 4 +- .../OpenMP/nvptx_declare_variant_name_mangling.cpp | 10 +- .../OpenMP/nvptx_unsupported_type_messages.cpp | 4 + clang/test/OpenMP/parallel_if_codegen.cpp | 13 + clang/test/OpenMP/target_codegen.cpp | 2 +- clang/test/OpenMP/target_data_codegen.cpp | 52 +- ...et_data_map_pointer_array_subscript_codegen.cpp | 4 +- .../OpenMP/target_data_use_device_addr_codegen.cpp | 8 +- .../OpenMP/target_data_use_device_ptr_codegen.cpp | 32 +- .../target_data_use_device_ptr_if_codegen.cpp | 2 +- clang/test/OpenMP/target_depend_codegen.cpp | 2 +- clang/test/OpenMP/target_enter_data_codegen.cpp | 24 +- .../OpenMP/target_enter_data_depend_codegen.cpp | 8 +- clang/test/OpenMP/target_exit_data_codegen.cpp | 16 +- .../OpenMP/target_exit_data_depend_codegen.cpp | 8 +- ...arget_map_member_expr_array_section_codegen.cpp | 6 +- clang/test/OpenMP/target_map_names.cpp | 14 + clang/test/OpenMP/target_update_codegen.cpp | 60 +- clang/test/OpenMP/target_update_depend_codegen.cpp | 8 +- clang/test/PCH/aix-pragma-pack.c | 119 + clang/test/PCH/cxx-reference.h | 4 + clang/test/Parser/attr-availability.c | 2 +- clang/test/Parser/fp-floatcontrol-syntax.cpp | 4 +- clang/test/Parser/opencl-cxx-virtual.cl | 23 +- clang/test/Parser/pragma-loop.cpp | 19 +- clang/test/Preprocessor/aarch64-target-features.c | 6 + clang/test/Preprocessor/macro_fn_comma_swallow2.c | 5 + clang/test/Preprocessor/riscv-target-features.c | 130 +- clang/test/Profile/profile-prefix-map.c | 14 + clang/test/Sema/Inputs/pragma-align-pack1.h | 11 + clang/test/Sema/aix-pragma-pack-and-align.c | 229 + clang/test/Sema/attr-enforce-tcb-errors.cpp | 80 + clang/test/Sema/attr-enforce-tcb.c | 65 + clang/test/Sema/attr-enforce-tcb.cpp | 70 + clang/test/Sema/builtin-returnaddress.c | 12 + clang/test/Sema/incompatible-sign.c | 18 + clang/test/Sema/incompatible-sign.cpp | 14 + .../misleading-pragma-align-pack-diagnostics.c | 19 + clang/test/SemaCUDA/Inputs/cuda.h | 1 + clang/test/SemaCUDA/bad-attributes.cu | 4 +- clang/test/SemaCUDA/device-var-init.cu | 206 +- clang/test/SemaCUDA/function-overload.cu | 2 +- clang/test/SemaCUDA/managed-var.cu | 54 + clang/test/SemaCUDA/union-init.cu | 4 +- clang/test/SemaCUDA/usual-deallocators.cu | 9 + clang/test/SemaCXX/cxx1z-decomposition.cpp | 15 + clang/test/SemaCXX/cxx2a-destroying-delete.cpp | 24 +- clang/test/SemaCXX/cxx2a-user-defined-literals.cpp | 29 + clang/test/SemaCXX/default1.cpp | 8 + .../SemaCXX/subst-func-type-invalid-ret-type.cpp | 16 + clang/test/SemaCXX/typo-correction-delayed.cpp | 9 - clang/test/SemaCXX/vector.cpp | 17 + clang/test/SemaObjC/objc-cf-audited-warning.m | 2 +- clang/test/SemaObjCXX/warn-called-once.mm | 7 + clang/test/SemaOpenCL/extension-version.cl | 12 +- clang/test/SemaOpenCL/func.cl | 38 +- clang/test/SemaOpenCL/invalid-vector-literals.cl | 1 - clang/test/SemaOpenCL/logical-ops.cl | 117 - clang/test/SemaOpenCL/operators.cl | 123 + clang/test/SemaOpenCL/vector_inc_dec_ops.cl | 9 +- clang/test/SemaOpenCLCXX/members.cl | 29 +- clang/test/SemaTemplate/instantiate-static-var.cpp | 30 + .../test/SemaTemplate/instantiation-dependence.cpp | 82 + .../test/SemaTemplate/partial-spec-instantiate.cpp | 18 +- clang/test/SemaTemplate/temp_arg_nontype_cxx1z.cpp | 25 + clang/test/SemaTemplate/temp_class_spec.cpp | 14 + clang/tools/c-index-test/c-index-test.c | 17 + clang/tools/c-index-test/core_main.cpp | 25 +- .../clang-offload-bundler/ClangOffloadBundler.cpp | 174 +- clang/unittests/AST/ASTImporterTest.cpp | 67 + clang/unittests/AST/ASTTraverserTest.cpp | 60 + clang/unittests/AST/ASTTypeTraitsTest.cpp | 12 + .../ASTMatchers/ASTMatchersNarrowingTest.cpp | 400 + .../ASTMatchers/ASTMatchersTraversalTest.cpp | 654 + .../ASTMatchers/Dynamic/VariantValueTest.cpp | 19 + clang/unittests/Basic/FileEntryTest.cpp | 2 +- clang/unittests/Format/FormatTest.cpp | 1556 +- clang/unittests/Format/FormatTestCSharp.cpp | 35 +- clang/unittests/Format/SortIncludesTest.cpp | 155 + .../unittests/Frontend/CompilerInvocationTest.cpp | 313 +- clang/unittests/Tooling/CastExprTest.cpp | 20 + clang/utils/TableGen/ClangASTPropertiesEmitter.cpp | 12 +- clang/utils/creduce-clang-crash.py | 3 +- clang/www/cxx_dr_status.html | 2 +- clang/www/cxx_status.html | 2 +- compiler-rt/CMakeLists.txt | 4 - compiler-rt/cmake/Modules/AddCompilerRT.cmake | 1 + compiler-rt/cmake/config-ix.cmake | 3 +- compiler-rt/lib/asan/asan_allocator.cpp | 28 + compiler-rt/lib/asan/asan_interceptors.cpp | 41 +- compiler-rt/lib/asan/asan_interceptors.h | 6 +- compiler-rt/lib/asan/asan_thread.cpp | 8 +- compiler-rt/lib/asan/asan_thread.h | 5 +- compiler-rt/lib/asan/asan_win.cpp | 2 +- compiler-rt/lib/asan/tests/asan_test.cpp | 4 +- compiler-rt/lib/builtins/CMakeLists.txt | 7 +- compiler-rt/lib/builtins/atomic.c | 10 + compiler-rt/lib/gwp_asan/CMakeLists.txt | 20 +- compiler-rt/lib/gwp_asan/optional/backtrace.h | 48 +- .../lib/gwp_asan/optional/backtrace_fuchsia.cpp | 11 +- .../lib/gwp_asan/optional/backtrace_linux_libc.cpp | 17 +- .../optional/backtrace_sanitizer_common.cpp | 16 +- .../lib/gwp_asan/optional/options_parser.cpp | 249 +- compiler-rt/lib/gwp_asan/optional/options_parser.h | 12 +- compiler-rt/lib/gwp_asan/optional/printf.h | 33 + compiler-rt/lib/gwp_asan/optional/segv_handler.h | 71 +- .../lib/gwp_asan/optional/segv_handler_fuchsia.cpp | 8 +- .../lib/gwp_asan/optional/segv_handler_posix.cpp | 173 +- compiler-rt/lib/gwp_asan/options.inc | 15 + compiler-rt/lib/gwp_asan/tests/CMakeLists.txt | 6 +- compiler-rt/lib/gwp_asan/tests/harness.h | 13 +- .../tests/optional/printf_sanitizer_common.cpp | 20 - compiler-rt/lib/gwp_asan/tests/options.cpp | 63 + .../platform_specific/printf_sanitizer_common.cpp | 19 + .../lib/interception/interception_linux.cpp | 6 +- compiler-rt/lib/interception/interception_linux.h | 6 +- compiler-rt/lib/lsan/lsan_allocator.cpp | 10 + compiler-rt/lib/lsan/lsan_common.cpp | 24 + compiler-rt/lib/lsan/lsan_common.h | 2 + compiler-rt/lib/msan/msan_poisoning.cpp | 81 +- compiler-rt/lib/msan/tests/msan_test.cpp | 36 +- .../sanitizer_common_interceptors_ioctl.inc | 6 +- .../sanitizer_common/sanitizer_linux_libcdep.cpp | 11 +- compiler-rt/lib/sanitizer_common/sanitizer_mac.cpp | 45 +- .../lib/sanitizer_common/sanitizer_platform.h | 13 + .../sanitizer_platform_interceptors.h | 90 +- .../sanitizer_platform_limits_posix.cpp | 84 +- .../sanitizer_platform_limits_posix.h | 2 + .../sanitizer_procmaps_solaris.cpp | 4 +- .../sanitizer_common/sanitizer_symbolizer_win.cpp | 9 +- .../lib/sanitizer_common/sanitizer_unwind_win.cpp | 7 + compiler-rt/lib/sanitizer_common/sanitizer_win.cpp | 7 + .../sanitizer_common/tests/sanitizer_mac_test.cpp | 18 +- compiler-rt/lib/scudo/scudo_allocator.cpp | 11 +- compiler-rt/lib/scudo/standalone/CMakeLists.txt | 2 +- compiler-rt/lib/scudo/standalone/combined.h | 21 +- compiler-rt/lib/scudo/standalone/flags.cpp | 15 - .../lib/scudo/standalone/tests/CMakeLists.txt | 2 +- .../lib/scudo/standalone/tests/flags_test.cpp | 15 - .../lib/scudo/standalone/tests/scudo_unit_test.h | 7 +- .../lib/scudo/standalone/tests/wrappers_c_test.cpp | 7 +- .../lib/tsan/rtl/tsan_interceptors_posix.cpp | 8 +- compiler-rt/test/builtins/Unit/atomic_test.c | 80 + .../test/hwasan/TestCases/register-dump-read.c | 12 +- compiler-rt/test/msan/chained_origin_memmove.cpp | 57 + .../test/scudo/standalone/unit/lit.site.cfg.py.in | 2 +- compiler-rt/tools/gwp_asan/CMakeLists.txt | 15 +- .../tools/gwp_asan/options_parser_fuzzer.cpp | 12 + debuginfo-tests/CMakeLists.txt | 4 +- .../memvars/inline-escaping-function.c | 45 + .../dexter-tests/memvars/merged-store.c | 43 + .../dexter-tests/memvars/unused-merged-value.c | 44 + .../llvm-prettyprinters/gdb/llvm-support.cpp | 4 +- .../llvm-prettyprinters/gdb/mlir-support.cpp | 4 +- flang/CMakeLists.txt | 20 +- flang/include/flang/Common/Fortran.h | 3 + flang/include/flang/Evaluate/call.h | 24 +- flang/include/flang/Evaluate/characteristics.h | 23 +- flang/include/flang/Evaluate/fold.h | 24 +- flang/include/flang/Evaluate/shape.h | 86 +- flang/include/flang/Evaluate/tools.h | 43 +- flang/include/flang/Evaluate/traverse.h | 2 +- flang/include/flang/Evaluate/type.h | 7 +- flang/include/flang/Frontend/CompilerInstance.h | 8 + flang/include/flang/Frontend/CompilerInvocation.h | 13 + flang/include/flang/Frontend/FrontendActions.h | 4 + flang/include/flang/Frontend/FrontendOptions.h | 26 +- flang/include/flang/Frontend/PreprocessorOptions.h | 47 + flang/include/flang/Parser/dump-parse-tree.h | 2 +- flang/include/flang/Parser/parse-tree.h | 6 +- flang/include/flang/Parser/provenance.h | 9 +- flang/include/flang/Parser/source.h | 6 +- flang/include/flang/Semantics/expression.h | 2 + flang/include/flang/Semantics/semantics.h | 4 +- flang/include/flang/Semantics/symbol.h | 2 +- flang/include/flang/Semantics/tools.h | 8 + flang/include/flang/Version.inc.in | 3 + flang/lib/Evaluate/call.cpp | 16 +- flang/lib/Evaluate/characteristics.cpp | 67 +- flang/lib/Evaluate/check-expression.cpp | 90 +- flang/lib/Evaluate/fold-implementation.h | 51 +- flang/lib/Evaluate/fold.cpp | 7 + flang/lib/Evaluate/formatting.cpp | 19 +- flang/lib/Evaluate/intrinsics.cpp | 113 +- flang/lib/Evaluate/shape.cpp | 280 +- flang/lib/Evaluate/tools.cpp | 229 +- flang/lib/Frontend/CompilerInstance.cpp | 16 +- flang/lib/Frontend/CompilerInvocation.cpp | 98 +- flang/lib/Frontend/FrontendAction.cpp | 2 + flang/lib/Frontend/FrontendActions.cpp | 10 + flang/lib/Frontend/FrontendOptions.cpp | 26 +- .../lib/FrontendTool/ExecuteCompilerInvocation.cpp | 2 + flang/lib/Lower/OpenMP.cpp | 5 +- flang/lib/Parser/openmp-parsers.cpp | 26 +- flang/lib/Parser/parsing.cpp | 9 +- flang/lib/Parser/preprocessor.cpp | 10 +- flang/lib/Parser/prescan.cpp | 11 +- flang/lib/Parser/provenance.cpp | 26 +- flang/lib/Parser/source.cpp | 10 +- flang/lib/Parser/unparse.cpp | 31 +- flang/lib/Semantics/assignment.cpp | 2 +- flang/lib/Semantics/check-acc-structure.cpp | 23 +- flang/lib/Semantics/check-acc-structure.h | 4 +- flang/lib/Semantics/check-call.cpp | 45 +- flang/lib/Semantics/check-declarations.cpp | 50 +- flang/lib/Semantics/check-directive-structure.h | 34 +- flang/lib/Semantics/check-do-forall.cpp | 45 +- flang/lib/Semantics/check-io.cpp | 9 +- flang/lib/Semantics/check-omp-structure.cpp | 181 +- flang/lib/Semantics/check-omp-structure.h | 6 + flang/lib/Semantics/expression.cpp | 64 +- flang/lib/Semantics/mod-file.cpp | 78 +- flang/lib/Semantics/resolve-directives.cpp | 80 + flang/lib/Semantics/resolve-names-utils.cpp | 12 + flang/lib/Semantics/resolve-names-utils.h | 2 + flang/lib/Semantics/resolve-names.cpp | 151 +- flang/lib/Semantics/semantics.cpp | 42 +- flang/lib/Semantics/tools.cpp | 194 +- flang/module/__fortran_builtins.f90 | 2 + flang/module/iso_c_binding.f90 | 40 +- flang/module/iso_fortran_env.f90 | 4 +- flang/test/Driver/{no_files.f90 => no-files.f90} | 0 .../Driver/{version_test.f90 => version-test.f90} | 0 flang/test/Flang-Driver/Inputs/basic-header-one.h | 1 + flang/test/Flang-Driver/Inputs/basic-header-two.h | 1 + .../Flang-Driver/Inputs/basictestmoduleone.mod | 1 + flang/test/Flang-Driver/Inputs/fixed-form-test.f | 2 + flang/test/Flang-Driver/Inputs/free-form-test.f90 | 2 + .../Inputs/header-dir/basic-header-one.h | 1 + .../Inputs/header-dir/basic-header-two.h | 1 + .../Inputs/module-dir/basictestmoduletwo.mod | 1 + flang/test/Flang-Driver/code-gen.f90 | 15 + flang/test/Flang-Driver/driver-help-hidden.f90 | 4 + flang/test/Flang-Driver/driver-help.f90 | 16 +- flang/test/Flang-Driver/emit-obj.f90 | 14 - flang/test/Flang-Driver/fixed-free-detection.f90 | 40 + flang/test/Flang-Driver/include-header.f90 | 77 + flang/test/Flang-Driver/include-module.f90 | 32 + flang/test/Flang-Driver/macro-def-undef.f90 | 38 + flang/test/Flang-Driver/macro-multiline.f90 | 22 + flang/test/Flang-Driver/phases.f90 | 20 + .../predefined-macros-compiler-version.f90 | 26 + .../test/Frontend}/Inputs/empty.h | 0 flang/test/Frontend/input-output-file.f90 | 6 +- flang/test/Frontend/multiple-input-files.f90 | 10 +- flang/test/Frontend/preprocessor-diag.f90 | 11 + flang/test/Preprocessing/assert.F90 | 2 +- .../test/Preprocessing/compiler_defined_macros.F90 | 2 +- flang/test/Preprocessing/defines.F90 | 2 +- flang/test/Preprocessing/fixed-rescan.F | 2 +- flang/test/Preprocessing/hollerith.f | 2 +- flang/test/Preprocessing/include-comment.F90 | 2 +- flang/test/Preprocessing/pp001.F | 2 +- flang/test/Preprocessing/pp002.F | 2 +- flang/test/Preprocessing/pp003.F | 2 +- flang/test/Preprocessing/pp004.F | 2 +- flang/test/Preprocessing/pp005.F | 2 +- flang/test/Preprocessing/pp006.F | 2 +- flang/test/Preprocessing/pp007.F | 2 +- flang/test/Preprocessing/pp008.F | 2 +- flang/test/Preprocessing/pp009.F | 2 +- flang/test/Preprocessing/pp010.F | 2 +- flang/test/Preprocessing/pp011.F | 2 +- flang/test/Preprocessing/pp012.F | 2 +- flang/test/Preprocessing/pp013.F | 2 +- flang/test/Preprocessing/pp014.F | 2 +- flang/test/Preprocessing/pp015.F | 2 +- flang/test/Preprocessing/pp016.F | 2 +- flang/test/Preprocessing/pp017.F | 2 +- flang/test/Preprocessing/pp018.F | 2 +- flang/test/Preprocessing/pp019.F | 2 +- flang/test/Preprocessing/pp020.F | 2 +- flang/test/Preprocessing/pp021.F | 2 +- flang/test/Preprocessing/pp022.F | 2 +- flang/test/Preprocessing/pp023.F | 2 +- flang/test/Preprocessing/pp024.F | 2 +- flang/test/Preprocessing/pp025.F | 2 +- flang/test/Preprocessing/pp026.F | 2 +- flang/test/Preprocessing/pp027.F | 2 +- flang/test/Preprocessing/pp028.F | 2 +- flang/test/Preprocessing/pp029.F | 2 +- flang/test/Preprocessing/pp030.F | 2 +- flang/test/Preprocessing/pp031.F | 2 +- flang/test/Preprocessing/pp032.F | 2 +- flang/test/Preprocessing/pp033.F | 2 +- flang/test/Preprocessing/pp034.F | 2 +- flang/test/Preprocessing/pp035.F | 2 +- flang/test/Preprocessing/pp036.F | 2 +- flang/test/Preprocessing/pp037.F | 2 +- flang/test/Preprocessing/pp038.F | 2 +- flang/test/Preprocessing/pp039.F | 2 +- flang/test/Preprocessing/pp040.F | 2 +- flang/test/Preprocessing/pp041.F | 2 +- flang/test/Preprocessing/pp042.F | 2 +- flang/test/Preprocessing/pp043.F | 2 +- flang/test/Preprocessing/pp044.F | 2 +- flang/test/Preprocessing/pp101.F90 | 2 +- flang/test/Preprocessing/pp102.F90 | 2 +- flang/test/Preprocessing/pp103.F90 | 2 +- flang/test/Preprocessing/pp104.F90 | 2 +- flang/test/Preprocessing/pp105.F90 | 2 +- flang/test/Preprocessing/pp106.F90 | 2 +- flang/test/Preprocessing/pp107.F90 | 2 +- flang/test/Preprocessing/pp108.F90 | 2 +- flang/test/Preprocessing/pp109.F90 | 2 +- flang/test/Preprocessing/pp110.F90 | 2 +- flang/test/Preprocessing/pp111.F90 | 2 +- flang/test/Preprocessing/pp112.F90 | 2 +- flang/test/Preprocessing/pp113.F90 | 2 +- flang/test/Preprocessing/pp114.F90 | 2 +- flang/test/Preprocessing/pp115.F90 | 2 +- flang/test/Preprocessing/pp116.F90 | 2 +- flang/test/Preprocessing/pp117.F90 | 2 +- flang/test/Preprocessing/pp118.F90 | 2 +- flang/test/Preprocessing/pp119.F90 | 2 +- flang/test/Preprocessing/pp120.F90 | 2 +- flang/test/Preprocessing/pp121.F90 | 2 +- flang/test/Preprocessing/pp122.F90 | 2 +- flang/test/Preprocessing/pp123.F90 | 2 +- flang/test/Preprocessing/pp124.F90 | 2 +- flang/test/Preprocessing/pp125.F90 | 2 +- flang/test/Preprocessing/pp126.F90 | 2 +- flang/test/Preprocessing/pp127.F90 | 2 +- flang/test/Preprocessing/pp128.F90 | 2 +- flang/test/Preprocessing/pp129.F90 | 2 +- flang/test/Preprocessing/pp130.F90 | 2 +- flang/test/Semantics/acc-clause-validity.f90 | 31 +- flang/test/Semantics/acc-declare-validity.f90 | 57 + flang/test/Semantics/allocate12.f90 | 6 +- flang/test/Semantics/altreturn06.f90 | 16 + flang/test/Semantics/assign03.f90 | 2 +- flang/test/Semantics/call09.f90 | 27 +- flang/test/Semantics/call17.f90 | 19 + flang/test/Semantics/data04.f90 | 1 - flang/test/Semantics/modfile03.f90 | 18 + flang/test/Semantics/modfile07.f90 | 26 + flang/test/Semantics/modfile17.f90 | 2 +- flang/test/Semantics/modfile30.f90 | 4 +- flang/test/Semantics/modfile35.f90 | 6 +- flang/test/Semantics/modfile37.f90 | 32 + flang/test/Semantics/modfile38.f90 | 35 + flang/test/Semantics/modfile39.f90 | 48 + flang/test/Semantics/modifiable01.f90 | 70 + flang/test/Semantics/omp-device-constructs.f90 | 2 +- flang/test/Semantics/omp-do01-positivecase.f90 | 19 + flang/test/Semantics/omp-do01.f90 | 12 +- flang/test/Semantics/omp-do05-positivecase.f90 | 36 + flang/test/Semantics/omp-do05.f90 | 38 +- flang/test/Semantics/omp-parallell01.f90 | 3 +- flang/test/Semantics/omp-workshare01.f90 | 15 +- flang/test/Semantics/omp-workshare02.f90 | 52 +- flang/test/Semantics/omp-workshare03.f90 | 32 + flang/test/Semantics/omp-workshare04.f90 | 48 + flang/test/Semantics/omp-workshare05.f90 | 60 + flang/test/Semantics/resolve100.f90 | 14 + flang/test/Semantics/resolve44.f90 | 2 - flang/test/Semantics/resolve53.f90 | 4 +- flang/test/Semantics/resolve88.f90 | 2 +- flang/test/Semantics/separate-mp02.f90 | 12 +- flang/test/Semantics/shape.f90 | 8 + flang/test/Semantics/structconst03.f90 | 19 +- flang/test/Semantics/structconst04.f90 | 18 +- flang/test/lit.cfg.py | 9 +- flang/tools/f18/CMakeLists.txt | 2 - flang/tools/f18/f18.cpp | 17 +- flang/tools/f18/f18_version.h.in | 9 - flang/tools/f18/flang | 7 +- flang/unittests/Frontend/CMakeLists.txt | 1 - flang/unittests/Frontend/CompilerInstanceTest.cpp | 2 +- flang/unittests/Frontend/FrontendActionTest.cpp | 30 +- flang/unittests/Frontend/InputOutputTest.cpp | 76 - libc/benchmarks/JSON.cpp | 5 - libc/benchmarks/LibcMemoryBenchmarkMain.cpp | 13 +- libc/cmake/modules/LLVMLibCCheckCpuFeatures.cmake | 6 +- libc/cmake/modules/LLVMLibCObjectRules.cmake | 84 +- libc/config/linux/aarch64/entrypoints.txt | 11 + libc/config/linux/x86_64/entrypoints.txt | 4 + libc/include/CMakeLists.txt | 1 + libc/spec/gnu_ext.td | 19 +- libc/spec/posix.td | 15 + libc/spec/stdc.td | 2 + libc/src/__support/CMakeLists.txt | 10 +- libc/src/__support/common.h | 55 + libc/src/__support/common.h.def | 22 - libc/src/assert/__assert_fail.cpp | 5 +- libc/src/ctype/CMakeLists.txt | 16 + libc/src/ctype/isalnum.cpp | 2 +- libc/src/ctype/isalpha.cpp | 2 +- libc/src/ctype/isascii.cpp | 17 + libc/src/ctype/isascii.h | 20 + libc/src/ctype/isblank.cpp | 4 +- libc/src/ctype/iscntrl.cpp | 4 +- libc/src/ctype/isdigit.cpp | 2 +- libc/src/ctype/isgraph.cpp | 2 +- libc/src/ctype/islower.cpp | 2 +- libc/src/ctype/isprint.cpp | 2 +- libc/src/ctype/ispunct.cpp | 2 +- libc/src/ctype/isspace.cpp | 2 +- libc/src/ctype/isupper.cpp | 2 +- libc/src/ctype/isxdigit.cpp | 2 +- libc/src/ctype/toascii.cpp | 17 + libc/src/ctype/toascii.h | 18 + libc/src/ctype/tolower.cpp | 2 +- libc/src/ctype/toupper.cpp | 2 +- libc/src/errno/__errno_location.cpp | 2 +- libc/src/fenv/feclearexcept.cpp | 3 +- libc/src/fenv/fegetround.cpp | 3 +- libc/src/fenv/feraiseexcept.cpp | 3 +- libc/src/fenv/fesetround.cpp | 3 +- libc/src/fenv/fetestexcept.cpp | 3 +- libc/src/math/CMakeLists.txt | 11 + libc/src/math/ceil.cpp | 3 +- libc/src/math/ceilf.cpp | 3 +- libc/src/math/ceill.cpp | 3 +- libc/src/math/copysign.cpp | 3 +- libc/src/math/copysignf.cpp | 3 +- libc/src/math/copysignl.cpp | 3 +- libc/src/math/cosf.cpp | 3 +- libc/src/math/exp2f.cpp | 3 +- libc/src/math/exp_utils.cpp | 1 + libc/src/math/expf.cpp | 3 +- libc/src/math/fabs.cpp | 3 +- libc/src/math/fabsf.cpp | 3 +- libc/src/math/fabsl.cpp | 3 +- libc/src/math/fdim.cpp | 3 +- libc/src/math/fdimf.cpp | 3 +- libc/src/math/fdiml.cpp | 3 +- libc/src/math/floor.cpp | 3 +- libc/src/math/floorf.cpp | 3 +- libc/src/math/floorl.cpp | 3 +- libc/src/math/fmaf.cpp | 65 + libc/src/math/fmaf.h | 18 + libc/src/math/fmax.cpp | 3 +- libc/src/math/fmaxf.cpp | 3 +- libc/src/math/fmaxl.cpp | 3 +- libc/src/math/fmin.cpp | 3 +- libc/src/math/fminf.cpp | 3 +- libc/src/math/fminl.cpp | 3 +- libc/src/math/frexp.cpp | 3 +- libc/src/math/frexpf.cpp | 3 +- libc/src/math/frexpl.cpp | 3 +- libc/src/math/hypot.cpp | 5 +- libc/src/math/hypotf.cpp | 3 +- libc/src/math/ilogb.cpp | 3 +- libc/src/math/ilogbf.cpp | 3 +- libc/src/math/ilogbl.cpp | 3 +- libc/src/math/ldexp.cpp | 3 +- libc/src/math/ldexpf.cpp | 3 +- libc/src/math/ldexpl.cpp | 3 +- libc/src/math/llrint.cpp | 3 +- libc/src/math/llrintf.cpp | 3 +- libc/src/math/llrintl.cpp | 3 +- libc/src/math/llround.cpp | 3 +- libc/src/math/llroundf.cpp | 3 +- libc/src/math/llroundl.cpp | 3 +- libc/src/math/logb.cpp | 3 +- libc/src/math/logbf.cpp | 3 +- libc/src/math/logbl.cpp | 3 +- libc/src/math/lrint.cpp | 3 +- libc/src/math/lrintf.cpp | 3 +- libc/src/math/lrintl.cpp | 3 +- libc/src/math/lround.cpp | 3 +- libc/src/math/lroundf.cpp | 3 +- libc/src/math/lroundl.cpp | 3 +- libc/src/math/math_utils.cpp | 1 + libc/src/math/modf.cpp | 3 +- libc/src/math/modff.cpp | 3 +- libc/src/math/modfl.cpp | 3 +- libc/src/math/nearbyint.cpp | 3 +- libc/src/math/nearbyintf.cpp | 3 +- libc/src/math/nearbyintl.cpp | 3 +- libc/src/math/nextafter.cpp | 3 +- libc/src/math/nextafterf.cpp | 3 +- libc/src/math/nextafterl.cpp | 3 +- libc/src/math/remainder.cpp | 3 +- libc/src/math/remainderf.cpp | 3 +- libc/src/math/remainderl.cpp | 3 +- libc/src/math/remquo.cpp | 3 +- libc/src/math/remquof.cpp | 3 +- libc/src/math/remquol.cpp | 5 +- libc/src/math/rint.cpp | 3 +- libc/src/math/rintf.cpp | 3 +- libc/src/math/rintl.cpp | 3 +- libc/src/math/round.cpp | 3 +- libc/src/math/roundf.cpp | 3 +- libc/src/math/roundl.cpp | 3 +- libc/src/math/sincosf.cpp | 3 +- libc/src/math/sinf.cpp | 3 +- libc/src/math/sqrt.cpp | 5 +- libc/src/math/sqrtf.cpp | 3 +- libc/src/math/sqrtl.cpp | 3 +- libc/src/math/trunc.cpp | 3 +- libc/src/math/truncf.cpp | 3 +- libc/src/math/truncl.cpp | 3 +- libc/src/signal/linux/raise.cpp | 2 +- libc/src/signal/linux/sigaction.cpp | 6 +- libc/src/signal/linux/sigaddset.cpp | 2 +- libc/src/signal/linux/sigdelset.cpp | 2 +- libc/src/signal/linux/sigemptyset.cpp | 2 +- libc/src/signal/linux/sigfillset.cpp | 2 +- libc/src/signal/linux/signal.cpp | 2 +- libc/src/signal/linux/sigprocmask.cpp | 5 +- libc/src/stdlib/abort.cpp | 2 +- libc/src/stdlib/abs.cpp | 2 +- libc/src/stdlib/labs.cpp | 2 +- libc/src/stdlib/linux/_Exit.cpp | 2 +- libc/src/stdlib/llabs.cpp | 2 +- libc/src/string/CMakeLists.txt | 12 + libc/src/string/bzero.cpp | 2 +- libc/src/string/memchr.cpp | 2 +- libc/src/string/memcmp.cpp | 4 +- libc/src/string/memcpy.cpp | 5 +- libc/src/string/memmove.cpp | 65 + libc/src/string/memmove.h | 20 + libc/src/string/memory_utils/memcpy_utils.h | 33 +- libc/src/string/memory_utils/utils.h | 4 + libc/src/string/memrchr.cpp | 2 +- libc/src/string/memset.cpp | 2 +- libc/src/string/strcat.cpp | 4 +- libc/src/string/strchr.cpp | 2 +- libc/src/string/strcmp.cpp | 2 +- libc/src/string/strcpy.cpp | 4 +- libc/src/string/strcspn.cpp | 2 +- libc/src/string/strlen.cpp | 2 +- libc/src/string/strncpy.cpp | 5 +- libc/src/string/strnlen.cpp | 2 +- libc/src/string/strpbrk.cpp | 2 +- libc/src/string/strrchr.cpp | 2 +- libc/src/string/strspn.cpp | 2 +- libc/src/string/strstr.cpp | 2 +- libc/src/string/strtok.cpp | 5 +- libc/src/string/strtok_r.cpp | 7 +- libc/src/string/x86/memcpy.cpp | 44 +- libc/src/sys/mman/linux/mmap.cpp | 5 +- libc/src/sys/mman/linux/munmap.cpp | 2 +- libc/src/threads/linux/call_once.cpp | 4 +- libc/src/threads/linux/mtx_init.cpp | 3 +- libc/src/threads/linux/mtx_lock.cpp | 3 +- libc/src/threads/linux/mtx_unlock.cpp | 3 +- libc/src/threads/linux/thrd_create.cpp | 5 +- libc/src/threads/linux/thrd_join.cpp | 3 +- libc/src/time/mktime.cpp | 2 +- libc/src/unistd/linux/write.cpp | 2 +- libc/test/config/linux/x86_64/syscall_test.cpp | 2 +- libc/test/src/assert/assert_test.cpp | 4 +- libc/test/src/ctype/CMakeLists.txt | 20 + libc/test/src/ctype/isalnum_test.cpp | 2 +- libc/test/src/ctype/isalpha_test.cpp | 2 +- libc/test/src/ctype/isascii_test.cpp | 23 + libc/test/src/ctype/isblank_test.cpp | 2 +- libc/test/src/ctype/iscntrl_test.cpp | 2 +- libc/test/src/ctype/isdigit_test.cpp | 2 +- libc/test/src/ctype/isgraph_test.cpp | 2 +- libc/test/src/ctype/islower_test.cpp | 2 +- libc/test/src/ctype/isprint_test.cpp | 2 +- libc/test/src/ctype/ispunct_test.cpp | 2 +- libc/test/src/ctype/isspace_test.cpp | 2 +- libc/test/src/ctype/isupper_test.cpp | 2 +- libc/test/src/ctype/isxdigit_test.cpp | 2 +- libc/test/src/ctype/toascii_test.cpp | 24 + libc/test/src/ctype/tolower_test.cpp | 2 +- libc/test/src/ctype/toupper_test.cpp | 2 +- libc/test/src/errno/errno_test.cpp | 2 +- libc/test/src/fenv/enabled_exceptions_test.cpp | 2 +- libc/test/src/fenv/exception_status_test.cpp | 46 +- libc/test/src/fenv/rounding_mode_test.cpp | 2 +- libc/test/src/math/CMakeLists.txt | 13 + libc/test/src/math/FDimTest.h | 2 +- libc/test/src/math/FmaTest.h | 94 + libc/test/src/math/ILogbTest.h | 2 +- libc/test/src/math/LdExpTest.h | 18 +- libc/test/src/math/NextAfterTest.h | 6 +- libc/test/src/math/RIntTest.h | 12 +- libc/test/src/math/RemQuoTest.h | 10 +- libc/test/src/math/RoundToIntegerTest.h | 23 +- libc/test/src/math/ceil_test.cpp | 8 +- libc/test/src/math/ceilf_test.cpp | 8 +- libc/test/src/math/ceill_test.cpp | 8 +- libc/test/src/math/copysign_test.cpp | 4 +- libc/test/src/math/copysignf_test.cpp | 4 +- libc/test/src/math/copysignl_test.cpp | 4 +- libc/test/src/math/cosf_test.cpp | 8 +- libc/test/src/math/exp2f_test.cpp | 10 +- libc/test/src/math/expf_test.cpp | 10 +- libc/test/src/math/fabs_test.cpp | 4 +- libc/test/src/math/fabsf_test.cpp | 4 +- libc/test/src/math/fabsl_test.cpp | 4 +- libc/test/src/math/fdim_test.cpp | 14 +- libc/test/src/math/fdimf_test.cpp | 16 +- libc/test/src/math/fdiml_test.cpp | 16 +- libc/test/src/math/floor_test.cpp | 8 +- libc/test/src/math/floorf_test.cpp | 8 +- libc/test/src/math/floorl_test.cpp | 8 +- libc/test/src/math/fmaf_test.cpp | 23 + libc/test/src/math/fmax_test.cpp | 10 +- libc/test/src/math/fmaxf_test.cpp | 10 +- libc/test/src/math/fmaxl_test.cpp | 10 +- libc/test/src/math/fmin_test.cpp | 10 +- libc/test/src/math/fminf_test.cpp | 10 +- libc/test/src/math/fminl_test.cpp | 10 +- libc/test/src/math/frexp_test.cpp | 8 +- libc/test/src/math/frexpf_test.cpp | 8 +- libc/test/src/math/frexpl_test.cpp | 8 +- libc/test/src/math/hypot_test.cpp | 12 +- libc/test/src/math/hypotf_test.cpp | 14 +- libc/test/src/math/ilogb_test.cpp | 10 +- libc/test/src/math/ilogbf_test.cpp | 10 +- libc/test/src/math/ilogbl_test.cpp | 10 +- libc/test/src/math/logb_test.cpp | 8 +- libc/test/src/math/logbf_test.cpp | 8 +- libc/test/src/math/logbl_test.cpp | 8 +- libc/test/src/math/modf_test.cpp | 8 +- libc/test/src/math/modff_test.cpp | 8 +- libc/test/src/math/modfl_test.cpp | 8 +- libc/test/src/math/round_test.cpp | 8 +- libc/test/src/math/roundf_test.cpp | 8 +- libc/test/src/math/roundl_test.cpp | 8 +- libc/test/src/math/sincosf_test.cpp | 8 +- libc/test/src/math/sinf_test.cpp | 10 +- libc/test/src/math/sqrt_test.cpp | 6 +- libc/test/src/math/sqrtf_test.cpp | 6 +- libc/test/src/math/sqrtl_test.cpp | 6 +- libc/test/src/math/trunc_test.cpp | 8 +- libc/test/src/math/truncf_test.cpp | 8 +- libc/test/src/math/truncl_test.cpp | 8 +- libc/test/src/signal/raise_test.cpp | 2 +- libc/test/src/signal/sigaction_test.cpp | 8 +- libc/test/src/signal/sigaddset_test.cpp | 2 +- libc/test/src/signal/sigdelset_test.cpp | 4 +- libc/test/src/signal/sigfillset_test.cpp | 4 +- libc/test/src/signal/signal_test.cpp | 4 +- libc/test/src/signal/sigprocmask_test.cpp | 6 +- libc/test/src/stdio/fwrite_test.cpp | 2 +- libc/test/src/stdlib/_Exit_test.cpp | 2 +- libc/test/src/stdlib/abort_test.cpp | 2 +- libc/test/src/stdlib/abs_test.cpp | 6 +- libc/test/src/stdlib/labs_test.cpp | 6 +- libc/test/src/stdlib/llabs_test.cpp | 6 +- libc/test/src/string/CMakeLists.txt | 11 + libc/test/src/string/bzero_test.cpp | 2 +- libc/test/src/string/memchr_test.cpp | 26 +- libc/test/src/string/memcmp_test.cpp | 8 +- libc/test/src/string/memcpy_test.cpp | 2 +- libc/test/src/string/memmove_test.cpp | 70 + .../src/string/memory_utils/memcpy_utils_test.cpp | 47 +- libc/test/src/string/memory_utils/utils_test.cpp | 16 +- libc/test/src/string/memrchr_test.cpp | 24 +- libc/test/src/string/memset_test.cpp | 2 +- libc/test/src/string/strcat_test.cpp | 4 +- libc/test/src/string/strchr_test.cpp | 16 +- libc/test/src/string/strcmp_test.cpp | 14 +- libc/test/src/string/strcpy_test.cpp | 4 +- libc/test/src/string/strcspn_test.cpp | 8 +- libc/test/src/string/strlen_test.cpp | 4 +- libc/test/src/string/strncpy_test.cpp | 10 +- libc/test/src/string/strnlen_test.cpp | 8 +- libc/test/src/string/strpbrk_test.cpp | 16 +- libc/test/src/string/strrchr_test.cpp | 16 +- libc/test/src/string/strspn_test.cpp | 16 +- libc/test/src/string/strstr_test.cpp | 32 +- libc/test/src/string/strtok_r_test.cpp | 15 +- libc/test/src/string/strtok_test.cpp | 16 +- libc/test/src/sys/mman/linux/mmap_test.cpp | 4 +- libc/test/src/threads/call_once_test.cpp | 4 +- libc/test/src/threads/mtx_test.cpp | 4 +- libc/test/src/threads/thrd_test.cpp | 4 +- libc/test/src/time/mktime_test.cpp | 24 +- libc/test/src/unistd/write_test.cpp | 4 +- libc/test/utils/CPP/bitset_test.cpp | 16 +- .../utils/tools/WrapperGen/wrappergen_test.cpp | 19 +- libc/utils/FPUtil/FEnv.h | 2 + libc/utils/FPUtil/FPBits.h | 12 +- libc/utils/FPUtil/aarch64/FEnv.h | 204 + libc/utils/MPFRWrapper/MPFRUtils.cpp | 121 +- libc/utils/MPFRWrapper/MPFRUtils.h | 24 +- libc/utils/UnitTest/CMakeLists.txt | 3 +- libc/utils/UnitTest/FuchsiaTest.h | 14 + libc/utils/UnitTest/LibcTest.cpp | 350 + libc/utils/UnitTest/LibcTest.h | 276 + libc/utils/UnitTest/Test.cpp | 350 - libc/utils/UnitTest/Test.h | 260 +- libc/utils/testutils/CMakeLists.txt | 2 + libc/utils/testutils/RandUtils.cpp | 19 + libc/utils/testutils/RandUtils.h | 16 + libcxx/CMakeLists.txt | 14 +- libcxx/benchmarks/CMakeLists.txt | 2 + .../{Generic-cxx2a.cmake => Generic-cxx20.cmake} | 0 libcxx/cmake/caches/Generic-cxx2b.cmake | 2 + libcxx/cmake/caches/Generic-no-filesystem.cmake | 1 + libcxx/docs/Contributing.rst | 10 + libcxx/docs/Cxx2aStatusPaperStatus.csv | 14 +- libcxx/docs/Cxx2bStatusPaperStatus.csv | 4 +- libcxx/docs/DesignDocs/FeatureTestMacros.rst | 2 +- libcxx/docs/DesignDocs/VisibilityMacros.rst | 6 - libcxx/docs/FeatureTestMacroTable.rst | 76 +- libcxx/docs/ReleaseNotes.rst | 25 +- libcxx/docs/TestingLibcxx.rst | 8 +- libcxx/docs/UsingLibcxx.rst | 2 +- libcxx/docs/index.rst | 2 +- libcxx/include/CMakeLists.txt | 2 + libcxx/include/__bit_reference | 30 +- libcxx/include/__bits | 146 + libcxx/include/__config | 39 +- libcxx/include/__config_site.in | 1 + libcxx/include/__functional_base | 6 +- libcxx/include/__locale | 22 +- libcxx/include/__memory/allocator_traits.h | 718 +- libcxx/include/__mutex_base | 8 +- libcxx/include/__tree | 90 +- libcxx/include/algorithm | 170 +- libcxx/include/array | 6 +- libcxx/include/bit | 117 +- libcxx/include/bitset | 2 +- libcxx/include/concepts | 5 + libcxx/include/filesystem | 11 +- libcxx/include/fstream | 19 +- libcxx/include/functional | 8 +- libcxx/include/future | 12 +- libcxx/include/iomanip | 2 +- libcxx/include/locale | 134 +- libcxx/include/memory | 89 +- libcxx/include/module.modulemap | 1 + libcxx/include/mutex | 2 +- libcxx/include/new | 20 +- libcxx/include/queue | 19 +- libcxx/include/random | 276 +- libcxx/include/regex | 10 +- libcxx/include/sstream | 89 +- libcxx/include/string | 30 +- libcxx/include/string_view | 30 +- libcxx/include/strstream | 10 +- libcxx/include/support/openbsd/xlocale.h | 19 + libcxx/include/type_traits | 37 + libcxx/include/variant | 73 +- libcxx/include/version | 129 +- libcxx/src/CMakeLists.txt | 5 +- libcxx/src/chrono.cpp | 64 +- libcxx/src/filesystem/operations.cpp | 31 +- libcxx/src/locale.cpp | 4 +- libcxx/src/new.cpp | 7 +- libcxx/src/random.cpp | 21 + libcxx/test/CMakeLists.txt | 4 +- libcxx/test/configs/legacy.cfg.in | 1 - .../sequences/vector/robust_against_adl.pass.cpp | 7 +- libcxx/test/libcxx/debug/extern-templates.sh.cpp | 45 + libcxx/test/libcxx/double_include.sh.cpp | 8 +- .../experimental/filesystem/deprecated.verify.cpp | 1 + .../experimental/filesystem/version.pass.cpp | 2 + libcxx/test/libcxx/min_max_macros.compile.pass.cpp | 8 +- .../modules/cinttypes_exports.compile.pass.cpp | 1 + .../modules/clocale_exports.compile.pass.cpp | 1 + .../modules/cstdint_exports.compile.pass.cpp | 1 + .../modules/inttypes_h_exports.compile.pass.cpp | 1 + .../modules/stdint_h_exports.compile.pass.cpp | 1 + libcxx/test/libcxx/modules/stds_include.sh.cpp | 1 + .../test/libcxx/no_assert_include.compile.pass.cpp | 8 +- .../alg.partitions/partition.pass.cpp | 16 +- .../alg.reverse/reverse.pass.cpp | 14 +- .../alg.shift/shift_left.pass.cpp | 128 + .../alg.shift/shift_right.pass.cpp | 127 + .../next_permutation.pass.cpp | 15 +- .../next_permutation_comp.pass.cpp | 15 +- .../prev_permutation.pass.cpp | 15 +- .../prev_permutation_comp.pass.cpp | 15 +- .../atomic_compare_exchange_strong.pass.cpp | 1 + ...tomic_compare_exchange_strong_explicit.pass.cpp | 1 + .../atomic_compare_exchange_weak.pass.cpp | 1 + .../atomic_compare_exchange_weak_explicit.pass.cpp | 1 + .../atomic_exchange.pass.cpp | 1 + .../atomic_exchange_explicit.pass.cpp | 1 + .../atomics.types.operations.req/atomic_helpers.h | 9 +- .../atomic_init.pass.cpp | 1 + .../atomic_is_lock_free.pass.cpp | 1 + .../atomic_load.pass.cpp | 1 + .../atomic_load_explicit.pass.cpp | 1 + .../atomic_store.pass.cpp | 1 + .../atomic_store_explicit.pass.cpp | 1 + .../atomic_wait.pass.cpp | 1 + .../destructible.compile.pass.cpp | 79 + .../priqueue.cons/ctor_comp.pass.cpp | 14 +- .../priqueue.cons/ctor_comp_container.pass.cpp | 19 +- .../priqueue.cons/ctor_comp_rcontainer.pass.cpp | 15 +- .../priqueue.cons/ctor_default.pass.cpp | 18 +- .../queue/queue.cons/ctor_container.pass.cpp | 15 +- .../queue/queue.cons/ctor_default.pass.cpp | 18 +- .../queue/queue.cons/ctor_rcontainer.pass.cpp | 19 +- .../stack/stack.cons/ctor_container.pass.cpp | 17 +- .../stack/stack.cons/ctor_default.pass.cpp | 18 +- .../stack/stack.cons/ctor_rcontainer.pass.cpp | 17 +- .../depr.strstreambuf.cons/default.pass.cpp | 17 +- .../fs.req.macros/feature_macro.pass.cpp | 2 + .../filesystem/fs.req.namespace/namespace.pass.cpp | 1 + .../fstreams/filebuf.members/open_path.pass.cpp | 10 +- .../fstreams/fstream.cons/path.pass.cpp | 10 +- .../fstreams/fstream.members/open_path.pass.cpp | 10 +- .../fstreams/ifstream.cons/path.pass.cpp | 11 +- .../fstreams/ifstream.members/open_path.pass.cpp | 11 +- .../fstreams/ofstream.cons/path.pass.cpp | 10 +- .../fstreams/ofstream.members/open_path.pass.cpp | 10 +- .../std/input.output/filesystems/lit.local.cfg | 9 +- .../istringstream.cons/default.pass.cpp | 20 +- .../ostringstream.cons/default.pass.cpp | 20 +- .../stringbuf/stringbuf.cons/default.pass.cpp | 17 +- .../stringstream.cons/default.pass.cpp | 20 +- .../algorithm.version.pass.cpp | 149 +- .../support.limits.general/any.version.pass.cpp | 19 +- .../support.limits.general/array.version.pass.cpp | 51 +- .../support.limits.general/atomic.version.pass.cpp | 225 +- .../barrier.version.pass.cpp | 77 + .../support.limits.general/bit.version.pass.cpp | 110 +- .../support.limits.general/chrono.version.pass.cpp | 30 +- .../support.limits.general/cmath.version.pass.cpp | 63 +- .../compare.version.pass.cpp | 35 +- .../complex.version.pass.cpp | 62 +- .../concepts.version.pass.cpp | 35 +- .../cstddef.version.pass.cpp | 19 +- .../support.limits.general/deque.version.pass.cpp | 49 +- .../exception.version.pass.cpp | 19 +- .../execution.version.pass.cpp | 28 +- .../filesystem.version.pass.cpp | 46 +- .../forward_list.version.pass.cpp | 79 +- .../functional.version.pass.cpp | 167 +- .../iomanip.version.pass.cpp | 19 +- .../istream.version.pass.cpp | 33 +- .../iterator.version.pass.cpp | 145 +- .../support.limits.general/latch.version.pass.cpp | 77 + .../support.limits.general/limits.version.pass.cpp | 33 +- .../support.limits.general/list.version.pass.cpp | 79 +- .../support.limits.general/locale.version.pass.cpp | 33 +- .../support.limits.general/map.version.pass.cpp | 82 +- .../support.limits.general/memory.version.pass.cpp | 377 +- .../support.limits.general/mutex.version.pass.cpp | 19 +- .../support.limits.general/new.version.pass.cpp | 61 +- .../numbers.version.pass.cpp | 33 +- .../numeric.version.pass.cpp | 74 +- .../optional.version.pass.cpp | 19 +- .../ostream.version.pass.cpp | 33 +- .../support.limits.general/regex.version.pass.cpp | 19 +- .../scoped_allocator.version.pass.cpp | 19 +- .../semaphore.version.pass.cpp | 77 + .../support.limits.general/set.version.pass.cpp | 71 +- .../shared_mutex.version.pass.cpp | 42 +- .../support.limits.general/span.version.pass.cpp | 27 +- .../support.limits.general/string.version.pass.cpp | 189 +- .../string_view.version.pass.cpp | 141 +- .../support.limits.general/thread.version.pass.cpp | 77 + .../support.limits.general/tuple.version.pass.cpp | 91 +- .../type_traits.version.pass.cpp | 371 +- .../unordered_map.version.pass.cpp | 90 +- .../unordered_set.version.pass.cpp | 79 +- .../utility.version.pass.cpp | 139 +- .../variant.version.pass.cpp | 19 +- .../support.limits.general/vector.version.pass.cpp | 99 +- .../version.version.pass.cpp | 2680 +- .../support.types/nullptr_t_integral_cast.pass.cpp | 6 +- .../conversions/conversions.buffer/ctor.pass.cpp | 21 +- .../conversions.string/ctor_codecvt.pass.cpp | 19 +- .../std/numerics/rand/rand.device/ctor.pass.cpp | 13 +- .../std/numerics/rand/rand.device/entropy.pass.cpp | 11 +- .../rand.dist.bern.bernoulli/ctor_double.pass.cpp | 19 +- .../rand.dist.bern.bin/ctor_int_double.pass.cpp | 24 +- .../rand.dist.bern.geo/ctor_double.pass.cpp | 23 +- .../rand.dist.bern.negbin/ctor_int_double.pass.cpp | 24 +- .../ctor_double_double.pass.cpp | 24 +- .../rand.dist.norm.chisq/ctor_double.pass.cpp | 23 +- .../rand.dist.norm.f/ctor_double_double.pass.cpp | 24 +- .../ctor_double_double.pass.cpp | 24 +- .../ctor_double_double.pass.cpp | 24 +- .../rand.dist.norm.t/ctor_double.pass.cpp | 23 +- .../rand.dist.pois.exp/ctor_double.pass.cpp | 23 +- .../ctor_double_double.pass.cpp | 24 +- .../ctor_double_double.pass.cpp | 24 +- .../rand.dist.pois.poisson/ctor_double.pass.cpp | 23 +- .../ctor_double_double.pass.cpp | 24 +- .../rand.dist.uni.int/ctor_int_int.pass.cpp | 25 +- .../rand.dist.uni.real/ctor_int_int.pass.cpp | 44 - .../rand.dist.uni.real/ctor_real_real.pass.cpp | 64 + .../rand.eng.lcong/ctor_result_type.pass.cpp | 77 +- .../rand.eng.mers/ctor_result_type.pass.cpp | 39 +- .../rand.eng.sub/ctor_result_type.pass.cpp | 41 +- .../std/re/re.alg/re.alg.match/awk.locale.pass.cpp | 116 + .../test/std/re/re.alg/re.alg.match/awk.pass.cpp | 89 - .../re/re.alg/re.alg.match/basic.locale.pass.cpp | 118 + .../test/std/re/re.alg/re.alg.match/basic.pass.cpp | 91 - .../re/re.alg/re.alg.match/ecma.locale.pass.cpp | 75 + .../test/std/re/re.alg/re.alg.match/ecma.pass.cpp | 87 - .../re.alg/re.alg.match/extended.locale.pass.cpp | 118 + .../std/re/re.alg/re.alg.match/extended.pass.cpp | 92 - .../re/re.alg/re.alg.search/awk.locale.pass.cpp | 118 + .../test/std/re/re.alg/re.alg.search/awk.pass.cpp | 91 - .../re/re.alg/re.alg.search/basic.locale.pass.cpp | 118 + .../std/re/re.alg/re.alg.search/basic.pass.cpp | 91 - .../re/re.alg/re.alg.search/ecma.locale.pass.cpp | 114 + .../test/std/re/re.alg/re.alg.search/ecma.pass.cpp | 87 - .../re.alg/re.alg.search/extended.locale.pass.cpp | 118 + .../std/re/re.alg/re.alg.search/extended.pass.cpp | 91 - .../re.results/re.results.const/default.pass.cpp | 23 +- .../string.contains/contains.char.pass.cpp | 41 + .../string.contains/contains.ptr.pass.cpp | 71 + .../string.contains/contains.string_view.pass.cpp | 92 + .../string.view.template/contains.char.pass.cpp | 44 + .../string.view.template/contains.ptr.pass.cpp | 74 + .../contains.string_view.pass.cpp | 88 + .../thread.lock.guard/adopt_lock.pass.cpp | 8 +- .../thread.lock/thread.lock.guard/mutex.pass.cpp | 8 +- .../noncopyable_return_type.pass.cpp | 138 + .../libcxx.control_block_layout.pass.cpp | 164 + .../allocate_shared.pass.cpp | 23 + .../allocate_shared_construct.pass.cpp | 176 + .../meta.unary.prop/is_scoped_enum.pass.cpp | 120 + .../time/time.clock/time.clock.file/now.pass.cpp | 10 +- .../time/time.clock/time.clock.steady/now.pass.cpp | 2 + .../variant.visit/robust_against_adl.pass.cpp | 4 + .../utilities/variant/variant.visit/visit.pass.cpp | 74 - .../variant.visit/visit_return_type.pass.cpp | 430 + libcxx/test/support/make_implicit.h | 22 + libcxx/test/support/test_macros.h | 8 +- libcxx/test/support/variant_test_helpers.h | 79 + libcxx/utils/ci/Dockerfile | 25 +- libcxx/utils/ci/buildkite-pipeline.yml | 27 +- libcxx/utils/ci/macos-backdeployment.sh | 7 - libcxx/utils/ci/run-buildbot | 25 +- libcxx/utils/ci/runtimes/CMakeLists.txt | 16 +- .../generate_feature_test_macro_components.py | 922 +- libcxx/utils/generate_header_tests.py | 3 + libcxx/utils/libcxx/test/features.py | 4 +- libcxx/utils/libcxx/test/params.py | 8 +- libcxxabi/CMakeLists.txt | 12 +- libcxxabi/src/cxa_default_handlers.cpp | 4 + libcxxabi/src/cxa_personality.cpp | 263 +- libcxxabi/src/stdlib_new_delete.cpp | 4 +- libunwind/CMakeLists.txt | 4 - libunwind/include/__libunwind_config.h | 10 + libunwind/include/libunwind.h | 152 + libunwind/src/Registers.hpp | 442 + libunwind/src/Unwind-sjlj.c | 12 + libunwind/src/UnwindCursor.hpp | 110 +- libunwind/src/libunwind.cpp | 2 + libunwind/test/signal_unwind.pass.cpp | 9 +- libunwind/test/unwind_leaffunction.pass.cpp | 6 +- lld/COFF/Chunks.cpp | 121 +- lld/COFF/Chunks.h | 10 + lld/COFF/DebugTypes.cpp | 38 +- lld/COFF/DebugTypes.h | 3 +- lld/COFF/Options.td | 2 +- lld/COFF/PDB.cpp | 643 +- lld/ELF/Arch/AArch64.cpp | 1 + lld/ELF/Arch/PPC.cpp | 2 + lld/ELF/Arch/PPC64.cpp | 11 +- lld/ELF/Config.h | 1 + lld/ELF/Driver.cpp | 22 +- lld/ELF/LTO.cpp | 1 + lld/ELF/Options.td | 11 +- lld/ELF/OutputSections.h | 6 - lld/ELF/Symbols.h | 8 +- lld/ELF/SyntheticSections.cpp | 7 + lld/ELF/Writer.cpp | 8 +- lld/MachO/CMakeLists.txt | 1 + lld/MachO/Config.h | 1 + lld/MachO/Driver.cpp | 25 +- lld/MachO/InputFiles.cpp | 2 +- lld/MachO/InputSection.cpp | 12 +- lld/MachO/InputSection.h | 15 +- lld/MachO/LTO.cpp | 7 +- lld/MachO/Options.td | 38 +- lld/MachO/OutputSegment.cpp | 2 +- lld/MachO/SymbolTable.cpp | 4 +- lld/MachO/SyntheticSections.cpp | 1 + lld/MachO/Writer.cpp | 29 +- lld/MachO/Writer.h | 4 + lld/MinGW/Driver.cpp | 5 + lld/MinGW/Options.td | 3 + lld/README.md | 2 +- lld/docs/ld.lld.1 | 9 +- lld/include/lld/Common/LLVM.h | 6 + lld/test/COFF/Inputs/pdb-file-statics-a.yaml | 8 +- lld/test/COFF/Inputs/precomp-ghash-obj1.obj | Bin 0 -> 3263 bytes lld/test/COFF/Inputs/precomp-ghash-obj2.obj | Bin 0 -> 2413 bytes lld/test/COFF/Inputs/precomp-ghash-precomp.obj | Bin 0 -> 64047 bytes lld/test/COFF/lto-cache.ll | 4 +- lld/test/COFF/precomp-ghash.test | 53 + lld/test/ELF/debug-gnu-pubnames.s | 18 - lld/test/ELF/exclude-libs-versym.s | 32 + lld/test/ELF/gdb-index.s | 15 +- .../ELF/global-offset-table-position-aarch64.s | 2 +- lld/test/ELF/invalid/verneed-shared.test | 10 +- lld/test/ELF/linkerscript/output-too-large.s | 14 +- lld/test/ELF/lto/devirt_vcall_vis_public.ll | 36 +- lld/test/ELF/lto/exclude-libs-libcall.ll | 28 + lld/test/ELF/lto/pseudo-probe-lto.ll | 36 + lld/test/ELF/lto/wrap-defined.ll | 21 + lld/test/ELF/ppc32-reloc-addr.s | 7 +- .../{ppc64-reloc-addr.s => ppc64-reloc-addr-err.s} | 0 lld/test/ELF/ppc64-reloc-addr.s | 74 +- lld/test/ELF/ppc64-reloc-addr16-err.s | 22 + lld/test/ELF/ppc64-relocs.s | 52 +- lld/test/ELF/tls-le-weak-undef.s | 18 - lld/test/ELF/tls-weak-undef.s | 42 + lld/test/ELF/wrap-defined.s | 33 + lld/test/ELF/wrap-shlib-undefined.s | 72 +- lld/test/MachO/bss.s | 63 +- lld/test/MachO/objc-arc-contract.ll | 30 + lld/test/MachO/silent-ignore.test | 1 + lld/test/MachO/tlv.s | 131 +- lld/test/MinGW/driver.test | 9 + lld/test/wasm/Inputs/call-indirect.s | 2 + lld/test/wasm/alias.s | 8 - lld/test/wasm/call-indirect.ll | 2 +- lld/test/wasm/compress-relocs.ll | 4 +- lld/test/wasm/debug-removed-fn.ll | 2 +- lld/test/wasm/debuginfo.test | 6 +- lld/test/wasm/export-table-explicit.test | 31 + lld/test/wasm/init-fini.ll | 18 +- lld/test/wasm/local-symbols.ll | 8 - lld/test/wasm/locals-duplicate.test | 73 +- lld/test/wasm/lto/new-pass-manager.ll | 4 +- lld/test/wasm/lto/verify-invalid.ll | 8 +- lld/test/wasm/pie.ll | 16 +- lld/test/wasm/relocatable.ll | 30 +- lld/test/wasm/section-symbol-relocs.yaml | 4 +- lld/test/wasm/shared.ll | 16 +- lld/test/wasm/signature-mismatch.ll | 9 +- lld/test/wasm/stack-pointer.ll | 8 - lld/test/wasm/tls-no-shared.s | 2 +- lld/test/wasm/tls.s | 33 +- lld/test/wasm/weak-alias.ll | 21 +- lld/wasm/Driver.cpp | 74 +- lld/wasm/InputChunks.cpp | 4 + lld/wasm/InputFiles.cpp | 108 +- lld/wasm/InputFiles.h | 4 + lld/wasm/InputTable.h | 60 + lld/wasm/MarkLive.cpp | 7 + lld/wasm/Options.td | 4 +- lld/wasm/OutputSections.cpp | 6 +- lld/wasm/SymbolTable.cpp | 77 + lld/wasm/SymbolTable.h | 10 + lld/wasm/Symbols.cpp | 46 + lld/wasm/Symbols.h | 73 +- lld/wasm/SyntheticSections.cpp | 54 +- lld/wasm/SyntheticSections.h | 21 +- lld/wasm/Writer.cpp | 45 +- lld/wasm/WriterUtils.cpp | 19 +- lld/wasm/WriterUtils.h | 1 + lldb/CMakeLists.txt | 8 - lldb/bindings/interface/SBAddress.i | 16 +- lldb/bindings/interface/SBAttachInfo.i | 4 +- lldb/bindings/interface/SBBreakpoint.i | 12 +- lldb/bindings/interface/SBBreakpointLocation.i | 2 +- lldb/bindings/interface/SBBreakpointName.i | 4 +- lldb/bindings/interface/SBBroadcaster.i | 6 +- lldb/bindings/interface/SBCommandInterpreter.i | 8 +- .../interface/SBCommandInterpreterRunOptions.i | 14 +- lldb/bindings/interface/SBCommandReturnObject.i | 4 +- lldb/bindings/interface/SBCommunication.i | 3 + lldb/bindings/interface/SBCompileUnit.i | 36 +- lldb/bindings/interface/SBData.i | 3 + lldb/bindings/interface/SBDebugger.i | 200 +- lldb/bindings/interface/SBEnvironment.i | 3 +- lldb/bindings/interface/SBError.i | 4 +- lldb/bindings/interface/SBEvent.i | 32 +- lldb/bindings/interface/SBExecutionContext.i | 3 + lldb/bindings/interface/SBFile.i | 2 +- lldb/bindings/interface/SBFileSpec.i | 2 +- lldb/bindings/interface/SBFileSpecList.i | 3 + lldb/bindings/interface/SBFrame.i | 64 +- lldb/bindings/interface/SBFunction.i | 2 +- lldb/bindings/interface/SBHostOS.i | 3 + lldb/bindings/interface/SBInstruction.i | 3 + lldb/bindings/interface/SBInstructionList.i | 10 +- lldb/bindings/interface/SBLanguageRuntime.i | 3 + lldb/bindings/interface/SBLaunchInfo.i | 3 + lldb/bindings/interface/SBLineEntry.i | 38 +- lldb/bindings/interface/SBListener.i | 2 +- lldb/bindings/interface/SBMemoryRegionInfoList.i | 3 + lldb/bindings/interface/SBModule.i | 20 +- lldb/bindings/interface/SBModuleSpec.i | 3 + lldb/bindings/interface/SBPlatform.i | 8 +- lldb/bindings/interface/SBProcess.i | 110 +- lldb/bindings/interface/SBQueue.i | 3 + lldb/bindings/interface/SBQueueItem.i | 3 + lldb/bindings/interface/SBReproducer.i | 4 + lldb/bindings/interface/SBSection.i | 22 +- lldb/bindings/interface/SBSourceManager.i | 2 +- lldb/bindings/interface/SBStream.i | 2 +- lldb/bindings/interface/SBStringList.i | 3 + lldb/bindings/interface/SBStructuredData.i | 9 +- lldb/bindings/interface/SBSymbol.i | 4 +- lldb/bindings/interface/SBSymbolContext.i | 2 +- lldb/bindings/interface/SBSymbolContextList.i | 2 +- lldb/bindings/interface/SBTarget.i | 202 +- lldb/bindings/interface/SBThread.i | 6 +- lldb/bindings/interface/SBThreadPlan.i | 6 +- lldb/bindings/interface/SBTrace.i | 3 + lldb/bindings/interface/SBTraceOptions.i | 5 + lldb/bindings/interface/SBType.i | 172 +- lldb/bindings/interface/SBTypeEnumMember.i | 7 +- lldb/bindings/interface/SBValue.i | 72 +- lldb/bindings/interface/SBValueList.i | 111 +- lldb/bindings/interface/SBVariablesOptions.i | 3 + lldb/bindings/interface/SBWatchpoint.i | 2 +- lldb/bindings/lua/lua-swigsafecast.swig | 6 + lldb/bindings/lua/lua-typemaps.swig | 104 + lldb/bindings/lua/lua-wrapper.swig | 15 +- lldb/bindings/python/python-extensions.swig | 27 +- lldb/bindings/python/python.swig | 38 +- lldb/cmake/modules/FindLuaAndSwig.cmake | 4 +- lldb/cmake/modules/FindPythonAndSwig.cmake | 4 +- lldb/docs/.htaccess | 86 + lldb/docs/CMakeLists.txt | 71 +- lldb/docs/_lldb/__init__.py | 9 + lldb/docs/_static/lldb.css | 7 + lldb/docs/conf.py | 53 +- lldb/docs/design/reproducers.rst | 2 +- lldb/docs/design/sbapi.rst | 2 +- lldb/docs/index.rst | 2 +- lldb/docs/man/lldb.rst | 4 +- lldb/docs/python_api.rst | 98 + lldb/docs/python_api_enums.rst | 1257 + lldb/docs/resources/build.rst | 4 +- lldb/docs/resources/contributing.rst | 14 +- lldb/docs/use/python.rst | 10 +- lldb/docs/use/variable.rst | 14 +- lldb/include/lldb/Core/ModuleList.h | 20 +- lldb/include/lldb/Target/Process.h | 107 +- lldb/include/lldb/Target/ProcessTrace.h | 4 +- lldb/include/lldb/Target/ThreadPlan.h | 6 + lldb/include/lldb/Target/ThreadPlanStack.h | 15 + lldb/include/lldb/Utility/ArchSpec.h | 10 + lldb/include/lldb/Utility/Iterable.h | 2 +- lldb/include/lldb/Utility/OptionDefinition.h | 5 +- lldb/include/lldb/Utility/Timer.h | 1 + lldb/include/lldb/lldb-enumerations.h | 2 +- lldb/packages/Python/lldbsuite/test/dotest.py | 2 - .../Python/lldbsuite/test/lldbplatformutil.py | 14 +- lldb/packages/Python/lldbsuite/test/lldbtest.py | 29 +- .../Python/lldbsuite/test/make/Makefile.rules | 153 +- .../test/tools/lldb-vscode/lldbvscode_testcase.py | 13 +- .../lldbsuite/test/tools/lldb-vscode/vscode.py | 36 +- lldb/resources/LLDB-Info.plist | 24 - lldb/source/Breakpoint/Breakpoint.cpp | 7 +- .../Breakpoint/BreakpointResolverFileLine.cpp | 8 + lldb/source/Commands/CMakeLists.txt | 1 + lldb/source/Commands/CommandObjectPlatform.cpp | 3 +- lldb/source/Commands/CommandObjectProcess.cpp | 3 +- lldb/source/Commands/CommandObjectTarget.cpp | 162 +- .../Commands/CommandOptionsProcessLaunch.cpp | 147 + lldb/source/Commands/CommandOptionsProcessLaunch.h | 49 + lldb/source/Commands/Options.td | 31 + lldb/source/Core/ModuleList.cpp | 4 - lldb/source/Core/SearchFilter.cpp | 39 +- lldb/source/Core/ValueObject.cpp | 2 +- lldb/source/Host/common/FileSystem.cpp | 2 +- lldb/source/Host/posix/PipePosix.cpp | 10 +- .../Disassembler/LLVMC/DisassemblerLLVMC.cpp | 19 +- .../Darwin-Kernel/DynamicLoaderDarwinKernel.cpp | 4 +- .../Hexagon-DYLD/HexagonDYLDRendezvous.cpp | 2 +- .../MacOSX-DYLD/DynamicLoaderDarwin.cpp | 8 +- .../MacOSX-DYLD/DynamicLoaderMacOS.cpp | 26 +- .../MacOSX-DYLD/DynamicLoaderMacOSXDYLD.cpp | 7 +- .../DynamicLoader/Static/DynamicLoaderStatic.cpp | 6 +- .../ExpressionParser/Clang/ClangASTSource.cpp | 15 +- .../Clang/ClangExpressionParser.cpp | 25 +- .../Clang/CppModuleConfiguration.cpp | 36 +- .../Clang/CppModuleConfiguration.h | 5 +- lldb/source/Plugins/JITLoader/GDB/JITLoaderGDB.cpp | 4 +- lldb/source/Plugins/Language/ObjC/Cocoa.cpp | 4 +- .../ObjC/AppleObjCRuntime/AppleObjCRuntime.cpp | 7 +- .../ObjC/AppleObjCRuntime/AppleObjCRuntimeV2.cpp | 5 +- .../AppleObjCTrampolineHandler.cpp | 10 +- .../MemoryHistory/asan/MemoryHistoryASan.cpp | 9 +- .../Plugins/ObjectFile/ELF/ObjectFileELF.cpp | 14 + .../Plugins/ObjectFile/wasm/ObjectFileWasm.cpp | 61 +- .../gdb-server/PlatformRemoteGDBServer.cpp | 2 +- .../Plugins/Process/FreeBSD/ProcessFreeBSD.cpp | 4 +- .../Plugins/Process/FreeBSD/ProcessFreeBSD.h | 4 +- .../Linux/NativeRegisterContextLinux_arm64.cpp | 23 +- .../Plugins/Process/MacOSX-Kernel/ProcessKDP.cpp | 4 +- .../Plugins/Process/MacOSX-Kernel/ProcessKDP.h | 4 +- lldb/source/Plugins/Process/Utility/AuxVector.cpp | 1 + lldb/source/Plugins/Process/Utility/AuxVector.h | 1 + .../Process/Utility/DynamicRegisterInfo.cpp | 102 +- .../Plugins/Process/Utility/DynamicRegisterInfo.h | 18 +- .../Process/Utility/RegisterInfoPOSIX_arm64.h | 2 +- .../Process/Utility/RegisterInfos_arm64_sve.h | 3 - .../Process/Windows/Common/ProcessWindows.cpp | 4 +- .../Process/Windows/Common/ProcessWindows.h | 4 +- .../Plugins/Process/elf-core/ProcessElfCore.cpp | 4 +- .../Plugins/Process/elf-core/ProcessElfCore.h | 4 +- .../GDBRemoteCommunicationServerLLGS.cpp | 144 + .../gdb-remote/GDBRemoteCommunicationServerLLGS.h | 17 + .../GDBRemoteCommunicationServerPlatform.cpp | 2 +- .../gdb-remote/GDBRemoteRegisterContext.cpp | 109 +- .../Process/gdb-remote/GDBRemoteRegisterContext.h | 13 +- .../Process/gdb-remote/ProcessGDBRemote.cpp | 47 +- .../Plugins/Process/gdb-remote/ProcessGDBRemote.h | 6 +- .../Plugins/Process/gdb-remote/ThreadGDBRemote.cpp | 12 +- .../Plugins/Process/gdb-remote/ThreadGDBRemote.h | 4 + .../Plugins/Process/mach-core/ProcessMachCore.cpp | 4 +- .../Plugins/Process/mach-core/ProcessMachCore.h | 4 +- .../Plugins/Process/minidump/MinidumpParser.cpp | 26 +- .../Plugins/Process/minidump/ProcessMinidump.cpp | 4 +- .../Plugins/Process/minidump/ProcessMinidump.h | 4 +- lldb/source/Plugins/ScriptInterpreter/Lua/Lua.cpp | 37 +- lldb/source/Plugins/ScriptInterpreter/Lua/Lua.h | 5 +- .../ScriptInterpreter/Lua/ScriptInterpreterLua.cpp | 116 +- .../ScriptInterpreter/Lua/ScriptInterpreterLua.h | 18 + .../SymbolFile/DWARF/DWARFDebugInfoEntry.cpp | 12 +- .../Plugins/SymbolFile/DWARF/DWARFDebugInfoEntry.h | 2 +- .../Plugins/SymbolFile/DWARF/SymbolFileDWARF.cpp | 9 +- .../Plugins/TypeSystem/Clang/TypeSystemClang.h | 2 +- lldb/source/Target/Process.cpp | 182 +- lldb/source/Target/ProcessTrace.cpp | 4 +- lldb/source/Target/ThreadPlan.cpp | 4 +- lldb/source/Target/ThreadPlanStack.cpp | 5 + lldb/source/Utility/ArchSpec.cpp | 35 +- lldb/source/Utility/Timer.cpp | 8 + .../empty-module/root/usr/include/c++/v1/algorithm | 2 +- .../empty-module/root/usr/include/c++/v1/vector | 0 .../root/usr/include/{libc_header.h => stdio.h} | 0 .../root/usr/include/c++/v1/vector | 2 +- .../root/usr/include/{libc_header.h => stdio.h} | 0 .../missing-module-sources/Makefile | 10 + .../TestStdModuleSourcesMissing.py | 60 + .../main.cpp | 0 .../root/usr/include/c++/v1/module.modulemap | 0 .../root/usr/include/c++/v1/vector | 9 + .../root/usr/include/stdio.h} | 0 .../sysroot/root/usr/include/c++/v1/algorithm | 2 +- .../sysroot/root/usr/include/c++/v1/vector | 0 .../root/usr/include/stdio.h} | 0 lldb/test/API/commands/help/TestHelp.py | 50 +- .../commands/process/attach/TestProcessAttach.py | 1 + .../rw_access_dynamic_resize/Makefile | 5 + .../TestSVEThreadedDynamic.py | 138 + .../rw_access_dynamic_resize/main.c | 96 + .../register/register_command/TestRegisters.py | 8 +- lldb/test/API/functionalities/archives/Makefile | 15 +- .../functionalities/archives/TestBSDArchives.py | 2 + .../boolreference/TestFormattersBoolRefPtr.py | 9 + .../data-formatter/boolreference/main.mm | 16 +- lldb/test/API/functionalities/exec/TestExec.py | 65 + .../thread/step_out/TestThreadStepOut.py | 8 +- .../API/functionalities/thread/step_out/main.cpp | 4 +- .../cpp/break-on-initializers}/Makefile | 0 .../TestBreakOnCPP11Initializers.py | 52 + .../API/lang/cpp/break-on-initializers/main.cpp | 31 + .../lang/objc/bitfield_ivars/TestBitfieldIvars.py | 9 + lldb/test/API/lang/objc/bitfield_ivars/main.m | 12 + lldb/test/API/macosx/builtin-debugtrap/main.cpp | 1 + lldb/test/API/python_api/type/TestTypeList.py | 45 +- .../tools/lldb-server/TestGdbRemoteAttachOrWait.py | 111 + .../tools/lldb-server/TestGdbRemoteAttachWait.py | 75 + .../tools/lldb-server/TestGdbRemoteAuxvSupport.py | 81 +- .../TestGdbRemoteLibrariesSvr4Support.py | 6 - .../TestGdbRemoteMemoryAllocation.py | 7 +- .../TestPlatformProcessConnect.py | 55 +- .../register-reading/TestGdbRemoteGPacket.py | 20 +- .../thread-name/TestGdbRemoteThreadName.py | 3 - .../tools/lldb-vscode/module/TestVSCode_module.py | 27 +- .../runInTerminal/TestVSCode_runInTerminal.py | 120 +- lldb/test/CMakeLists.txt | 1 + lldb/test/Shell/ObjectFile/ELF/riscv-arch.yaml | 24 + .../ObjectFile/wasm/embedded-debug-sections.yaml | 100 + .../test/Shell/Register/x86-multithread-write.test | 2 +- .../ScriptInterpreter/Lua/breakpoint_callback.test | 12 +- .../Lua/breakpoint_function_callback.test | 23 + .../ScriptInterpreter/Lua/partial_statements.test | 15 + .../SymbolFile/DWARF/Inputs/subprogram_ranges.s | 181 + .../Shell/SymbolFile/DWARF/subprogram_ranges.test | 39 + .../Shell/SymbolFile/NativePDB/disassembly.cpp | 4 +- lldb/test/Shell/SymbolFile/NativePDB/load-pdb.cpp | 2 +- lldb/test/Shell/lit.cfg.py | 3 + lldb/test/Shell/lit.site.cfg.py.in | 1 + lldb/tools/debugserver/debugnub-exports | 2 - .../debugserver-entitlements.plist | 0 .../debugserver-macosx-entitlements.plist | 0 .../debugserver-macosx-private-entitlements.plist} | 0 lldb/tools/debugserver/source/CMakeLists.txt | 12 +- .../tools/debugserver/source/MacOSX/MachProcess.mm | 139 +- lldb/tools/debugserver/source/MacOSX/MachTask.mm | 11 +- .../source/MacOSX/i386/DNBArchImplI386.cpp | 48 +- .../source/MacOSX/x86_64/DNBArchImplX86_64.cpp | 48 +- lldb/tools/debugserver/source/RNBRemote.cpp | 22 +- .../com.apple.debugserver.applist.internal.plist | 16 - .../source/com.apple.debugserver.applist.plist | 19 - .../source/com.apple.debugserver.internal.plist | 15 - .../debugserver/source/com.apple.debugserver.plist | 18 - .../com.apple.debugserver.posix.internal.plist | 16 - .../source/com.apple.debugserver.posix.plist | 18 - ...com.apple.internal.xpc.remote.debugserver.plist | 35 - lldb/tools/debugserver/source/debugserver.cpp | 46 +- lldb/tools/lldb-vscode/CMakeLists.txt | 2 + lldb/tools/lldb-vscode/FifoFiles.cpp | 91 + lldb/tools/lldb-vscode/FifoFiles.h | 84 + lldb/tools/lldb-vscode/JSONUtils.cpp | 21 +- lldb/tools/lldb-vscode/JSONUtils.h | 14 +- lldb/tools/lldb-vscode/Options.td | 11 + lldb/tools/lldb-vscode/RunInTerminal.cpp | 173 + lldb/tools/lldb-vscode/RunInTerminal.h | 129 + lldb/tools/lldb-vscode/VSCode.cpp | 5 - lldb/tools/lldb-vscode/VSCode.h | 3 +- lldb/tools/lldb-vscode/lldb-vscode.cpp | 285 +- .../Expression/CppModuleConfigurationTest.cpp | 173 +- lldb/unittests/Host/CMakeLists.txt | 1 + lldb/unittests/Host/PipeTest.cpp | 51 + lldb/unittests/Process/ProcessEventDataTest.cpp | 18 +- .../Process/minidump/MinidumpParserTest.cpp | 41 + lldb/unittests/ScriptInterpreter/Lua/LuaTests.cpp | 7 +- lldb/unittests/Target/ExecutionContextTest.cpp | 18 +- lldb/unittests/Thread/ThreadTest.cpp | 18 +- llvm/CMakeLists.txt | 20 +- llvm/CODE_OWNERS.TXT | 8 +- llvm/cmake/modules/AddLLVM.cmake | 17 +- llvm/cmake/modules/AddSphinxTarget.cmake | 10 +- llvm/docs/AMDGPUUsage.rst | 120 +- llvm/docs/CodeGenerator.rst | 2 +- llvm/docs/CommandGuide/llvm-mca.rst | 6 + llvm/docs/CommandGuide/llvm-symbolizer.rst | 12 +- llvm/docs/Contributing.rst | 2 +- llvm/docs/DebuggingJITedCode.rst | 201 +- llvm/docs/HowToAddABuilder.rst | 2 +- llvm/docs/HowToUpdateDebugInfo.rst | 11 + llvm/docs/LangRef.rst | 130 +- llvm/docs/ReleaseNotes.rst | 7 + llvm/docs/StackMaps.rst | 2 +- llvm/docs/TableGen/ProgRef.rst | 43 +- llvm/docs/tutorial/LangImpl01.rst | 2 +- llvm/docs/tutorial/LangImpl02.rst | 2 +- llvm/docs/tutorial/LangImpl03.rst | 2 +- llvm/docs/tutorial/LangImpl04.rst | 2 +- llvm/docs/tutorial/LangImpl05.rst | 2 +- llvm/docs/tutorial/LangImpl06.rst | 2 +- llvm/docs/tutorial/LangImpl07.rst | 2 +- llvm/docs/tutorial/LangImpl08.rst | 2 +- llvm/docs/tutorial/LangImpl09.rst | 2 +- llvm/docs/tutorial/LangImpl10.rst | 2 +- .../MyFirstLanguageFrontend/LangImpl04.rst | 2 +- .../MyFirstLanguageFrontend/LangImpl05.rst | 14 +- .../MyFirstLanguageFrontend/LangImpl06.rst | 2 +- .../MyFirstLanguageFrontend/LangImpl07.rst | 2 +- .../MyFirstLanguageFrontend/LangImpl09.rst | 2 +- llvm/examples/HowToUseJIT/CMakeLists.txt | 2 + llvm/examples/HowToUseJIT/HowToUseJIT.cpp | 2 + llvm/examples/HowToUseLLJIT/HowToUseLLJIT.cpp | 20 +- llvm/examples/Kaleidoscope/MCJIT/README.txt | 9 +- llvm/examples/Kaleidoscope/MCJIT/cached/README.txt | 15 +- .../Kaleidoscope/MCJIT/complete/README.txt | 12 +- .../examples/Kaleidoscope/MCJIT/initial/README.txt | 13 +- llvm/examples/Kaleidoscope/MCJIT/lazy/README.txt | 15 +- .../LLJITDumpObjects/LLJITDumpObjects.cpp | 1 + llvm/include/llvm/ADT/APSInt.h | 20 +- llvm/include/llvm/ADT/DepthFirstIterator.h | 2 +- llvm/include/llvm/ADT/DirectedGraph.h | 2 +- llvm/include/llvm/ADT/IntrusiveRefCntPtr.h | 6 + llvm/include/llvm/ADT/Optional.h | 25 +- llvm/include/llvm/ADT/STLExtras.h | 4 +- llvm/include/llvm/ADT/SmallString.h | 39 +- llvm/include/llvm/ADT/SmallVector.h | 363 +- llvm/include/llvm/ADT/StringExtras.h | 37 +- llvm/include/llvm/ADT/Triple.h | 6 +- llvm/include/llvm/ADT/simple_ilist.h | 4 +- llvm/include/llvm/Analysis/AliasAnalysis.h | 24 +- llvm/include/llvm/Analysis/BasicAliasAnalysis.h | 13 +- llvm/include/llvm/Analysis/CodeMetrics.h | 3 +- llvm/include/llvm/Analysis/DivergenceAnalysis.h | 2 +- .../llvm/Analysis/FunctionPropertiesAnalysis.h | 2 +- llvm/include/llvm/Analysis/IVDescriptors.h | 1 - llvm/include/llvm/Analysis/InlineAdvisor.h | 85 +- .../llvm/Analysis/InlineSizeEstimatorAnalysis.h | 2 +- llvm/include/llvm/Analysis/LazyCallGraph.h | 33 +- llvm/include/llvm/Analysis/LoopAccessAnalysis.h | 6 + llvm/include/llvm/Analysis/LoopCacheAnalysis.h | 6 +- llvm/include/llvm/Analysis/LoopInfoImpl.h | 11 +- llvm/include/llvm/Analysis/MLInlineAdvisor.h | 13 +- llvm/include/llvm/Analysis/MemorySSA.h | 1 - llvm/include/llvm/Analysis/MemorySSAUpdater.h | 7 +- llvm/include/llvm/Analysis/RegionInfoImpl.h | 3 +- llvm/include/llvm/Analysis/ReplayInlineAdvisor.h | 10 +- llvm/include/llvm/Analysis/SparsePropagation.h | 3 +- llvm/include/llvm/Analysis/StackLifetime.h | 14 +- llvm/include/llvm/Analysis/TargetLibraryInfo.def | 12 + llvm/include/llvm/Analysis/TargetTransformInfo.h | 26 + .../llvm/Analysis/TargetTransformInfoImpl.h | 8 + .../Utils/ImportedFunctionsInliningStatistics.h | 112 + llvm/include/llvm/Analysis/VectorUtils.h | 7 +- llvm/include/llvm/BinaryFormat/Dwarf.h | 9 +- llvm/include/llvm/BinaryFormat/Wasm.h | 17 +- llvm/include/llvm/Bitstream/BitCodes.h | 9 +- llvm/include/llvm/CodeGen/BasicTTIImpl.h | 26 +- llvm/include/llvm/CodeGen/CodeGenPassBuilder.h | 1 - llvm/include/llvm/CodeGen/FastISel.h | 25 +- .../include/llvm/CodeGen/GlobalISel/CallLowering.h | 12 +- .../llvm/CodeGen/GlobalISel/CombinerHelper.h | 45 + .../llvm/CodeGen/GlobalISel/InstructionSelector.h | 10 - .../CodeGen/GlobalISel/InstructionSelectorImpl.h | 8 +- .../GlobalISel/LegalizationArtifactCombiner.h | 4 +- .../llvm/CodeGen/GlobalISel/LegalizerHelper.h | 6 +- .../llvm/CodeGen/GlobalISel/LegalizerInfo.h | 1 - llvm/include/llvm/CodeGen/GlobalISel/Localizer.h | 5 + .../llvm/CodeGen/GlobalISel/MIPatternMatch.h | 20 + .../llvm/CodeGen/GlobalISel/MachineIRBuilder.h | 5 + llvm/include/llvm/CodeGen/GlobalISel/Utils.h | 25 +- llvm/include/llvm/CodeGen/ISDOpcodes.h | 24 +- llvm/include/llvm/CodeGen/LiveIntervals.h | 5 +- llvm/include/llvm/CodeGen/LiveRegUnits.h | 1 - llvm/include/llvm/CodeGen/MIRYamlMapping.h | 2 +- llvm/include/llvm/CodeGen/MachineCombinerPattern.h | 5 + llvm/include/llvm/CodeGen/MachineLoopInfo.h | 6 + llvm/include/llvm/CodeGen/MachineLoopUtils.h | 4 - llvm/include/llvm/CodeGen/MachineOperand.h | 1 - llvm/include/llvm/CodeGen/MachineRegisterInfo.h | 14 +- llvm/include/llvm/CodeGen/SelectionDAG.h | 6 +- llvm/include/llvm/CodeGen/SelectionDAGNodes.h | 63 +- llvm/include/llvm/CodeGen/SlotIndexes.h | 45 +- llvm/include/llvm/CodeGen/StackMaps.h | 9 + llvm/include/llvm/CodeGen/TargetFrameLowering.h | 2 +- llvm/include/llvm/CodeGen/TargetInstrInfo.h | 7 +- llvm/include/llvm/CodeGen/TargetLowering.h | 19 +- llvm/include/llvm/CodeGen/TargetPassConfig.h | 6 +- llvm/include/llvm/CodeGen/TargetRegisterInfo.h | 20 +- llvm/include/llvm/CodeGen/ValueTypes.td | 7 +- llvm/include/llvm/CodeGen/WasmEHFuncInfo.h | 2 + llvm/include/llvm/DWARFLinker/DWARFLinker.h | 6 +- .../llvm/DWARFLinker/DWARFLinkerCompileUnit.h | 2 +- llvm/include/llvm/DWARFLinker/DWARFStreamer.h | 2 +- .../PDB/Native/DbiModuleDescriptorBuilder.h | 63 +- .../llvm/ExecutionEngine/JITEventListener.h | 1 - .../include/llvm/ExecutionEngine/JITLink/JITLink.h | 22 +- .../ExecutionEngine/Orc/CompileOnDemandLayer.h | 2 +- llvm/include/llvm/ExecutionEngine/Orc/Core.h | 3 + .../llvm/ExecutionEngine/Orc/ExecutionUtils.h | 2 +- llvm/include/llvm/ExecutionEngine/Orc/LLJIT.h | 13 +- .../Orc/OrcRPCTargetProcessControl.h | 2 +- .../ExecutionEngine/Orc/OrcRemoteTargetServer.h | 2 +- .../ExecutionEngine/Orc/{ => Shared}/OrcError.h | 0 .../llvm/ExecutionEngine/Orc/Shared/RPCUtils.h | 2 +- .../ExecutionEngine/Orc/Shared/Serialization.h | 2 +- .../Orc/Shared/TargetProcessControlTypes.h | 9 - .../ExecutionEngine/Orc/TargetProcessControl.h | 12 +- .../llvm/Frontend/Directive/DirectiveBase.td | 9 +- llvm/include/llvm/Frontend/OpenACC/ACC.td | 74 +- llvm/include/llvm/Frontend/OpenACC/CMakeLists.txt | 2 +- llvm/include/llvm/Frontend/OpenMP/OMP.td | 64 +- llvm/include/llvm/Frontend/OpenMP/OMPIRBuilder.h | 66 +- llvm/include/llvm/Frontend/OpenMP/OMPKinds.def | 22 +- llvm/include/llvm/FuzzMutate/IRMutator.h | 11 + llvm/include/llvm/IR/Argument.h | 4 +- llvm/include/llvm/IR/Attributes.h | 3 + llvm/include/llvm/IR/DebugInfoMetadata.h | 4 + llvm/include/llvm/IR/DebugLoc.h | 4 +- llvm/include/llvm/IR/DerivedTypes.h | 3 + llvm/include/llvm/IR/FixedPointBuilder.h | 59 + llvm/include/llvm/IR/Function.h | 4 + llvm/include/llvm/IR/IRBuilder.h | 7 + llvm/include/llvm/IR/InstrTypes.h | 10 +- llvm/include/llvm/IR/IntrinsicInst.h | 23 + llvm/include/llvm/IR/Intrinsics.h | 3 + llvm/include/llvm/IR/Intrinsics.td | 10 + llvm/include/llvm/IR/IntrinsicsAArch64.td | 449 +- llvm/include/llvm/IR/IntrinsicsAMDGPU.td | 2 + llvm/include/llvm/IR/IntrinsicsRISCV.td | 299 +- llvm/include/llvm/IR/IntrinsicsVE.td | 31 + llvm/include/llvm/IR/IntrinsicsWebAssembly.td | 33 +- llvm/include/llvm/IR/IntrinsicsX86.td | 2 +- llvm/include/llvm/IR/LegacyPassManagers.h | 4 +- llvm/include/llvm/IR/Metadata.h | 6 + llvm/include/llvm/IR/PassInstrumentation.h | 2 - llvm/include/llvm/IR/ReplaceConstant.h | 28 + llvm/include/llvm/IR/Value.h | 10 +- llvm/include/llvm/IR/ValueHandle.h | 26 +- llvm/include/llvm/LTO/Config.h | 9 +- llvm/include/llvm/LTO/LTOBackend.h | 6 + llvm/include/llvm/LTO/legacy/LTOCodeGenerator.h | 18 +- llvm/include/llvm/MC/MCDwarf.h | 11 +- llvm/include/llvm/MC/MCObjectFileInfo.h | 4 +- llvm/include/llvm/Object/ELF.h | 375 +- llvm/include/llvm/Object/Wasm.h | 5 +- llvm/include/llvm/ObjectYAML/ELFYAML.h | 116 +- llvm/include/llvm/Option/OptParser.td | 44 +- llvm/include/llvm/Pass.h | 14 + llvm/include/llvm/PassAnalysisSupport.h | 20 +- llvm/include/llvm/Passes/PassBuilder.h | 21 +- .../include/llvm/Passes/StandardInstrumentations.h | 14 +- llvm/include/llvm/ProfileData/SampleProf.h | 4 +- llvm/include/llvm/ProfileData/SampleProfReader.h | 10 + llvm/include/llvm/ProfileData/SampleProfWriter.h | 95 +- llvm/include/llvm/Support/AArch64TargetParser.def | 4 + llvm/include/llvm/Support/AArch64TargetParser.h | 2 + llvm/include/llvm/Support/Allocator.h | 25 +- llvm/include/llvm/Support/CFGDiff.h | 2 +- llvm/include/llvm/Support/Compiler.h | 16 +- llvm/include/llvm/Support/FileCollector.h | 27 +- llvm/include/llvm/Support/GenericDomTree.h | 22 +- llvm/include/llvm/Support/InitLLVM.h | 3 +- llvm/include/llvm/Support/InstructionCost.h | 9 +- llvm/include/llvm/Support/KnownBits.h | 4 +- llvm/include/llvm/Support/MachineValueType.h | 10 +- llvm/include/llvm/Support/MathExtras.h | 2 +- llvm/include/llvm/Support/Program.h | 12 +- llvm/include/llvm/Support/Signposts.h | 11 +- llvm/include/llvm/Support/TaskQueue.h | 2 +- llvm/include/llvm/Support/ToolOutputFile.h | 4 + llvm/include/llvm/Support/TrigramIndex.h | 2 +- llvm/include/llvm/Support/VirtualFileSystem.h | 14 +- llvm/include/llvm/Support/YAMLTraits.h | 2 +- llvm/include/llvm/TableGen/DirectiveEmitter.h | 5 - llvm/include/llvm/TableGen/Record.h | 51 +- llvm/include/llvm/Target/CGPassBuilderOption.h | 2 +- llvm/include/llvm/Target/GlobalISel/Combine.td | 19 +- .../llvm/Target/GlobalISel/SelectionDAGCompat.td | 2 +- llvm/include/llvm/Target/TargetSelectionDAG.td | 12 +- llvm/include/llvm/Transforms/IPO/IROutliner.h | 7 +- llvm/include/llvm/Transforms/IPO/Inliner.h | 14 +- llvm/include/llvm/Transforms/IPO/SampleProfile.h | 9 +- .../llvm/Transforms/InstCombine/InstCombiner.h | 3 +- llvm/include/llvm/Transforms/ObjCARC.h | 4 +- llvm/include/llvm/Transforms/Scalar.h | 2 +- llvm/include/llvm/Transforms/Scalar/LoopRotation.h | 4 +- .../llvm/Transforms/Utils/BasicBlockUtils.h | 103 +- .../llvm/Transforms/Utils/CallGraphUpdater.h | 2 +- llvm/include/llvm/Transforms/Utils/Cloning.h | 36 + .../Utils/ImportedFunctionsInliningStatistics.h | 106 - llvm/include/llvm/Transforms/Utils/Local.h | 3 +- .../llvm/Transforms/Utils/LoopRotationUtils.h | 3 +- llvm/include/llvm/Transforms/Utils/LoopUtils.h | 7 + .../Transforms/Utils/ScalarEvolutionExpander.h | 10 - .../Vectorize/LoopVectorizationLegality.h | 6 +- llvm/include/llvm/module.modulemap | 4 +- llvm/lib/Analysis/AliasAnalysis.cpp | 4 +- llvm/lib/Analysis/AliasSetTracker.cpp | 1 + llvm/lib/Analysis/BasicAliasAnalysis.cpp | 235 +- llvm/lib/Analysis/CFGPrinter.cpp | 7 +- llvm/lib/Analysis/CGSCCPassManager.cpp | 18 +- llvm/lib/Analysis/CMakeLists.txt | 1 + llvm/lib/Analysis/CallPrinter.cpp | 2 +- llvm/lib/Analysis/CodeMetrics.cpp | 15 +- llvm/lib/Analysis/ConstantFolding.cpp | 37 +- llvm/lib/Analysis/ConstraintSystem.cpp | 2 +- llvm/lib/Analysis/DDG.cpp | 6 +- llvm/lib/Analysis/DependenceGraphBuilder.cpp | 134 +- llvm/lib/Analysis/DevelopmentModeInlineAdvisor.cpp | 18 +- llvm/lib/Analysis/DivergenceAnalysis.cpp | 3 +- llvm/lib/Analysis/DomTreeUpdater.cpp | 2 +- llvm/lib/Analysis/FunctionPropertiesAnalysis.cpp | 2 +- llvm/lib/Analysis/GlobalsModRef.cpp | 6 +- llvm/lib/Analysis/IRSimilarityIdentifier.cpp | 12 +- llvm/lib/Analysis/IVDescriptors.cpp | 3 +- .../ImportedFunctionsInliningStatistics.cpp | 212 + llvm/lib/Analysis/InlineAdvisor.cpp | 147 +- llvm/lib/Analysis/InlineCost.cpp | 1 + llvm/lib/Analysis/InstructionSimplify.cpp | 132 +- llvm/lib/Analysis/LazyCallGraph.cpp | 262 +- llvm/lib/Analysis/LoopAccessAnalysis.cpp | 4 +- llvm/lib/Analysis/LoopCacheAnalysis.cpp | 3 +- llvm/lib/Analysis/LoopInfo.cpp | 2 +- llvm/lib/Analysis/LoopNestAnalysis.cpp | 3 +- llvm/lib/Analysis/MLInlineAdvisor.cpp | 34 +- llvm/lib/Analysis/MemoryBuiltins.cpp | 8 +- llvm/lib/Analysis/MemoryDependenceAnalysis.cpp | 9 +- llvm/lib/Analysis/MemorySSA.cpp | 28 +- llvm/lib/Analysis/MemorySSAUpdater.cpp | 17 +- llvm/lib/Analysis/ModuleSummaryAnalysis.cpp | 2 +- llvm/lib/Analysis/MustExecute.cpp | 3 +- llvm/lib/Analysis/ObjCARCInstKind.cpp | 1 - llvm/lib/Analysis/ReplayInlineAdvisor.cpp | 48 +- llvm/lib/Analysis/ScalarEvolution.cpp | 5 +- llvm/lib/Analysis/StackSafetyAnalysis.cpp | 2 +- llvm/lib/Analysis/TargetLibraryInfo.cpp | 12 + llvm/lib/Analysis/TargetTransformInfo.cpp | 12 + llvm/lib/Analysis/VFABIDemangling.cpp | 6 +- llvm/lib/Analysis/ValueTracking.cpp | 128 +- llvm/lib/Analysis/VectorUtils.cpp | 1 + llvm/lib/BinaryFormat/Dwarf.cpp | 3 + llvm/lib/Bitcode/Reader/BitcodeReader.cpp | 6 +- llvm/lib/Bitcode/Writer/BitcodeWriter.cpp | 6 +- llvm/lib/Bitstream/Reader/BitstreamReader.cpp | 3 +- llvm/lib/CodeGen/Analysis.cpp | 37 +- llvm/lib/CodeGen/AsmPrinter/AsmPrinter.cpp | 19 +- .../lib/CodeGen/AsmPrinter/AsmPrinterInlineAsm.cpp | 6 +- .../AsmPrinter/DbgEntityHistoryCalculator.cpp | 2 +- llvm/lib/CodeGen/AsmPrinter/DwarfCompileUnit.cpp | 7 + llvm/lib/CodeGen/AsmPrinter/DwarfDebug.cpp | 30 +- llvm/lib/CodeGen/AsmPrinter/DwarfDebug.h | 14 +- llvm/lib/CodeGen/AsmPrinter/WasmException.cpp | 10 +- llvm/lib/CodeGen/BranchFolding.cpp | 2 +- llvm/lib/CodeGen/CodeGenPrepare.cpp | 22 +- llvm/lib/CodeGen/FixupStatepointCallerSaved.cpp | 8 +- llvm/lib/CodeGen/GlobalISel/CSEMIRBuilder.cpp | 2 +- llvm/lib/CodeGen/GlobalISel/CallLowering.cpp | 58 +- llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp | 451 +- llvm/lib/CodeGen/GlobalISel/GISelKnownBits.cpp | 3 +- llvm/lib/CodeGen/GlobalISel/InstructionSelect.cpp | 2 +- .../lib/CodeGen/GlobalISel/InstructionSelector.cpp | 12 - llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp | 74 +- llvm/lib/CodeGen/GlobalISel/Localizer.cpp | 23 + llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp | 52 +- llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp | 3 +- llvm/lib/CodeGen/GlobalISel/Utils.cpp | 21 +- llvm/lib/CodeGen/InlineSpiller.cpp | 69 +- llvm/lib/CodeGen/InterleavedAccessPass.cpp | 19 +- llvm/lib/CodeGen/InterleavedLoadCombinePass.cpp | 6 +- llvm/lib/CodeGen/IntrinsicLowering.cpp | 1 + llvm/lib/CodeGen/LexicalScopes.cpp | 2 +- .../CodeGen/LiveDebugValues/InstrRefBasedImpl.cpp | 8 +- .../CodeGen/LiveDebugValues/VarLocBasedImpl.cpp | 5 +- llvm/lib/CodeGen/LiveIntervalCalc.cpp | 2 +- llvm/lib/CodeGen/LiveVariables.cpp | 2 +- llvm/lib/CodeGen/LocalStackSlotAllocation.cpp | 9 +- llvm/lib/CodeGen/MIRCanonicalizerPass.cpp | 10 +- llvm/lib/CodeGen/MIRParser/MILexer.cpp | 1 + llvm/lib/CodeGen/MIRParser/MILexer.h | 1 + llvm/lib/CodeGen/MIRParser/MIParser.cpp | 8 +- llvm/lib/CodeGen/MachineBasicBlock.cpp | 27 +- llvm/lib/CodeGen/MachineCSE.cpp | 6 +- llvm/lib/CodeGen/MachineCombiner.cpp | 3 + llvm/lib/CodeGen/MachineInstr.cpp | 147 +- llvm/lib/CodeGen/MachineLICM.cpp | 50 +- llvm/lib/CodeGen/MachineLoopInfo.cpp | 56 + llvm/lib/CodeGen/MachineLoopUtils.cpp | 11 - llvm/lib/CodeGen/MachineOperand.cpp | 6 +- llvm/lib/CodeGen/MachineOutliner.cpp | 11 +- llvm/lib/CodeGen/MachinePipeliner.cpp | 15 +- llvm/lib/CodeGen/MachineRegisterInfo.cpp | 20 +- llvm/lib/CodeGen/MachineSink.cpp | 2 +- llvm/lib/CodeGen/MachineVerifier.cpp | 45 +- llvm/lib/CodeGen/PHIElimination.cpp | 3 +- llvm/lib/CodeGen/PrologEpilogInserter.cpp | 19 + llvm/lib/CodeGen/RDFLiveness.cpp | 4 +- llvm/lib/CodeGen/RegAllocFast.cpp | 3 +- llvm/lib/CodeGen/RegAllocPBQP.cpp | 4 +- llvm/lib/CodeGen/RegisterScavenging.cpp | 11 +- llvm/lib/CodeGen/SafeStackLayout.cpp | 8 +- llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp | 378 +- llvm/lib/CodeGen/SelectionDAG/FastISel.cpp | 248 +- .../CodeGen/SelectionDAG/FunctionLoweringInfo.cpp | 6 +- llvm/lib/CodeGen/SelectionDAG/InstrEmitter.h | 1 + llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp | 38 +- .../CodeGen/SelectionDAG/LegalizeFloatTypes.cpp | 41 +- llvm/lib/CodeGen/SelectionDAG/LegalizeTypes.cpp | 3 +- llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp | 97 +- .../CodeGen/SelectionDAG/SelectionDAGBuilder.cpp | 48 +- llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp | 6 +- .../CodeGen/SelectionDAG/StatepointLowering.cpp | 21 +- llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp | 295 +- llvm/lib/CodeGen/SplitKit.cpp | 4 +- llvm/lib/CodeGen/StackMaps.cpp | 67 +- llvm/lib/CodeGen/SwiftErrorValueTracking.cpp | 4 +- llvm/lib/CodeGen/TargetLoweringBase.cpp | 40 +- llvm/lib/CodeGen/TargetLoweringObjectFileImpl.cpp | 21 +- llvm/lib/CodeGen/TargetPassConfig.cpp | 20 +- llvm/lib/CodeGen/TargetRegisterInfo.cpp | 25 + llvm/lib/CodeGen/ValueTypes.cpp | 1 - llvm/lib/CodeGen/WasmEHPrepare.cpp | 26 +- llvm/lib/CodeGen/XRayInstrumentation.cpp | 4 + llvm/lib/DWARFLinker/CMakeLists.txt | 1 + llvm/lib/DWARFLinker/DWARFLinker.cpp | 59 +- llvm/lib/DWARFLinker/DWARFLinkerCompileUnit.cpp | 6 +- llvm/lib/DWARFLinker/DWARFStreamer.cpp | 50 +- .../CodeView/DebugFrameDataSubsection.cpp | 7 +- llvm/lib/DebugInfo/DWARF/DWARFDebugLoc.cpp | 1 - llvm/lib/DebugInfo/DWARF/DWARFDie.cpp | 3 +- llvm/lib/DebugInfo/DWARF/DWARFGdbIndex.cpp | 4 +- llvm/lib/DebugInfo/DWARF/DWARFUnit.cpp | 5 +- llvm/lib/DebugInfo/GSYM/GsymCreator.cpp | 2 +- .../PDB/Native/DbiModuleDescriptorBuilder.cpp | 81 +- llvm/lib/DebugInfo/PDB/Native/DbiStreamBuilder.cpp | 10 +- llvm/lib/DebugInfo/PDB/Native/SymbolCache.cpp | 16 +- llvm/lib/DebugInfo/Symbolize/Symbolize.cpp | 4 +- llvm/lib/Demangle/MicrosoftDemangleNodes.cpp | 1 - .../Interpreter/ExternalFunctions.cpp | 2 +- .../lib/ExecutionEngine/JITLink/EHFrameSupport.cpp | 185 +- .../ExecutionEngine/JITLink/EHFrameSupportImpl.h | 24 +- llvm/lib/ExecutionEngine/JITLink/ELF_x86_64.cpp | 174 +- llvm/lib/ExecutionEngine/JITLink/JITLink.cpp | 2 +- .../lib/ExecutionEngine/JITLink/JITLinkGeneric.cpp | 14 +- .../JITLink/MachOLinkGraphBuilder.h | 2 +- llvm/lib/ExecutionEngine/JITLink/MachO_x86_64.cpp | 6 +- llvm/lib/ExecutionEngine/MCJIT/MCJIT.h | 10 +- llvm/lib/ExecutionEngine/Orc/Core.cpp | 35 +- llvm/lib/ExecutionEngine/Orc/LLJIT.cpp | 27 +- llvm/lib/ExecutionEngine/Orc/Shared/OrcError.cpp | 2 +- llvm/lib/ExecutionEngine/Orc/SpeculateAnalyses.cpp | 9 +- .../Orc/TPCDynamicLibrarySearchGenerator.cpp | 2 +- .../ExecutionEngine/Orc/TargetProcessControl.cpp | 3 +- .../RuntimeDyld/RuntimeDyldChecker.cpp | 4 +- llvm/lib/FileCheck/FileCheck.cpp | 12 +- llvm/lib/Frontend/OpenMP/OMPContext.cpp | 10 +- llvm/lib/Frontend/OpenMP/OMPIRBuilder.cpp | 295 +- llvm/lib/FuzzMutate/IRMutator.cpp | 43 + llvm/lib/IR/AsmWriter.cpp | 5 +- llvm/lib/IR/Attributes.cpp | 31 +- llvm/lib/IR/AutoUpgrade.cpp | 9 +- llvm/lib/IR/BasicBlock.cpp | 2 +- llvm/lib/IR/CMakeLists.txt | 1 + llvm/lib/IR/Constants.cpp | 7 +- llvm/lib/IR/Core.cpp | 1 - llvm/lib/IR/DataLayout.cpp | 3 +- llvm/lib/IR/DebugInfoMetadata.cpp | 1 + llvm/lib/IR/DebugLoc.cpp | 5 +- llvm/lib/IR/Function.cpp | 6 +- llvm/lib/IR/IRBuilder.cpp | 20 +- llvm/lib/IR/LLVMContextImpl.cpp | 2 +- llvm/lib/IR/LegacyPassManager.cpp | 33 +- llvm/lib/IR/Mangler.cpp | 4 +- llvm/lib/IR/Pass.cpp | 11 +- llvm/lib/IR/PassInstrumentation.cpp | 8 - llvm/lib/IR/ReplaceConstant.cpp | 70 + llvm/lib/IR/Type.cpp | 23 +- llvm/lib/IR/Value.cpp | 12 + llvm/lib/IR/Verifier.cpp | 97 +- llvm/lib/LTO/LTOBackend.cpp | 47 +- llvm/lib/LTO/LTOCodeGenerator.cpp | 29 +- llvm/lib/Linker/IRMover.cpp | 68 +- llvm/lib/Linker/LinkModules.cpp | 2 +- llvm/lib/MC/MCAsmInfo.cpp | 3 +- llvm/lib/MC/MCAssembler.cpp | 7 +- llvm/lib/MC/MCDwarf.cpp | 19 +- llvm/lib/MC/MCParser/AsmParser.cpp | 4 +- llvm/lib/MC/MCParser/COFFMasmParser.cpp | 1 - llvm/lib/MC/MCParser/MasmParser.cpp | 5 +- llvm/lib/MC/MCSectionMachO.cpp | 20 +- llvm/lib/MC/WasmObjectWriter.cpp | 24 +- llvm/lib/MC/XCOFFObjectWriter.cpp | 11 +- llvm/lib/MCA/HardwareUnits/Scheduler.cpp | 2 +- llvm/lib/MCA/Stages/InstructionTables.cpp | 3 +- llvm/lib/Object/COFFObjectFile.cpp | 7 +- llvm/lib/Object/SymbolSize.cpp | 2 +- llvm/lib/Object/WasmObjectFile.cpp | 28 +- llvm/lib/Object/XCOFFObjectFile.cpp | 3 +- llvm/lib/ObjectYAML/COFFEmitter.cpp | 1 - llvm/lib/ObjectYAML/DWARFEmitter.cpp | 3 +- llvm/lib/ObjectYAML/ELFEmitter.cpp | 227 +- llvm/lib/ObjectYAML/ELFYAML.cpp | 93 +- llvm/lib/ObjectYAML/MachOEmitter.cpp | 6 +- llvm/lib/ObjectYAML/WasmEmitter.cpp | 4 +- llvm/lib/ObjectYAML/WasmYAML.cpp | 5 +- llvm/lib/Option/OptTable.cpp | 2 +- llvm/lib/Passes/PassBuilder.cpp | 88 +- llvm/lib/Passes/PassRegistry.def | 13 +- llvm/lib/Passes/StandardInstrumentations.cpp | 53 +- llvm/lib/ProfileData/Coverage/CoverageMapping.cpp | 3 +- llvm/lib/ProfileData/SampleProf.cpp | 6 +- llvm/lib/ProfileData/SampleProfReader.cpp | 13 +- llvm/lib/ProfileData/SampleProfWriter.cpp | 58 +- llvm/lib/Support/AArch64TargetParser.cpp | 4 + llvm/lib/Support/AMDGPUMetadata.cpp | 1 - llvm/lib/Support/CachePruning.cpp | 5 +- llvm/lib/Support/CommandLine.cpp | 2 +- llvm/lib/Support/DebugCounter.cpp | 2 +- llvm/lib/Support/DynamicLibrary.cpp | 4 +- llvm/lib/Support/FileCollector.cpp | 81 +- llvm/lib/Support/Host.cpp | 163 +- llvm/lib/Support/InitLLVM.cpp | 11 +- llvm/lib/Support/KnownBits.cpp | 43 +- llvm/lib/Support/Program.cpp | 14 +- llvm/lib/Support/SHA1.cpp | 2 +- llvm/lib/Support/Signposts.cpp | 41 +- llvm/lib/Support/SmallVector.cpp | 47 +- llvm/lib/Support/Timer.cpp | 4 +- llvm/lib/Support/TrigramIndex.cpp | 2 +- llvm/lib/Support/Triple.cpp | 46 +- llvm/lib/Support/Unix/Path.inc | 2 - llvm/lib/Support/Unix/Program.inc | 6 +- llvm/lib/Support/Unix/Signals.inc | 8 +- llvm/lib/Support/VirtualFileSystem.cpp | 76 +- llvm/lib/Support/Windows/Program.inc | 20 +- llvm/lib/Support/Windows/Threading.inc | 25 +- llvm/lib/Support/X86TargetParser.cpp | 1 - llvm/lib/Support/YAMLParser.cpp | 22 +- llvm/lib/Support/YAMLTraits.cpp | 7 +- llvm/lib/TableGen/JSONBackend.cpp | 2 +- llvm/lib/TableGen/Record.cpp | 31 +- llvm/lib/TableGen/TGLexer.cpp | 1 + llvm/lib/TableGen/TGLexer.h | 4 +- llvm/lib/TableGen/TGParser.cpp | 150 +- llvm/lib/TableGen/TGParser.h | 3 + llvm/lib/Target/AArch64/AArch64.td | 80 +- llvm/lib/Target/AArch64/AArch64AsmPrinter.cpp | 21 +- llvm/lib/Target/AArch64/AArch64FrameLowering.cpp | 14 +- llvm/lib/Target/AArch64/AArch64FrameLowering.h | 4 +- llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp | 12 +- llvm/lib/Target/AArch64/AArch64ISelLowering.cpp | 395 +- llvm/lib/Target/AArch64/AArch64ISelLowering.h | 19 + llvm/lib/Target/AArch64/AArch64InstrGISel.td | 16 +- llvm/lib/Target/AArch64/AArch64InstrInfo.cpp | 34 +- llvm/lib/Target/AArch64/AArch64InstrInfo.td | 62 +- llvm/lib/Target/AArch64/AArch64MCInstLower.cpp | 6 + llvm/lib/Target/AArch64/AArch64MacroFusion.cpp | 16 +- llvm/lib/Target/AArch64/AArch64RegisterInfo.cpp | 11 +- llvm/lib/Target/AArch64/AArch64RegisterInfo.h | 5 +- llvm/lib/Target/AArch64/AArch64SVEInstrInfo.td | 32 +- llvm/lib/Target/AArch64/AArch64SchedA64FX.td | 3890 + llvm/lib/Target/AArch64/AArch64Subtarget.cpp | 9 +- llvm/lib/Target/AArch64/AArch64Subtarget.h | 18 +- llvm/lib/Target/AArch64/AArch64SystemOperands.td | 2 +- llvm/lib/Target/AArch64/AArch64TargetMachine.cpp | 10 +- .../Target/AArch64/AArch64TargetTransformInfo.cpp | 71 +- .../Target/AArch64/AArch64TargetTransformInfo.h | 8 + .../Target/AArch64/AsmParser/AArch64AsmParser.cpp | 9 +- .../Target/AArch64/GISel/AArch64CallLowering.cpp | 77 +- .../AArch64/GISel/AArch64InstructionSelector.cpp | 80 +- .../Target/AArch64/GISel/AArch64LegalizerInfo.cpp | 7 +- .../AArch64/GISel/AArch64RegisterBankInfo.cpp | 14 +- .../AArch64/MCTargetDesc/AArch64AsmBackend.cpp | 4 +- .../MCTargetDesc/AArch64ELFObjectWriter.cpp | 6 +- .../AArch64/MCTargetDesc/AArch64MCAsmInfo.cpp | 2 +- .../Target/AArch64/MCTargetDesc/AArch64MCExpr.cpp | 1 + .../Target/AArch64/MCTargetDesc/AArch64MCExpr.h | 2 + llvm/lib/Target/AArch64/SVEInstrFormats.td | 10 +- llvm/lib/Target/AArch64/SVEIntrinsicOpts.cpp | 56 +- llvm/lib/Target/AMDGPU/AMDGPU.h | 5 - llvm/lib/Target/AMDGPU/AMDGPUAliasAnalysis.cpp | 15 - llvm/lib/Target/AMDGPU/AMDGPUAliasAnalysis.h | 15 +- llvm/lib/Target/AMDGPU/AMDGPUAlwaysInlinePass.cpp | 13 +- .../Target/AMDGPU/AMDGPUAnnotateKernelFeatures.cpp | 21 +- .../Target/AMDGPU/AMDGPUAnnotateUniformValues.cpp | 3 - llvm/lib/Target/AMDGPU/AMDGPUArgumentUsageInfo.cpp | 4 +- llvm/lib/Target/AMDGPU/AMDGPUArgumentUsageInfo.h | 3 +- llvm/lib/Target/AMDGPU/AMDGPUAsmPrinter.cpp | 24 +- llvm/lib/Target/AMDGPU/AMDGPUAsmPrinter.h | 23 +- llvm/lib/Target/AMDGPU/AMDGPUAtomicOptimizer.cpp | 5 +- llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp | 262 +- llvm/lib/Target/AMDGPU/AMDGPUCallLowering.h | 20 +- llvm/lib/Target/AMDGPU/AMDGPUCodeGenPrepare.cpp | 29 +- llvm/lib/Target/AMDGPU/AMDGPUExportClustering.cpp | 2 +- llvm/lib/Target/AMDGPU/AMDGPUExportClustering.h | 3 +- llvm/lib/Target/AMDGPU/AMDGPUGlobalISelUtils.h | 3 +- .../Target/AMDGPU/AMDGPUHSAMetadataStreamer.cpp | 7 +- llvm/lib/Target/AMDGPU/AMDGPUHSAMetadataStreamer.h | 3 - llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp | 43 +- llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp | 33 +- llvm/lib/Target/AMDGPU/AMDGPUISelLowering.h | 13 +- llvm/lib/Target/AMDGPU/AMDGPUInline.cpp | 226 - .../Target/AMDGPU/AMDGPUInstCombineIntrinsic.cpp | 5 +- llvm/lib/Target/AMDGPU/AMDGPUInstrInfo.cpp | 10 +- llvm/lib/Target/AMDGPU/AMDGPUInstrInfo.h | 3 +- .../Target/AMDGPU/AMDGPUInstructionSelector.cpp | 53 +- llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.h | 9 +- .../lib/Target/AMDGPU/AMDGPULateCodeGenPrepare.cpp | 3 - llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp | 85 +- llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.h | 6 + llvm/lib/Target/AMDGPU/AMDGPULibCalls.cpp | 20 +- llvm/lib/Target/AMDGPU/AMDGPULibFunc.cpp | 5 +- llvm/lib/Target/AMDGPU/AMDGPULowerIntrinsics.cpp | 6 +- .../Target/AMDGPU/AMDGPULowerKernelArguments.cpp | 25 +- .../Target/AMDGPU/AMDGPULowerKernelAttributes.cpp | 3 +- llvm/lib/Target/AMDGPU/AMDGPUMCInstLower.cpp | 2 - llvm/lib/Target/AMDGPU/AMDGPUMIRFormatter.cpp | 38 + llvm/lib/Target/AMDGPU/AMDGPUMIRFormatter.h | 47 + .../Target/AMDGPU/AMDGPUMachineCFGStructurizer.cpp | 27 +- llvm/lib/Target/AMDGPU/AMDGPUMachineFunction.cpp | 3 +- llvm/lib/Target/AMDGPU/AMDGPUMachineFunction.h | 1 - llvm/lib/Target/AMDGPU/AMDGPUMachineModuleInfo.cpp | 1 - llvm/lib/Target/AMDGPU/AMDGPUMachineModuleInfo.h | 4 - llvm/lib/Target/AMDGPU/AMDGPUMacroFusion.cpp | 4 +- llvm/lib/Target/AMDGPU/AMDGPUMacroFusion.h | 3 +- .../AMDGPU/AMDGPUOpenCLEnqueuedBlockLowering.cpp | 5 - llvm/lib/Target/AMDGPU/AMDGPUPTNote.h | 7 +- llvm/lib/Target/AMDGPU/AMDGPUPerfHintAnalysis.cpp | 4 - llvm/lib/Target/AMDGPU/AMDGPUPerfHintAnalysis.h | 1 - .../Target/AMDGPU/AMDGPUPostLegalizerCombiner.cpp | 8 +- .../Target/AMDGPU/AMDGPUPreLegalizerCombiner.cpp | 6 +- .../Target/AMDGPU/AMDGPUPrintfRuntimeBinding.cpp | 15 +- llvm/lib/Target/AMDGPU/AMDGPUPromoteAlloca.cpp | 49 +- .../Target/AMDGPU/AMDGPUPropagateAttributes.cpp | 8 +- llvm/lib/Target/AMDGPU/AMDGPURegBankCombiner.cpp | 8 +- llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp | 70 +- llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.h | 2 +- .../Target/AMDGPU/AMDGPURewriteOutArguments.cpp | 19 - llvm/lib/Target/AMDGPU/AMDGPUSubtarget.cpp | 43 +- llvm/lib/Target/AMDGPU/AMDGPUSubtarget.h | 1215 +- llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp | 64 +- llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.h | 15 +- llvm/lib/Target/AMDGPU/AMDGPUTargetObjectFile.cpp | 9 +- .../Target/AMDGPU/AMDGPUTargetTransformInfo.cpp | 144 +- llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.h | 75 +- .../AMDGPU/AMDGPUUnifyDivergentExitNodes.cpp | 1 + llvm/lib/Target/AMDGPU/AMDGPUUnifyMetadata.cpp | 5 - llvm/lib/Target/AMDGPU/AMDILCFGStructurizer.cpp | 29 +- llvm/lib/Target/AMDGPU/AMDKernelCodeT.h | 8 +- .../Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp | 301 +- llvm/lib/Target/AMDGPU/CMakeLists.txt | 2 +- .../AMDGPU/Disassembler/AMDGPUDisassembler.cpp | 44 +- .../AMDGPU/Disassembler/AMDGPUDisassembler.h | 7 - llvm/lib/Target/AMDGPU/GCNDPPCombine.cpp | 14 +- llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp | 52 +- llvm/lib/Target/AMDGPU/GCNILPSched.cpp | 1 - llvm/lib/Target/AMDGPU/GCNIterativeScheduler.cpp | 21 - llvm/lib/Target/AMDGPU/GCNIterativeScheduler.h | 6 - llvm/lib/Target/AMDGPU/GCNMinRegStrategy.cpp | 13 - llvm/lib/Target/AMDGPU/GCNNSAReassign.cpp | 7 +- llvm/lib/Target/AMDGPU/GCNRegBankReassign.cpp | 8 +- llvm/lib/Target/AMDGPU/GCNRegPressure.cpp | 23 +- llvm/lib/Target/AMDGPU/GCNRegPressure.h | 10 +- llvm/lib/Target/AMDGPU/GCNSchedStrategy.cpp | 6 - llvm/lib/Target/AMDGPU/GCNSubtarget.h | 1059 + .../AMDGPU/MCTargetDesc/AMDGPUAsmBackend.cpp | 6 +- .../AMDGPU/MCTargetDesc/AMDGPUELFObjectWriter.cpp | 6 - .../AMDGPU/MCTargetDesc/AMDGPUELFStreamer.cpp | 3 +- .../Target/AMDGPU/MCTargetDesc/AMDGPUELFStreamer.h | 6 +- .../AMDGPU/MCTargetDesc/AMDGPUInstPrinter.cpp | 27 +- .../Target/AMDGPU/MCTargetDesc/AMDGPUInstPrinter.h | 6 +- .../AMDGPU/MCTargetDesc/AMDGPUMCCodeEmitter.h | 2 +- .../AMDGPU/MCTargetDesc/AMDGPUMCTargetDesc.cpp | 8 +- .../AMDGPU/MCTargetDesc/AMDGPUMCTargetDesc.h | 14 +- .../AMDGPU/MCTargetDesc/AMDGPUTargetStreamer.cpp | 30 +- .../AMDGPU/MCTargetDesc/AMDGPUTargetStreamer.h | 18 +- .../AMDGPU/MCTargetDesc/R600MCCodeEmitter.cpp | 9 +- .../Target/AMDGPU/MCTargetDesc/SIMCCodeEmitter.cpp | 14 - llvm/lib/Target/AMDGPU/MIMGInstructions.td | 2 + llvm/lib/Target/AMDGPU/R600AsmPrinter.cpp | 4 +- llvm/lib/Target/AMDGPU/R600ClauseMergePass.cpp | 11 +- .../lib/Target/AMDGPU/R600ControlFlowFinalizer.cpp | 36 +- llvm/lib/Target/AMDGPU/R600Defines.h | 2 - llvm/lib/Target/AMDGPU/R600EmitClauseMarkers.cpp | 20 +- llvm/lib/Target/AMDGPU/R600ExpandSpecialInstrs.cpp | 16 +- llvm/lib/Target/AMDGPU/R600FrameLowering.cpp | 6 +- llvm/lib/Target/AMDGPU/R600FrameLowering.h | 1 - llvm/lib/Target/AMDGPU/R600ISelLowering.cpp | 36 +- llvm/lib/Target/AMDGPU/R600InstrInfo.cpp | 27 +- llvm/lib/Target/AMDGPU/R600MachineScheduler.cpp | 7 +- .../AMDGPU/R600OpenCLImageTypeLoweringPass.cpp | 15 - .../Target/AMDGPU/R600OptimizeVectorRegisters.cpp | 23 +- llvm/lib/Target/AMDGPU/R600Packetizer.cpp | 7 +- llvm/lib/Target/AMDGPU/R600RegisterInfo.cpp | 6 +- llvm/lib/Target/AMDGPU/R600Subtarget.h | 174 + llvm/lib/Target/AMDGPU/SIAddIMGInit.cpp | 8 +- llvm/lib/Target/AMDGPU/SIAnnotateControlFlow.cpp | 24 +- llvm/lib/Target/AMDGPU/SIDefines.h | 4 +- llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp | 30 +- llvm/lib/Target/AMDGPU/SIFixVGPRCopies.cpp | 3 +- llvm/lib/Target/AMDGPU/SIFoldOperands.cpp | 41 +- llvm/lib/Target/AMDGPU/SIFormMemoryClauses.cpp | 30 +- llvm/lib/Target/AMDGPU/SIFrameLowering.cpp | 13 +- llvm/lib/Target/AMDGPU/SIFrameLowering.h | 1 - llvm/lib/Target/AMDGPU/SIISelLowering.cpp | 203 +- llvm/lib/Target/AMDGPU/SIISelLowering.h | 15 +- llvm/lib/Target/AMDGPU/SIInsertHardClauses.cpp | 5 +- llvm/lib/Target/AMDGPU/SIInsertSkips.cpp | 87 +- llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp | 32 +- llvm/lib/Target/AMDGPU/SIInstrInfo.cpp | 143 +- llvm/lib/Target/AMDGPU/SIInstrInfo.h | 25 +- llvm/lib/Target/AMDGPU/SIInstrInfo.td | 195 +- llvm/lib/Target/AMDGPU/SIInstructions.td | 152 +- llvm/lib/Target/AMDGPU/SILoadStoreOptimizer.cpp | 24 +- llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp | 113 +- llvm/lib/Target/AMDGPU/SILowerI1Copies.cpp | 18 +- llvm/lib/Target/AMDGPU/SILowerSGPRSpills.cpp | 21 +- llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp | 16 +- llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h | 55 +- llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp | 19 - llvm/lib/Target/AMDGPU/SIMachineScheduler.h | 8 +- llvm/lib/Target/AMDGPU/SIMemoryLegalizer.cpp | 168 +- llvm/lib/Target/AMDGPU/SIModeRegister.cpp | 15 +- llvm/lib/Target/AMDGPU/SIOptimizeExecMasking.cpp | 7 +- .../Target/AMDGPU/SIOptimizeExecMaskingPreRA.cpp | 3 +- llvm/lib/Target/AMDGPU/SIPeepholeSDWA.cpp | 34 +- llvm/lib/Target/AMDGPU/SIPostRABundler.cpp | 6 +- llvm/lib/Target/AMDGPU/SIPreAllocateWWMRegs.cpp | 8 +- llvm/lib/Target/AMDGPU/SIPreEmitPeephole.cpp | 4 +- llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp | 82 +- llvm/lib/Target/AMDGPU/SIRegisterInfo.h | 24 +- llvm/lib/Target/AMDGPU/SIRegisterInfo.td | 24 +- .../Target/AMDGPU/SIRemoveShortExecBranches.cpp | 3 +- llvm/lib/Target/AMDGPU/SISchedule.td | 2 +- llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp | 11 +- llvm/lib/Target/AMDGPU/SIWholeQuadMode.cpp | 20 +- llvm/lib/Target/AMDGPU/Utils/AMDGPUAsmUtils.cpp | 2 + llvm/lib/Target/AMDGPU/Utils/AMDGPUAsmUtils.h | 5 +- llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp | 105 +- llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h | 19 +- llvm/lib/Target/AMDGPU/Utils/AMDGPUPALMetadata.cpp | 6 +- llvm/lib/Target/AMDGPU/Utils/AMDGPUPALMetadata.h | 3 +- .../Target/AMDGPU/Utils/AMDKernelCodeTUtils.cpp | 4 +- llvm/lib/Target/AMDGPU/Utils/AMDKernelCodeTUtils.h | 2 +- llvm/lib/Target/AMDGPU/VOP2Instructions.td | 6 +- llvm/lib/Target/AMDGPU/VOP3Instructions.td | 534 +- llvm/lib/Target/AMDGPU/VOP3PInstructions.td | 66 +- llvm/lib/Target/ARC/ARCTargetMachine.cpp | 4 +- llvm/lib/Target/ARM/A15SDOptimizer.cpp | 3 +- llvm/lib/Target/ARM/ARM.h | 2 + llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp | 145 +- llvm/lib/Target/ARM/ARMBaseInstrInfo.h | 15 + llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp | 11 +- llvm/lib/Target/ARM/ARMBaseRegisterInfo.h | 5 +- llvm/lib/Target/ARM/ARMBlockPlacement.cpp | 231 + llvm/lib/Target/ARM/ARMCallLowering.cpp | 8 +- llvm/lib/Target/ARM/ARMConstantIslandPass.cpp | 32 +- llvm/lib/Target/ARM/ARMFrameLowering.cpp | 6 +- llvm/lib/Target/ARM/ARMISelLowering.cpp | 153 +- llvm/lib/Target/ARM/ARMInstrMVE.td | 7 - llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp | 104 +- llvm/lib/Target/ARM/ARMLowOverheadLoops.cpp | 3 +- llvm/lib/Target/ARM/ARMParallelDSP.cpp | 3 +- llvm/lib/Target/ARM/ARMTargetMachine.cpp | 7 +- llvm/lib/Target/ARM/ARMTargetTransformInfo.cpp | 81 +- llvm/lib/Target/ARM/ARMTargetTransformInfo.h | 3 + llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp | 8 +- llvm/lib/Target/ARM/CMakeLists.txt | 1 + llvm/lib/Target/ARM/MVEGatherScatterLowering.cpp | 1 - llvm/lib/Target/ARM/MVETailPredication.cpp | 22 +- llvm/lib/Target/AVR/AVRExpandPseudoInsts.cpp | 108 + llvm/lib/Target/AVR/AVRISelLowering.cpp | 66 +- llvm/lib/Target/AVR/AVRISelLowering.h | 7 + llvm/lib/Target/AVR/AVRInstrInfo.td | 23 +- llvm/lib/Target/AVR/AVRTargetMachine.cpp | 2 +- llvm/lib/Target/AVR/AsmParser/AVRAsmParser.cpp | 1 - llvm/lib/Target/AVR/MCTargetDesc/AVRMCExpr.cpp | 14 +- llvm/lib/Target/BPF/BPFISelDAGToDAG.cpp | 2 - llvm/lib/Target/BPF/BPFTargetMachine.cpp | 4 +- llvm/lib/Target/CSKY/CSKYTargetMachine.cpp | 2 +- llvm/lib/Target/CSKY/TargetInfo/CSKYTargetInfo.cpp | 2 +- llvm/lib/Target/Hexagon/HexagonBlockRanges.cpp | 2 +- llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp | 2 +- llvm/lib/Target/Hexagon/HexagonISelLowering.h | 1 + llvm/lib/Target/Hexagon/HexagonISelLoweringHVX.cpp | 116 +- .../Target/Hexagon/HexagonLoopIdiomRecognition.cpp | 1 - llvm/lib/Target/Hexagon/HexagonSplitDouble.cpp | 9 +- llvm/lib/Target/Hexagon/HexagonSubtarget.cpp | 4 +- llvm/lib/Target/Hexagon/HexagonTargetMachine.cpp | 12 +- llvm/lib/Target/Hexagon/HexagonVectorCombine.cpp | 28 +- .../Hexagon/MCTargetDesc/HexagonMCInstrInfo.cpp | 2 +- .../Hexagon/MCTargetDesc/HexagonShuffler.cpp | 5 +- llvm/lib/Target/Hexagon/RDFDeadCode.cpp | 3 +- llvm/lib/Target/Lanai/LanaiTargetMachine.cpp | 4 +- .../Target/MSP430/AsmParser/MSP430AsmParser.cpp | 1 - llvm/lib/Target/Mips/MCTargetDesc/MipsABIInfo.cpp | 1 - llvm/lib/Target/Mips/MipsDelaySlotFiller.cpp | 6 +- llvm/lib/Target/Mips/MipsInstrInfo.cpp | 2 +- llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp | 11 +- llvm/lib/Target/Mips/MipsRegisterBankInfo.h | 2 +- llvm/lib/Target/NVPTX/NVPTX.h | 19 + llvm/lib/Target/NVPTX/NVPTXISelDAGToDAG.cpp | 4 +- llvm/lib/Target/NVPTX/NVPTXISelLowering.cpp | 26 +- llvm/lib/Target/NVPTX/NVPTXISelLowering.h | 3 +- llvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp | 31 +- llvm/lib/Target/NVPTX/NVPTXTargetMachine.h | 2 + llvm/lib/Target/NVPTX/NVVMIntrRange.cpp | 40 +- llvm/lib/Target/NVPTX/NVVMReflect.cpp | 15 +- llvm/lib/Target/PowerPC/AsmParser/PPCAsmParser.cpp | 1 - .../Target/PowerPC/MCTargetDesc/PPCInstPrinter.cpp | 100 +- .../Target/PowerPC/MCTargetDesc/PPCInstPrinter.h | 85 +- .../lib/Target/PowerPC/MCTargetDesc/PPCMCAsmInfo.h | 1 - .../PowerPC/MCTargetDesc/PPCMCTargetDesc.cpp | 12 +- llvm/lib/Target/PowerPC/PPC.td | 15 + llvm/lib/Target/PowerPC/PPCAsmPrinter.cpp | 2 +- llvm/lib/Target/PowerPC/PPCBoolRetToInt.cpp | 3 +- llvm/lib/Target/PowerPC/PPCCCState.cpp | 2 +- llvm/lib/Target/PowerPC/PPCCTRLoops.cpp | 4 +- llvm/lib/Target/PowerPC/PPCFastISel.cpp | 2 - llvm/lib/Target/PowerPC/PPCISelDAGToDAG.cpp | 80 +- llvm/lib/Target/PowerPC/PPCISelLowering.cpp | 1350 +- llvm/lib/Target/PowerPC/PPCISelLowering.h | 20 +- llvm/lib/Target/PowerPC/PPCInstr64Bit.td | 7 +- llvm/lib/Target/PowerPC/PPCInstrAltivec.td | 4 +- llvm/lib/Target/PowerPC/PPCInstrInfo.cpp | 517 +- llvm/lib/Target/PowerPC/PPCInstrInfo.h | 22 +- llvm/lib/Target/PowerPC/PPCInstrInfo.td | 7 + llvm/lib/Target/PowerPC/PPCInstrPrefix.td | 3 + llvm/lib/Target/PowerPC/PPCInstrVSX.td | 34 +- llvm/lib/Target/PowerPC/PPCMIPeephole.cpp | 2 +- llvm/lib/Target/PowerPC/PPCMachineScheduler.cpp | 140 +- llvm/lib/Target/PowerPC/PPCMacroFusion.cpp | 4 +- llvm/lib/Target/PowerPC/PPCReduceCRLogicals.cpp | 4 +- llvm/lib/Target/PowerPC/PPCRegisterInfo.cpp | 11 +- llvm/lib/Target/PowerPC/PPCRegisterInfo.h | 5 +- llvm/lib/Target/PowerPC/PPCSubtarget.cpp | 3 + llvm/lib/Target/PowerPC/PPCSubtarget.h | 7 +- llvm/lib/Target/PowerPC/PPCTargetMachine.cpp | 22 +- llvm/lib/Target/PowerPC/PPCTargetTransformInfo.cpp | 30 +- llvm/lib/Target/RISCV/AsmParser/CMakeLists.txt | 1 - llvm/lib/Target/RISCV/AsmParser/RISCVAsmParser.cpp | 123 +- llvm/lib/Target/RISCV/CMakeLists.txt | 2 - .../RISCV/Disassembler/RISCVDisassembler.cpp | 2 +- llvm/lib/Target/RISCV/MCTargetDesc/CMakeLists.txt | 3 +- .../Target/RISCV/MCTargetDesc/RISCVAsmBackend.h | 2 +- .../{Utils => MCTargetDesc}/RISCVBaseInfo.cpp | 0 llvm/lib/Target/RISCV/MCTargetDesc/RISCVBaseInfo.h | 406 + .../Target/RISCV/MCTargetDesc/RISCVELFStreamer.cpp | 4 +- .../Target/RISCV/MCTargetDesc/RISCVInstPrinter.cpp | 5 +- .../RISCV/MCTargetDesc/RISCVMCCodeEmitter.cpp | 2 +- .../RISCV/MCTargetDesc/RISCVMCTargetDesc.cpp | 2 +- .../RISCV/{Utils => MCTargetDesc}/RISCVMatInt.cpp | 0 .../RISCV/{Utils => MCTargetDesc}/RISCVMatInt.h | 0 .../RISCV/MCTargetDesc/RISCVTargetStreamer.cpp | 32 + llvm/lib/Target/RISCV/RISCV.h | 2 +- llvm/lib/Target/RISCV/RISCV.td | 18 +- llvm/lib/Target/RISCV/RISCVFrameLowering.cpp | 6 - llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp | 601 +- llvm/lib/Target/RISCV/RISCVISelDAGToDAG.h | 11 + llvm/lib/Target/RISCV/RISCVISelLowering.cpp | 725 +- llvm/lib/Target/RISCV/RISCVISelLowering.h | 60 +- llvm/lib/Target/RISCV/RISCVInstrFormats.td | 49 +- llvm/lib/Target/RISCV/RISCVInstrFormatsV.td | 11 +- llvm/lib/Target/RISCV/RISCVInstrInfo.cpp | 2 +- llvm/lib/Target/RISCV/RISCVInstrInfo.td | 59 +- llvm/lib/Target/RISCV/RISCVInstrInfoB.td | 700 +- llvm/lib/Target/RISCV/RISCVInstrInfoC.td | 9 + llvm/lib/Target/RISCV/RISCVInstrInfoV.td | 230 +- llvm/lib/Target/RISCV/RISCVInstrInfoVPseudos.td | 1088 +- llvm/lib/Target/RISCV/RISCVInstrInfoVSDPatterns.td | 467 +- llvm/lib/Target/RISCV/RISCVMCInstLower.cpp | 36 +- llvm/lib/Target/RISCV/RISCVRegisterInfo.td | 108 +- llvm/lib/Target/RISCV/RISCVSubtarget.h | 4 +- llvm/lib/Target/RISCV/RISCVTargetMachine.cpp | 2 +- llvm/lib/Target/RISCV/RISCVTargetTransformInfo.cpp | 2 +- llvm/lib/Target/RISCV/Utils/CMakeLists.txt | 10 - llvm/lib/Target/RISCV/Utils/RISCVBaseInfo.h | 403 - llvm/lib/Target/Sparc/SparcISelLowering.cpp | 38 +- llvm/lib/Target/Sparc/SparcTargetMachine.cpp | 4 +- .../lib/Target/SystemZ/SystemZMachineScheduler.cpp | 1 + llvm/lib/Target/SystemZ/SystemZScheduleZ13.td | 2 +- llvm/lib/Target/SystemZ/SystemZScheduleZ14.td | 2 +- llvm/lib/Target/SystemZ/SystemZScheduleZ15.td | 2 +- llvm/lib/Target/SystemZ/SystemZScheduleZ196.td | 2 +- llvm/lib/Target/SystemZ/SystemZScheduleZEC12.td | 2 +- llvm/lib/Target/VE/VEAsmPrinter.cpp | 8 +- llvm/lib/Target/VE/VEISelLowering.cpp | 201 +- llvm/lib/Target/VE/VEISelLowering.h | 2 + llvm/lib/Target/VE/VEInstrInfo.td | 14 +- llvm/lib/Target/VE/VEInstrIntrinsicVL.td | 70 +- llvm/lib/Target/VE/VEInstrPatternsVec.td | 67 +- llvm/lib/Target/VE/VETargetMachine.cpp | 4 +- llvm/lib/Target/VE/VVPNodes.def | 10 +- .../WebAssembly/AsmParser/WebAssemblyAsmParser.cpp | 3 - .../MCTargetDesc/WebAssemblyInstPrinter.cpp | 91 +- .../MCTargetDesc/WebAssemblyInstPrinter.h | 4 - .../MCTargetDesc/WebAssemblyMCTargetDesc.cpp | 2 - .../MCTargetDesc/WebAssemblyMCTargetDesc.h | 19 +- .../Target/WebAssembly/WebAssemblyAsmPrinter.cpp | 10 - .../Target/WebAssembly/WebAssemblyCFGStackify.cpp | 640 +- .../WebAssembly/WebAssemblyDebugValueManager.cpp | 14 +- .../WebAssembly/WebAssemblyExplicitLocals.cpp | 14 +- .../lib/Target/WebAssembly/WebAssemblyFastISel.cpp | 13 - llvm/lib/Target/WebAssembly/WebAssemblyISD.def | 1 + .../Target/WebAssembly/WebAssemblyISelLowering.cpp | 46 +- .../Target/WebAssembly/WebAssemblyInstrControl.td | 43 +- .../Target/WebAssembly/WebAssemblyInstrInfo.cpp | 38 +- .../lib/Target/WebAssembly/WebAssemblyInstrInfo.td | 7 +- llvm/lib/Target/WebAssembly/WebAssemblyInstrRef.td | 3 +- .../lib/Target/WebAssembly/WebAssemblyInstrSIMD.td | 14 + .../WebAssembly/WebAssemblyLateEHPrepare.cpp | 319 +- .../lib/Target/WebAssembly/WebAssemblyPeephole.cpp | 3 - .../Target/WebAssembly/WebAssemblyRegStackify.cpp | 40 +- .../Target/WebAssembly/WebAssemblyRegisterInfo.td | 2 - .../WebAssembly/WebAssemblyTargetMachine.cpp | 7 +- .../Target/WebAssembly/WebAssemblyUtilities.cpp | 14 + llvm/lib/Target/WebAssembly/WebAssemblyUtilities.h | 5 + llvm/lib/Target/X86/AsmParser/X86AsmParser.cpp | 23 +- llvm/lib/Target/X86/MCTargetDesc/X86AsmBackend.cpp | 5 +- llvm/lib/Target/X86/X86.td | 3 +- llvm/lib/Target/X86/X86CallingConv.td | 9 +- llvm/lib/Target/X86/X86CmovConversion.cpp | 2 +- llvm/lib/Target/X86/X86FlagsCopyLowering.cpp | 1 - llvm/lib/Target/X86/X86FrameLowering.cpp | 20 +- llvm/lib/Target/X86/X86FrameLowering.h | 2 + llvm/lib/Target/X86/X86ISelLowering.cpp | 706 +- llvm/lib/Target/X86/X86ISelLowering.h | 3 + llvm/lib/Target/X86/X86IndirectThunks.cpp | 1 - llvm/lib/Target/X86/X86InsertPrefetch.cpp | 8 +- llvm/lib/Target/X86/X86InstrInfo.td | 29 + llvm/lib/Target/X86/X86InstrSNP.td | 47 + llvm/lib/Target/X86/X86InstrSSE.td | 65 +- llvm/lib/Target/X86/X86InstrSystem.td | 11 + llvm/lib/Target/X86/X86InstructionSelector.cpp | 7 +- llvm/lib/Target/X86/X86MCInstLower.cpp | 6 +- llvm/lib/Target/X86/X86PartialReduction.cpp | 9 +- llvm/lib/Target/XCore/XCoreLowerThreadLocal.cpp | 52 +- llvm/lib/Target/XCore/XCoreTargetMachine.cpp | 4 +- llvm/lib/TextAPI/MachO/InterfaceFile.cpp | 2 - llvm/lib/TextAPI/MachO/TextStub.cpp | 24 +- .../AggressiveInstCombine/TruncInstCombine.cpp | 3 +- llvm/lib/Transforms/Coroutines/CoroEarly.cpp | 7 +- llvm/lib/Transforms/Coroutines/CoroElide.cpp | 23 +- llvm/lib/Transforms/Coroutines/CoroFrame.cpp | 57 +- llvm/lib/Transforms/Coroutines/CoroSplit.cpp | 60 +- llvm/lib/Transforms/IPO/ArgumentPromotion.cpp | 10 +- llvm/lib/Transforms/IPO/Attributor.cpp | 2 +- llvm/lib/Transforms/IPO/AttributorAttributes.cpp | 1 - llvm/lib/Transforms/IPO/FunctionAttrs.cpp | 49 +- llvm/lib/Transforms/IPO/GlobalOpt.cpp | 3 +- llvm/lib/Transforms/IPO/IROutliner.cpp | 85 +- llvm/lib/Transforms/IPO/Inliner.cpp | 72 +- llvm/lib/Transforms/IPO/OpenMPOpt.cpp | 214 +- llvm/lib/Transforms/IPO/PassManagerBuilder.cpp | 4 +- llvm/lib/Transforms/IPO/SampleProfile.cpp | 45 +- llvm/lib/Transforms/IPO/ThinLTOBitcodeWriter.cpp | 5 +- llvm/lib/Transforms/IPO/WholeProgramDevirt.cpp | 7 +- .../Transforms/InstCombine/InstCombineAndOrXor.cpp | 87 +- .../Transforms/InstCombine/InstCombineCalls.cpp | 36 +- .../Transforms/InstCombine/InstCombineCasts.cpp | 7 +- .../Transforms/InstCombine/InstCombineCompares.cpp | 42 +- .../Transforms/InstCombine/InstCombineInternal.h | 4 + .../InstCombine/InstCombineLoadStoreAlloca.cpp | 21 +- .../InstCombine/InstCombineMulDivRem.cpp | 17 +- .../Transforms/InstCombine/InstCombineSelect.cpp | 25 +- .../InstCombine/InstructionCombining.cpp | 90 +- .../Instrumentation/AddressSanitizer.cpp | 4 +- .../Instrumentation/ControlHeightReduction.cpp | 18 +- .../Instrumentation/HWAddressSanitizer.cpp | 6 +- .../Instrumentation/SanitizerCoverage.cpp | 2 +- llvm/lib/Transforms/ObjCARC/ObjCARCContract.cpp | 16 +- llvm/lib/Transforms/ObjCARC/ObjCARCOpts.cpp | 13 +- .../Transforms/Scalar/ConstraintElimination.cpp | 7 +- llvm/lib/Transforms/Scalar/EarlyCSE.cpp | 8 + llvm/lib/Transforms/Scalar/GVN.cpp | 28 +- llvm/lib/Transforms/Scalar/GVNHoist.cpp | 4 +- llvm/lib/Transforms/Scalar/GVNSink.cpp | 3 +- llvm/lib/Transforms/Scalar/GuardWidening.cpp | 9 +- llvm/lib/Transforms/Scalar/JumpThreading.cpp | 2 +- llvm/lib/Transforms/Scalar/LICM.cpp | 21 +- llvm/lib/Transforms/Scalar/LoopDeletion.cpp | 50 +- llvm/lib/Transforms/Scalar/LoopInterchange.cpp | 8 +- llvm/lib/Transforms/Scalar/LoopRerollPass.cpp | 2 +- llvm/lib/Transforms/Scalar/LoopRotation.cpp | 29 +- llvm/lib/Transforms/Scalar/LoopSimplifyCFG.cpp | 8 +- llvm/lib/Transforms/Scalar/LoopSink.cpp | 2 +- llvm/lib/Transforms/Scalar/LoopStrengthReduce.cpp | 23 +- llvm/lib/Transforms/Scalar/LoopUnrollPass.cpp | 8 +- llvm/lib/Transforms/Scalar/LoopUnswitch.cpp | 292 +- .../Transforms/Scalar/LowerMatrixIntrinsics.cpp | 59 +- llvm/lib/Transforms/Scalar/MemCpyOptimizer.cpp | 6 +- llvm/lib/Transforms/Scalar/MergeICmps.cpp | 5 +- llvm/lib/Transforms/Scalar/NaryReassociate.cpp | 4 +- llvm/lib/Transforms/Scalar/NewGVN.cpp | 10 +- llvm/lib/Transforms/Scalar/Reassociate.cpp | 3 +- .../Transforms/Scalar/RewriteStatepointsForGC.cpp | 12 +- llvm/lib/Transforms/Scalar/SCCP.cpp | 3 +- llvm/lib/Transforms/Scalar/SROA.cpp | 5 +- .../Transforms/Scalar/ScalarizeMaskedMemIntrin.cpp | 9 +- llvm/lib/Transforms/Scalar/SimpleLoopUnswitch.cpp | 17 +- llvm/lib/Transforms/Scalar/SimplifyCFGPass.cpp | 27 +- .../lib/Transforms/Scalar/SpeculativeExecution.cpp | 2 +- .../Scalar/StraightLineStrengthReduce.cpp | 4 +- llvm/lib/Transforms/Utils/AMDGPUEmitPrintf.cpp | 3 - llvm/lib/Transforms/Utils/BasicBlockUtils.cpp | 264 +- llvm/lib/Transforms/Utils/BreakCriticalEdges.cpp | 33 +- llvm/lib/Transforms/Utils/BuildLibCalls.cpp | 254 + llvm/lib/Transforms/Utils/CMakeLists.txt | 1 - llvm/lib/Transforms/Utils/CallGraphUpdater.cpp | 5 +- llvm/lib/Transforms/Utils/CallPromotionUtils.cpp | 8 +- llvm/lib/Transforms/Utils/CloneFunction.cpp | 112 +- llvm/lib/Transforms/Utils/CloneModule.cpp | 15 +- llvm/lib/Transforms/Utils/CodeExtractor.cpp | 3 +- llvm/lib/Transforms/Utils/Debugify.cpp | 4 +- llvm/lib/Transforms/Utils/FixIrreducible.cpp | 7 +- llvm/lib/Transforms/Utils/GuardUtils.cpp | 2 +- .../Utils/ImportedFunctionsInliningStatistics.cpp | 202 - llvm/lib/Transforms/Utils/InlineFunction.cpp | 148 +- llvm/lib/Transforms/Utils/LCSSA.cpp | 5 +- llvm/lib/Transforms/Utils/Local.cpp | 213 +- llvm/lib/Transforms/Utils/LoopPeel.cpp | 7 +- llvm/lib/Transforms/Utils/LoopRotationUtils.cpp | 94 +- llvm/lib/Transforms/Utils/LoopSimplify.cpp | 4 +- llvm/lib/Transforms/Utils/LoopUnroll.cpp | 119 +- llvm/lib/Transforms/Utils/LoopUnrollAndJam.cpp | 3 +- llvm/lib/Transforms/Utils/LoopUtils.cpp | 52 +- llvm/lib/Transforms/Utils/LoopVersioning.cpp | 2 +- llvm/lib/Transforms/Utils/PredicateInfo.cpp | 175 +- .../Transforms/Utils/PromoteMemoryToRegister.cpp | 12 +- llvm/lib/Transforms/Utils/SSAUpdater.cpp | 10 +- .../Transforms/Utils/ScalarEvolutionExpander.cpp | 42 +- llvm/lib/Transforms/Utils/SimplifyCFG.cpp | 1165 +- llvm/lib/Transforms/Utils/SimplifyLibCalls.cpp | 34 +- .../Utils/UniqueInternalLinkageNames.cpp | 21 +- llvm/lib/Transforms/Utils/ValueMapper.cpp | 10 +- .../Vectorize/LoopVectorizationLegality.cpp | 26 +- llvm/lib/Transforms/Vectorize/LoopVectorize.cpp | 664 +- llvm/lib/Transforms/Vectorize/SLPVectorizer.cpp | 959 +- llvm/lib/Transforms/Vectorize/VPlan.cpp | 106 +- llvm/lib/Transforms/Vectorize/VPlan.h | 100 +- llvm/lib/Transforms/Vectorize/VPlanPredicator.cpp | 4 +- llvm/lib/Transforms/Vectorize/VPlanSLP.cpp | 4 +- llvm/lib/Transforms/Vectorize/VPlanTransforms.cpp | 8 +- llvm/lib/Transforms/Vectorize/VPlanValue.h | 11 +- llvm/lib/Transforms/Vectorize/VectorCombine.cpp | 58 +- llvm/runtimes/CMakeLists.txt | 935 +- llvm/test/Analysis/AliasSet/intrinsics.ll | 20 + llvm/test/Analysis/BasicAA/noalias-scope-decl.ll | 28 + llvm/test/Analysis/BasicAA/phi-speculation.ll | 11 +- llvm/test/Analysis/CostModel/AArch64/arith-ssat.ll | 215 + llvm/test/Analysis/CostModel/AArch64/arith-usat.ll | 215 + .../CostModel/AArch64/cost-scalable-vector-gep.ll | 2 +- llvm/test/Analysis/CostModel/AArch64/sve-cmpsel.ll | 146 + .../AArch64/sve-getIntrinsicInstrCost-gather.ll | 12 + .../AArch64/sve-getIntrinsicInstrCost-scatter.ll | 11 + .../sve-getIntrinsicInstrCost-vector-reduce.ll | 251 + llvm/test/Analysis/CostModel/ARM/arith-overflow.ll | 92 +- llvm/test/Analysis/CostModel/ARM/arith-ssat.ll | 176 +- llvm/test/Analysis/CostModel/ARM/arith-usat.ll | 156 +- llvm/test/Analysis/CostModel/ARM/cast.ll | 110 +- .../CostModel/ARM/mve-gather-scatter-cost.ll | 6 +- .../test/Analysis/CostModel/X86/free-intrinsics.ll | 7 + .../CostModel/free-intrinsics-datalayout.ll | 7 + .../Analysis/CostModel/free-intrinsics-no_info.ll | 7 + llvm/test/Analysis/DDG/print-dot-ddg.ll | 74 + .../gep-induction-operand-typesize-warning.ll | 2 +- .../runtime-pointer-checking-insert-typesize.ll | 2 +- llvm/test/Analysis/MemorySSA/noalias-scope-decl.ll | 24 + llvm/test/Analysis/MemorySSA/pr43569.ll | 2 +- .../ScalarEvolution/incorrect-exit-count.ll | 147 + .../TypeBasedAliasAnalysis/functionattrs.ll | 10 +- .../Analysis/ValueTracking/known-nonnull-at.ll | 18 +- llvm/test/Analysis/lit.local.cfg | 9 - .../Assembler/aarch64-intrinsics-attributes.ll | 26 + .../CodeGen/AArch64/GlobalISel/arm64-fallback.ll | 7 - .../CodeGen/AArch64/GlobalISel/inline-memcpy.mir | 4 +- .../GlobalISel/legalize-ext-csedebug-output.mir | 3 - .../GlobalISel/legalize-fp128-fconstant.mir | 22 + .../GlobalISel/legalize-non-pow2-load-store.mir | 4 +- .../CodeGen/AArch64/GlobalISel/legalize-saddo.mir | 54 + .../CodeGen/AArch64/GlobalISel/legalize-ssubo.mir | 54 + .../CodeGen/AArch64/GlobalISel/legalize-sub.mir | 54 + .../CodeGen/AArch64/GlobalISel/legalize-uadde.mir | 26 + .../CodeGen/AArch64/GlobalISel/legalize-uaddo.mir | 55 + .../CodeGen/AArch64/GlobalISel/legalize-usube.mir | 26 + .../CodeGen/AArch64/GlobalISel/legalize-usubo.mir | 55 + .../GlobalISel/legalizer-info-validation.mir | 5 +- llvm/test/CodeGen/AArch64/GlobalISel/localizer.mir | 44 +- ...prelegalizer-combiner-load-or-pattern-align.mir | 79 + .../prelegalizer-combiner-load-or-pattern.mir | 1571 + .../AArch64/GlobalISel/regbank-fp-use-def.mir | 46 +- .../CodeGen/AArch64/GlobalISel/select-fcmp.mir | 53 + .../CodeGen/AArch64/GlobalISel/select-fp-casts.mir | 71 +- .../CodeGen/AArch64/GlobalISel/select-saddo.mir | 166 + .../CodeGen/AArch64/GlobalISel/select-ssubo.mir | 166 + .../CodeGen/AArch64/GlobalISel/select-usubo.mir | 166 + llvm/test/CodeGen/AArch64/aarch64-dup-ext-crash.ll | 33 + .../CodeGen/AArch64/aarch64-dup-ext-scalable.ll | 327 + .../AArch64/aarch64-dup-ext-vectortype-crash.ll | 16 + llvm/test/CodeGen/AArch64/aarch64-dup-ext.ll | 185 + .../CodeGen/AArch64/aarch64-matrix-umull-smull.ll | 186 + llvm/test/CodeGen/AArch64/aarch64-smull.ll | 36 +- llvm/test/CodeGen/AArch64/arm64-abi_align.ll | 8 +- llvm/test/CodeGen/AArch64/arm64-fast-isel-call.ll | 15 +- llvm/test/CodeGen/AArch64/arm64-fast-isel-gv.ll | 6 +- .../CodeGen/AArch64/arm64-fast-isel-intrinsic.ll | 4 +- llvm/test/CodeGen/AArch64/arm64-fast-isel.ll | 21 +- .../AArch64/arm64-patchpoint-webkit_jscc.ll | 18 +- llvm/test/CodeGen/AArch64/arm64-windows-calls.ll | 77 + llvm/test/CodeGen/AArch64/cfguard-checks.ll | 16 +- .../AArch64/dag-combine-insert-subvector.ll | 28 + .../dag-combine-lifetime-end-store-typesize.ll | 2 +- .../CodeGen/AArch64/debug-info-sve-dbg-declare.mir | 16 +- .../CodeGen/AArch64/debug-info-sve-dbg-value.mir | 8 +- llvm/test/CodeGen/AArch64/dllimport.ll | 12 +- llvm/test/CodeGen/AArch64/elf-globals-static.ll | 10 + .../CodeGen/AArch64/framelayout-scavengingslot.mir | 4 +- .../AArch64/framelayout-sve-basepointer.mir | 2 +- .../AArch64/framelayout-sve-calleesaves-fix.mir | 2 +- .../AArch64/framelayout-sve-scavengingslot.mir | 4 +- llvm/test/CodeGen/AArch64/framelayout-sve.mir | 68 +- llvm/test/CodeGen/AArch64/ilp32-tlsdesc.ll | 22 + llvm/test/CodeGen/AArch64/ilp32-va.ll | 142 + llvm/test/CodeGen/AArch64/large-stack.ll | 3 +- llvm/test/CodeGen/AArch64/legalize-uaddo.mir | 36 - llvm/test/CodeGen/AArch64/live-debugvalues-sve.mir | 2 +- llvm/test/CodeGen/AArch64/lowerMUL-newload.ll | 22 +- llvm/test/CodeGen/AArch64/ls64-intrinsics.ll | 92 + llvm/test/CodeGen/AArch64/machine-combiner-madd.ll | 1 + llvm/test/CodeGen/AArch64/mingw-refptr.ll | 14 +- llvm/test/CodeGen/AArch64/misched-fusion-addr.ll | 1 + llvm/test/CodeGen/AArch64/misched-fusion-aes.ll | 6 + llvm/test/CodeGen/AArch64/misched-fusion-lit.ll | 2 + llvm/test/CodeGen/AArch64/mla_mls_merge.ll | 205 + .../AArch64/preferred-function-alignment.ll | 2 +- llvm/test/CodeGen/AArch64/spillfill-sve.mir | 10 +- llvm/test/CodeGen/AArch64/split-vector-insert.ll | 12 +- .../test/CodeGen/AArch64/stack-protector-target.ll | 2 +- llvm/test/CodeGen/AArch64/sve-alloca-stackid.ll | 4 +- llvm/test/CodeGen/AArch64/sve-bit-counting-pred.ll | 141 + .../AArch64/sve-calling-convention-byref.ll | 12 +- .../CodeGen/AArch64/sve-fixed-length-int-arith.ll | 310 + llvm/test/CodeGen/AArch64/sve-gep.ll | 3 +- llvm/test/CodeGen/AArch64/sve-int-arith-imm.ll | 16 +- llvm/test/CodeGen/AArch64/sve-int-arith.ll | 83 + .../AArch64/sve-intrinsic-opts-reinterpret.ll | 56 + .../sve-intrinsics-int-compares-with-imm.ll | 6 +- .../CodeGen/AArch64/sve-intrinsics-loads-nf.ll | 227 +- .../CodeGen/AArch64/sve-intrinsics-perm-select.ll | 120 + .../AArch64/sve-ld1-addressing-mode-reg-imm.ll | 6 +- llvm/test/CodeGen/AArch64/sve-localstackalloc.mir | 2 +- .../CodeGen/AArch64/sve-masked-gather-legalize.ll | 106 + ...pred-contiguous-ldst-addressing-mode-reg-imm.ll | 225 +- ...ed-non-temporal-ldst-addressing-mode-reg-imm.ll | 72 +- llvm/test/CodeGen/AArch64/sve-redundant-store.ll | 2 +- .../AArch64/sve-st1-addressing-mode-reg-imm.ll | 6 +- llvm/test/CodeGen/AArch64/swifterror.ll | 8 +- llvm/test/CodeGen/AArch64/swiftself-scavenger.ll | 4 +- llvm/test/CodeGen/AArch64/win-tls.ll | 6 +- llvm/test/CodeGen/AArch64/win_cst_pool.ll | 4 +- llvm/test/CodeGen/AArch64/windows-extern-weak.ll | 2 +- .../AArch64/xray-attribute-instrumentation.ll | 73 + .../CodeGen/AMDGPU/GlobalISel/bool-legalization.ll | 4 + .../AMDGPU/GlobalISel/combine-urem-pow-2.mir | 158 + .../AMDGPU/GlobalISel/divergent-control-flow.ll | 14 +- llvm/test/CodeGen/AMDGPU/GlobalISel/fdiv.f16.ll | 1249 + llvm/test/CodeGen/AMDGPU/GlobalISel/fdiv.f32.ll | 979 + llvm/test/CodeGen/AMDGPU/GlobalISel/fdiv.f64.ll | 1059 + .../test/CodeGen/AMDGPU/GlobalISel/flat-scratch.ll | 158 +- llvm/test/CodeGen/AMDGPU/GlobalISel/fmed3.ll | 213 +- llvm/test/CodeGen/AMDGPU/GlobalISel/frem.ll | 74 +- .../CodeGen/AMDGPU/GlobalISel/function-returns.ll | 69 +- .../AMDGPU/GlobalISel/image_ls_mipmap_zero.a16.ll | 48 +- .../CodeGen/AMDGPU/GlobalISel/insertelement.ll | 81 +- .../AMDGPU/GlobalISel/inst-select-add.s16.mir | 8 +- .../GlobalISel/inst-select-amdgcn.fmad.ftz.mir | 4 +- .../AMDGPU/GlobalISel/inst-select-amdgcn.fmed3.mir | 32 +- .../GlobalISel/inst-select-amdgcn.fmed3.s16.mir | 4 +- .../AMDGPU/GlobalISel/inst-select-amdgcn.ldexp.mir | 6 +- .../CodeGen/AMDGPU/GlobalISel/inst-select-ashr.mir | 60 +- .../AMDGPU/GlobalISel/inst-select-ashr.s16.mir | 4 +- .../AMDGPU/GlobalISel/inst-select-bswap.mir | 12 +- .../inst-select-build-vector-trunc.v2s16.mir | 6 +- .../AMDGPU/GlobalISel/inst-select-fadd.s64.mir | 22 +- .../GlobalISel/inst-select-fcanonicalize.mir | 8 +- .../AMDGPU/GlobalISel/inst-select-fma.s32.mir | 24 +- .../AMDGPU/GlobalISel/inst-select-fmad.s32.mir | 40 +- .../AMDGPU/GlobalISel/inst-select-fmaxnum-ieee.mir | 12 +- .../AMDGPU/GlobalISel/inst-select-fmaxnum.mir | 12 +- .../AMDGPU/GlobalISel/inst-select-fminnum-ieee.mir | 12 +- .../AMDGPU/GlobalISel/inst-select-fminnum.mir | 12 +- .../CodeGen/AMDGPU/GlobalISel/inst-select-fmul.mir | 6 +- .../AMDGPU/GlobalISel/inst-select-fract.f64.mir | 4 +- .../CodeGen/AMDGPU/GlobalISel/inst-select-fshr.mir | 4 +- .../AMDGPU/GlobalISel/inst-select-load-private.mir | 8 +- .../CodeGen/AMDGPU/GlobalISel/inst-select-lshr.mir | 60 +- .../AMDGPU/GlobalISel/inst-select-lshr.s16.mir | 4 +- .../CodeGen/AMDGPU/GlobalISel/inst-select-mul.mir | 12 +- .../AMDGPU/GlobalISel/inst-select-pattern-add3.mir | 8 +- .../GlobalISel/inst-select-pattern-and-or.mir | 16 +- .../AMDGPU/GlobalISel/inst-select-pattern-or3.mir | 8 +- .../GlobalISel/inst-select-pattern-smed3.mir | 4 +- .../GlobalISel/inst-select-pattern-smed3.s16.mir | 4 +- .../GlobalISel/inst-select-pattern-umed3.mir | 4 +- .../GlobalISel/inst-select-pattern-umed3.s16.mir | 4 +- .../AMDGPU/GlobalISel/inst-select-pattern-xor3.mir | 8 +- .../AMDGPU/GlobalISel/inst-select-sext-inreg.mir | 20 +- .../CodeGen/AMDGPU/GlobalISel/inst-select-sext.mir | 8 +- .../CodeGen/AMDGPU/GlobalISel/inst-select-shl.mir | 60 +- .../AMDGPU/GlobalISel/inst-select-shl.s16.mir | 4 +- .../inst-select-shuffle-vector.v2s16.mir | 8 +- .../AMDGPU/GlobalISel/inst-select-smulh.mir | 24 +- .../GlobalISel/inst-select-store-private.mir | 4 +- .../AMDGPU/GlobalISel/inst-select-umulh.mir | 24 +- .../CodeGen/AMDGPU/GlobalISel/inst-select-zext.mir | 4 +- .../GlobalISel/irtranslator-call-non-fixed.ll | 4 +- .../GlobalISel/irtranslator-call-return-values.ll | 256 + .../CodeGen/AMDGPU/GlobalISel/irtranslator-call.ll | 47 +- .../GlobalISel/legalize-extract-vector-elt.mir | 252 +- .../CodeGen/AMDGPU/GlobalISel/legalize-fdiv.mir | 196 +- .../GlobalISel/legalize-insert-vector-elt.mir | 126 +- .../legalize-llvm.amdgcn.image.atomic.dim.a16.ll | 96 +- .../legalize-llvm.amdgcn.image.dim.a16.ll | 168 +- .../legalize-llvm.amdgcn.image.load.2d.d16.ll | 96 +- .../legalize-llvm.amdgcn.image.load.2d.ll | 48 +- .../legalize-llvm.amdgcn.image.load.2darraymsaa.ll | 8 +- .../legalize-llvm.amdgcn.image.load.3d.ll | 8 +- .../legalize-llvm.amdgcn.image.sample.a16.ll | 188 +- .../legalize-llvm.amdgcn.image.sample.g16.ll | 38 +- .../legalize-llvm.amdgcn.image.store.2d.d16.ll | 40 +- .../AMDGPU/GlobalISel/legalize-load-constant.mir | 5111 - .../AMDGPU/GlobalISel/legalize-load-flat.mir | 4359 - .../AMDGPU/GlobalISel/legalize-sextload-global.mir | 20 + .../CodeGen/AMDGPU/GlobalISel/legalize-uaddo.mir | 14 +- .../CodeGen/AMDGPU/GlobalISel/legalize-usubo.mir | 14 +- .../AMDGPU/GlobalISel/legalize-zextload-global.mir | 20 + .../AMDGPU/GlobalISel/llvm.amdgcn.div.fmas.ll | 44 +- .../AMDGPU/GlobalISel/llvm.amdgcn.div.scale.ll | 111 +- .../AMDGPU/GlobalISel/llvm.amdgcn.end.cf.i32.ll | 2 + .../AMDGPU/GlobalISel/llvm.amdgcn.end.cf.i64.ll | 2 + .../CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.fdot2.ll | 16 +- .../AMDGPU/GlobalISel/llvm.amdgcn.if.break.i32.ll | 1 + .../AMDGPU/GlobalISel/llvm.amdgcn.if.break.i64.ll | 1 + .../GlobalISel/llvm.amdgcn.image.load.1d.d16.ll | 102 +- .../AMDGPU/GlobalISel/llvm.amdgcn.image.load.1d.ll | 99 +- .../AMDGPU/GlobalISel/llvm.amdgcn.image.load.2d.ll | 52 +- .../llvm.amdgcn.image.load.2darraymsaa.a16.ll | 72 +- .../llvm.amdgcn.image.load.2darraymsaa.ll | 60 +- .../GlobalISel/llvm.amdgcn.image.load.3d.a16.ll | 68 +- .../AMDGPU/GlobalISel/llvm.amdgcn.image.load.3d.ll | 56 +- .../AMDGPU/GlobalISel/llvm.amdgcn.is.private.ll | 11 +- .../AMDGPU/GlobalISel/llvm.amdgcn.is.shared.ll | 11 +- .../llvm.amdgcn.raw.buffer.atomic.add.ll | 16 +- .../llvm.amdgcn.raw.buffer.atomic.cmpswap.ll | 10 +- .../llvm.amdgcn.raw.buffer.atomic.fadd.ll | 20 +- .../llvm.amdgcn.raw.buffer.load.format.f16.ll | 20 +- .../llvm.amdgcn.raw.buffer.load.format.ll | 12 +- .../GlobalISel/llvm.amdgcn.raw.buffer.load.ll | 70 +- .../llvm.amdgcn.raw.buffer.store.format.f16.ll | 44 +- .../llvm.amdgcn.raw.buffer.store.format.f32.ll | 24 +- .../GlobalISel/llvm.amdgcn.raw.buffer.store.ll | 66 +- .../GlobalISel/llvm.amdgcn.raw.tbuffer.load.f16.ll | 32 +- .../GlobalISel/llvm.amdgcn.raw.tbuffer.load.ll | 18 +- .../llvm.amdgcn.raw.tbuffer.store.f16.ll | 40 +- .../GlobalISel/llvm.amdgcn.raw.tbuffer.store.i8.ll | 16 +- .../GlobalISel/llvm.amdgcn.raw.tbuffer.store.ll | 50 +- .../llvm.amdgcn.struct.buffer.atomic.add.ll | 14 +- .../llvm.amdgcn.struct.buffer.atomic.cmpswap.ll | 10 +- .../llvm.amdgcn.struct.buffer.atomic.fadd.ll | 20 +- .../llvm.amdgcn.struct.buffer.load.format.f16.ll | 24 +- .../llvm.amdgcn.struct.buffer.load.format.ll | 14 +- .../GlobalISel/llvm.amdgcn.struct.buffer.load.ll | 40 +- .../llvm.amdgcn.struct.buffer.store.format.f16.ll | 20 +- .../llvm.amdgcn.struct.buffer.store.format.f32.ll | 12 +- .../GlobalISel/llvm.amdgcn.struct.buffer.store.ll | 20 +- .../llvm.amdgcn.struct.tbuffer.load.f16.ll | 24 +- .../GlobalISel/llvm.amdgcn.struct.tbuffer.load.ll | 14 +- .../AMDGPU/GlobalISel/llvm.amdgcn.trig.preop.ll | 4 + llvm/test/CodeGen/AMDGPU/GlobalISel/localizer.ll | 20 + .../test/CodeGen/AMDGPU/GlobalISel/mubuf-global.ll | 64 +- .../CodeGen/AMDGPU/GlobalISel/non-entry-alloca.ll | 6 +- .../regbankselect-amdgcn.image.load.1d.ll | 16 +- .../regbankselect-amdgcn.image.sample.1d.ll | 20 +- .../regbankselect-amdgcn.raw.buffer.load.ll | 10 +- .../regbankselect-amdgcn.s.buffer.load.ll | 48 +- .../regbankselect-amdgcn.struct.buffer.load.ll | 10 +- .../regbankselect-amdgcn.struct.buffer.store.ll | 10 +- .../AMDGPU/GlobalISel/regbankselect-load.mir | 36 +- llvm/test/CodeGen/AMDGPU/GlobalISel/urem.i32.ll | 59 +- llvm/test/CodeGen/AMDGPU/GlobalISel/urem.i64.ll | 394 +- llvm/test/CodeGen/AMDGPU/accvgpr-copy.mir | 430 +- llvm/test/CodeGen/AMDGPU/amdgcn-ieee.ll | 24 +- llvm/test/CodeGen/AMDGPU/amdgpu-inline.ll | 6 +- llvm/test/CodeGen/AMDGPU/amdpal-callable.ll | 4 +- .../branch-relaxation-gfx10-branch-offset-bug.ll | 1 - llvm/test/CodeGen/AMDGPU/branch-relaxation.ll | 2 +- .../AMDGPU/buffer-intrinsics-mmo-offsets.ll | 200 +- llvm/test/CodeGen/AMDGPU/byval-frame-setup.ll | 4 +- llvm/test/CodeGen/AMDGPU/call-argument-types.ll | 5 - llvm/test/CodeGen/AMDGPU/callee-frame-setup.ll | 6 +- .../CodeGen/AMDGPU/callee-special-input-vgprs.ll | 20 +- llvm/test/CodeGen/AMDGPU/cc-update.ll | 25 +- .../CodeGen/AMDGPU/cgp-addressing-modes-gfx908.ll | 4 +- llvm/test/CodeGen/AMDGPU/cgp-addressing-modes.ll | 6 +- llvm/test/CodeGen/AMDGPU/chain-hi-to-lo.ll | 21 +- .../CodeGen/AMDGPU/clamp-omod-special-case.mir | 12 +- ...coalescer-subranges-another-copymi-not-live.mir | 2 +- .../coalescer-subranges-another-prune-error.mir | 2 +- .../AMDGPU/coalescer-subregjoin-fullcopy.mir | 10 +- .../coalescer-with-subregs-bad-identical.mir | 16 +- llvm/test/CodeGen/AMDGPU/commute_modifiers.ll | 12 +- .../CodeGen/AMDGPU/constant-fold-imm-immreg.mir | 10 +- llvm/test/CodeGen/AMDGPU/copy-illegal-type.ll | 12 +- .../CodeGen/AMDGPU/couldnt-join-subrange-3.mir | 16 +- .../CodeGen/AMDGPU/debug-value-scheduler-crash.mir | 12 +- llvm/test/CodeGen/AMDGPU/debug_frame.ll | 28 + llvm/test/CodeGen/AMDGPU/ds-sub-offset.ll | 4 + llvm/test/CodeGen/AMDGPU/ds_write2.ll | 79 +- llvm/test/CodeGen/AMDGPU/ds_write2st64.ll | 14 +- llvm/test/CodeGen/AMDGPU/early-term.mir | 268 + .../AMDGPU/expand-scalar-carry-out-select-user.ll | 6 + llvm/test/CodeGen/AMDGPU/extload-private.ll | 2 +- .../CodeGen/AMDGPU/extract_subvector_vec4_vec3.ll | 4 +- llvm/test/CodeGen/AMDGPU/extractelt-to-trunc.ll | 12 +- llvm/test/CodeGen/AMDGPU/fadd-fma-fmul-combine.ll | 16 + llvm/test/CodeGen/AMDGPU/fdiv-nofpexcept.ll | 36 +- llvm/test/CodeGen/AMDGPU/fdiv.f64.ll | 29 + llvm/test/CodeGen/AMDGPU/flat-address-space.ll | 13 +- llvm/test/CodeGen/AMDGPU/flat-scratch.ll | 468 +- llvm/test/CodeGen/AMDGPU/fma-combine.ll | 90 +- llvm/test/CodeGen/AMDGPU/fmax3.f64.ll | 2 +- llvm/test/CodeGen/AMDGPU/fneg-combines.ll | 38 +- llvm/test/CodeGen/AMDGPU/fold-fi-mubuf.mir | 32 +- .../CodeGen/AMDGPU/fold-immediate-output-mods.mir | 16 +- llvm/test/CodeGen/AMDGPU/fold-vgpr-copy.mir | 2 +- llvm/test/CodeGen/AMDGPU/fold_16bit_imm.mir | 2 +- .../test/CodeGen/AMDGPU/frame-index-elimination.ll | 10 +- llvm/test/CodeGen/AMDGPU/frem.ll | 123 +- llvm/test/CodeGen/AMDGPU/function-args.ll | 8 +- .../CodeGen/AMDGPU/gfx-callable-argument-types.ll | 48 +- llvm/test/CodeGen/AMDGPU/hazard-pass-ordering.mir | 2 +- llvm/test/CodeGen/AMDGPU/image-load-d16-tfe.ll | 45 + llvm/test/CodeGen/AMDGPU/imm16.ll | 3 + llvm/test/CodeGen/AMDGPU/infinite-loop.ll | 5 + llvm/test/CodeGen/AMDGPU/inline-asm.ll | 1 + llvm/test/CodeGen/AMDGPU/inline-attr.ll | 12 +- llvm/test/CodeGen/AMDGPU/inline-maxbb.ll | 6 +- .../test/CodeGen/AMDGPU/insert_vector_elt.v2i16.ll | 12 +- llvm/test/CodeGen/AMDGPU/inserted-wait-states.mir | 10 +- llvm/test/CodeGen/AMDGPU/large-alloca-compute.ll | 12 +- llvm/test/CodeGen/AMDGPU/lds-alignment.ll | 2 +- .../AMDGPU/llvm.amdgcn.buffer.store.format.d16.ll | 6 +- .../AMDGPU/llvm.amdgcn.buffer.store.format.ll | 4 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.cos.ll | 4 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.cubeid.ll | 4 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.cubema.ll | 4 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.cubesc.ll | 4 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.cubetc.ll | 4 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.cvt.pkrtz.ll | 119 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.div.fmas.ll | 6 +- .../CodeGen/AMDGPU/llvm.amdgcn.ds.gws.sema.br.ll | 2 +- .../CodeGen/AMDGPU/llvm.amdgcn.ds.gws.sema.p.ll | 4 +- .../AMDGPU/llvm.amdgcn.ds.gws.sema.release.all.ll | 4 +- .../CodeGen/AMDGPU/llvm.amdgcn.ds.gws.sema.v.ll | 4 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.fma.legacy.ll | 92 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.fract.ll | 4 +- .../CodeGen/AMDGPU/llvm.amdgcn.image.d16.dim.ll | 2 +- .../AMDGPU/llvm.amdgcn.image.gather4.d16.dim.ll | 6 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.init.exec.ll | 111 + llvm/test/CodeGen/AMDGPU/llvm.amdgcn.interp.ll | 2 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.log.clamp.ll | 2 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.ps.live.ll | 2 +- .../AMDGPU/llvm.amdgcn.raw.buffer.atomic.ll | 4 +- .../AMDGPU/llvm.amdgcn.raw.buffer.load.format.ll | 4 +- .../CodeGen/AMDGPU/llvm.amdgcn.raw.buffer.load.ll | 6 +- .../llvm.amdgcn.raw.buffer.store.format.d16.ll | 4 +- .../AMDGPU/llvm.amdgcn.raw.tbuffer.store.ll | 2 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.rcp.ll | 16 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.s.barrier.ll | 8 +- .../CodeGen/AMDGPU/llvm.amdgcn.s.memrealtime.ll | 2 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.s.memtime.ll | 4 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.sbfe.ll | 4 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.sendmsg.ll | 6 +- .../CodeGen/AMDGPU/llvm.amdgcn.set.inactive.ll | 4 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.sin.ll | 4 +- .../AMDGPU/llvm.amdgcn.struct.buffer.atomic.ll | 4 +- .../llvm.amdgcn.struct.buffer.load.format.ll | 4 +- .../AMDGPU/llvm.amdgcn.struct.buffer.load.ll | 4 +- .../llvm.amdgcn.struct.buffer.store.format.d16.ll | 4 +- .../AMDGPU/llvm.amdgcn.struct.tbuffer.load.d16.ll | 2 +- .../AMDGPU/llvm.amdgcn.struct.tbuffer.store.d16.ll | 4 +- .../CodeGen/AMDGPU/llvm.amdgcn.tbuffer.load.d16.ll | 6 +- .../AMDGPU/llvm.amdgcn.tbuffer.load.dwordx3.ll | 4 +- .../CodeGen/AMDGPU/llvm.amdgcn.tbuffer.load.ll | 4 +- .../AMDGPU/llvm.amdgcn.tbuffer.store.d16.ll | 6 +- .../AMDGPU/llvm.amdgcn.tbuffer.store.dwordx3.ll | 2 +- .../CodeGen/AMDGPU/llvm.amdgcn.tbuffer.store.ll | 4 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.ubfe.ll | 4 +- .../CodeGen/AMDGPU/llvm.amdgcn.workgroup.id.ll | 12 +- .../test/CodeGen/AMDGPU/llvm.amdgcn.workitem.id.ll | 12 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.writelane.ll | 4 +- llvm/test/CodeGen/AMDGPU/llvm.cos.f16.ll | 6 +- llvm/test/CodeGen/AMDGPU/llvm.fmuladd.f16.ll | 12 +- llvm/test/CodeGen/AMDGPU/llvm.log.f16.ll | 6 +- llvm/test/CodeGen/AMDGPU/llvm.log.ll | 8 +- llvm/test/CodeGen/AMDGPU/llvm.log10.f16.ll | 6 +- llvm/test/CodeGen/AMDGPU/llvm.log10.ll | 8 +- llvm/test/CodeGen/AMDGPU/llvm.maxnum.f16.ll | 30 +- llvm/test/CodeGen/AMDGPU/llvm.minnum.f16.ll | 24 +- llvm/test/CodeGen/AMDGPU/llvm.mulo.ll | 4 +- .../CodeGen/AMDGPU/llvm.r600.read.local.size.ll | 6 +- llvm/test/CodeGen/AMDGPU/llvm.rint.f16.ll | 6 +- llvm/test/CodeGen/AMDGPU/llvm.round.ll | 8 +- llvm/test/CodeGen/AMDGPU/llvm.sin.f16.ll | 6 +- llvm/test/CodeGen/AMDGPU/load-constant-i16.ll | 8 +- llvm/test/CodeGen/AMDGPU/load-constant-i64.ll | 8 +- llvm/test/CodeGen/AMDGPU/load-global-f32.ll | 10 +- llvm/test/CodeGen/AMDGPU/load-global-f64.ll | 6 +- llvm/test/CodeGen/AMDGPU/load-global-i16.ll | 10 +- llvm/test/CodeGen/AMDGPU/load-global-i64.ll | 10 +- llvm/test/CodeGen/AMDGPU/load-hi16.ll | 44 +- llvm/test/CodeGen/AMDGPU/load-lo16.ll | 160 +- llvm/test/CodeGen/AMDGPU/load-local-f64.ll | 6 +- llvm/test/CodeGen/AMDGPU/load-local-i32.ll | 6 +- llvm/test/CodeGen/AMDGPU/load-local.128.ll | 6 +- llvm/test/CodeGen/AMDGPU/load-local.96.ll | 6 +- llvm/test/CodeGen/AMDGPU/load-weird-sizes.ll | 10 +- llvm/test/CodeGen/AMDGPU/local-atomics64.ll | 2 +- llvm/test/CodeGen/AMDGPU/local-memory.ll | 6 +- .../AMDGPU/local-stack-alloc-block-sp-reference.ll | 190 +- llvm/test/CodeGen/AMDGPU/lshr.v2i16.ll | 10 +- llvm/test/CodeGen/AMDGPU/mad-combine.ll | 110 +- llvm/test/CodeGen/AMDGPU/mad-mix-hi.ll | 6 +- llvm/test/CodeGen/AMDGPU/mad-mix-lo.ll | 2 +- llvm/test/CodeGen/AMDGPU/madak.ll | 2 +- llvm/test/CodeGen/AMDGPU/madmk.ll | 10 +- llvm/test/CodeGen/AMDGPU/mai-hazards.mir | 166 +- llvm/test/CodeGen/AMDGPU/max.i16.ll | 4 +- llvm/test/CodeGen/AMDGPU/med3-no-simplify.ll | 6 +- .../AMDGPU/memory-legalizer-atomic-insert-end.mir | 2 +- .../AMDGPU/memory-legalizer-flat-volatile.ll | 396 + .../AMDGPU/memory-legalizer-global-volatile.ll | 458 + .../AMDGPU/memory-legalizer-local-volatile.ll | 440 + .../AMDGPU/memory-legalizer-private-volatile.ll | 404 + llvm/test/CodeGen/AMDGPU/memory_clause.ll | 278 + llvm/test/CodeGen/AMDGPU/merge-load-store-vreg.mir | 4 +- llvm/test/CodeGen/AMDGPU/min.ll | 10 +- llvm/test/CodeGen/AMDGPU/mixed-wave32-wave64.ll | 2 +- llvm/test/CodeGen/AMDGPU/move-to-valu-atomicrmw.ll | 4 +- llvm/test/CodeGen/AMDGPU/mul.i16.ll | 4 +- llvm/test/CodeGen/AMDGPU/mul24-pass-ordering.ll | 2 + llvm/test/CodeGen/AMDGPU/multilevel-break.ll | 2 +- llvm/test/CodeGen/AMDGPU/nand.ll | 8 +- llvm/test/CodeGen/AMDGPU/nested-calls.ll | 6 +- llvm/test/CodeGen/AMDGPU/nested-loop-conditions.ll | 1 + llvm/test/CodeGen/AMDGPU/non-entry-alloca.ll | 20 +- llvm/test/CodeGen/AMDGPU/nor.ll | 8 +- llvm/test/CodeGen/AMDGPU/omod.ll | 4 +- llvm/test/CodeGen/AMDGPU/opencl-image-metadata.ll | 4 +- llvm/test/CodeGen/AMDGPU/opt-pipeline.ll | 16 +- llvm/test/CodeGen/AMDGPU/pack.v2f16.ll | 6 +- llvm/test/CodeGen/AMDGPU/pack.v2i16.ll | 6 +- llvm/test/CodeGen/AMDGPU/packed-op-sel.ll | 2 +- llvm/test/CodeGen/AMDGPU/partial-shift-shrink.ll | 2 +- .../AMDGPU/pei-build-spill-partial-agpr.mir | 176 +- llvm/test/CodeGen/AMDGPU/pei-build-spill.mir | 1848 +- .../CodeGen/AMDGPU/pei-scavenge-vgpr-spill.mir | 12 +- .../CodeGen/AMDGPU/power-sched-no-instr-sunit.mir | 4 +- llvm/test/CodeGen/AMDGPU/preserve-hi16.ll | 2 +- .../test/CodeGen/AMDGPU/print-mir-custom-pseudo.ll | 2 +- .../CodeGen/AMDGPU/private-access-no-objects.ll | 12 +- llvm/test/CodeGen/AMDGPU/private-element-size.ll | 6 +- .../AMDGPU/promote-constOffset-to-imm-gfx10.mir | 8 +- .../CodeGen/AMDGPU/promote-constOffset-to-imm.mir | 8 +- llvm/test/CodeGen/AMDGPU/r600-legalize-umax-bug.ll | 23 +- llvm/test/CodeGen/AMDGPU/r600.bitcast.ll | 2 +- .../CodeGen/AMDGPU/reduce-load-width-alignment.ll | 6 +- llvm/test/CodeGen/AMDGPU/regbank-reassign.mir | 8 +- .../CodeGen/AMDGPU/regcoal-subrange-join-seg.mir | 4 +- llvm/test/CodeGen/AMDGPU/regcoalesce-dbg.mir | 2 +- ...coalescing-remove-partial-redundancy-assert.mir | 6 +- .../CodeGen/AMDGPU/rename-independent-subregs.mir | 2 +- llvm/test/CodeGen/AMDGPU/rsq.ll | 30 +- .../CodeGen/AMDGPU/s_add_co_pseudo_lowering.mir | 14 +- llvm/test/CodeGen/AMDGPU/s_code_end.ll | 8 +- llvm/test/CodeGen/AMDGPU/saddo.ll | 6 +- llvm/test/CodeGen/AMDGPU/saddsat.ll | 6 +- llvm/test/CodeGen/AMDGPU/scalar_to_vector.ll | 4 +- .../sched-assert-onlydbg-value-empty-region.mir | 6 +- llvm/test/CodeGen/AMDGPU/sched-crash-dbg-value.mir | 34 +- ...d-handleMoveUp-subreg-def-across-subreg-def.mir | 12 +- llvm/test/CodeGen/AMDGPU/sched-prefer-non-mfma.mir | 4 +- llvm/test/CodeGen/AMDGPU/schedule-barrier.mir | 8 +- .../CodeGen/AMDGPU/schedule-regpressure-limit2.ll | 8 +- llvm/test/CodeGen/AMDGPU/scratch-simple.ll | 14 +- llvm/test/CodeGen/AMDGPU/sdiv.ll | 8 +- .../CodeGen/AMDGPU/sdwa-peephole-instr-gfx10.mir | 24 +- llvm/test/CodeGen/AMDGPU/sdwa-peephole-instr.mir | 26 +- llvm/test/CodeGen/AMDGPU/sdwa-preserve.mir | 2 +- llvm/test/CodeGen/AMDGPU/sdwa-scalar-ops.mir | 8 +- llvm/test/CodeGen/AMDGPU/sdwa-vop2-64bit.mir | 6 +- .../AMDGPU/select-fabs-fneg-extract-legacy.ll | 2 +- llvm/test/CodeGen/AMDGPU/select.f16.ll | 126 +- llvm/test/CodeGen/AMDGPU/sendmsg-m0-hazard.mir | 4 +- llvm/test/CodeGen/AMDGPU/setcc-fneg-constant.ll | 2 +- llvm/test/CodeGen/AMDGPU/setcc.ll | 16 +- llvm/test/CodeGen/AMDGPU/setcc64.ll | 4 +- llvm/test/CodeGen/AMDGPU/sext-in-reg.ll | 8 +- llvm/test/CodeGen/AMDGPU/shift-i64-opts.ll | 4 +- llvm/test/CodeGen/AMDGPU/shl.ll | 14 +- llvm/test/CodeGen/AMDGPU/shl.v2i16.ll | 6 +- llvm/test/CodeGen/AMDGPU/shl_add_ptr_csub.ll | 2 +- llvm/test/CodeGen/AMDGPU/shl_add_ptr_global.ll | 2 +- .../test/CodeGen/AMDGPU/shrink-add-sub-constant.ll | 90 +- llvm/test/CodeGen/AMDGPU/shrink-vop3-carry-out.mir | 12 +- llvm/test/CodeGen/AMDGPU/si-annotate-cf.ll | 2 + llvm/test/CodeGen/AMDGPU/si-scheduler.ll | 2 +- llvm/test/CodeGen/AMDGPU/si-sgpr-spill.ll | 2 +- llvm/test/CodeGen/AMDGPU/sibling-call.ll | 6 +- llvm/test/CodeGen/AMDGPU/sign_extend.ll | 42 +- llvm/test/CodeGen/AMDGPU/sint_to_fp.i64.ll | 4 +- llvm/test/CodeGen/AMDGPU/skip-branch-trap.ll | 2 +- .../CodeGen/AMDGPU/smem-no-clause-coalesced.mir | 4 +- llvm/test/CodeGen/AMDGPU/smrd.ll | 10 +- .../CodeGen/AMDGPU/spill-agpr-partially-undef.mir | 14 +- llvm/test/CodeGen/AMDGPU/spill-agpr.mir | 316 +- llvm/test/CodeGen/AMDGPU/spill-scavenge-offset.ll | 2 +- llvm/test/CodeGen/AMDGPU/spill-special-sgpr.mir | 4 +- .../CodeGen/AMDGPU/splitkit-getsubrangeformask.ll | 62 +- llvm/test/CodeGen/AMDGPU/ssubsat.ll | 6 +- .../stack-pointer-offset-relative-frameindex.ll | 14 +- llvm/test/CodeGen/AMDGPU/stack-realign-kernel.ll | 6 + llvm/test/CodeGen/AMDGPU/stack-realign.ll | 5 +- .../AMDGPU/stale-livevar-in-twoaddr-pass.mir | 2 +- llvm/test/CodeGen/AMDGPU/store-hi16.ll | 7 + llvm/test/CodeGen/AMDGPU/store-local.128.ll | 6 +- llvm/test/CodeGen/AMDGPU/store-local.96.ll | 6 +- llvm/test/CodeGen/AMDGPU/store-weird-sizes.ll | 6 +- llvm/test/CodeGen/AMDGPU/sub.v2i16.ll | 100 +- .../CodeGen/AMDGPU/subreg-split-live-in-error.mir | 18 +- llvm/test/CodeGen/AMDGPU/trunc-store-i1.ll | 4 +- llvm/test/CodeGen/AMDGPU/twoaddr-mad.mir | 2 +- llvm/test/CodeGen/AMDGPU/uaddsat.ll | 6 +- llvm/test/CodeGen/AMDGPU/uint_to_fp.i64.ll | 4 +- .../CodeGen/AMDGPU/undefined-subreg-liverange.ll | 8 +- .../AMDGPU/unstructured-cfg-def-use-issue.ll | 3 +- llvm/test/CodeGen/AMDGPU/unsupported-calls.ll | 4 +- llvm/test/CodeGen/AMDGPU/unsupported-image-a16.ll | 2 +- llvm/test/CodeGen/AMDGPU/unsupported-image-g16.ll | 2 +- .../test/CodeGen/AMDGPU/use-sgpr-multiple-times.ll | 4 + llvm/test/CodeGen/AMDGPU/usubsat.ll | 6 +- llvm/test/CodeGen/AMDGPU/v_mac.ll | 8 +- llvm/test/CodeGen/AMDGPU/v_madak_f16.ll | 27 +- llvm/test/CodeGen/AMDGPU/v_swap_b32.mir | 4 +- .../CodeGen/AMDGPU/vccz-corrupt-bug-workaround.mir | 2 +- llvm/test/CodeGen/AMDGPU/vcmpx-permlane-hazard.mir | 24 +- llvm/test/CodeGen/AMDGPU/vector-alloca.ll | 10 +- llvm/test/CodeGen/AMDGPU/vector-extract-insert.ll | 4 +- llvm/test/CodeGen/AMDGPU/vgpr-spill.mir | 2 +- llvm/test/CodeGen/AMDGPU/waitcnt.mir | 8 +- llvm/test/CodeGen/AMDGPU/widen-smrd-loads.ll | 8 +- llvm/test/CodeGen/AMDGPU/wqm.ll | 4 +- llvm/test/CodeGen/AMDGPU/xnor.ll | 10 +- llvm/test/CodeGen/AMDGPU/zero_extend.ll | 4 +- .../GlobalISel/irtranslator-varargs-lowering.ll | 21 + llvm/test/CodeGen/ARM/O3-pipeline.ll | 3 + llvm/test/CodeGen/ARM/ParallelDSP/aliasing.ll | 2 +- .../CodeGen/ARM/ParallelDSP/multi-use-loads.ll | 14 +- llvm/test/CodeGen/ARM/ParallelDSP/smlad0.ll | 6 +- llvm/test/CodeGen/ARM/ParallelDSP/smlad1.ll | 2 +- llvm/test/CodeGen/ARM/ParallelDSP/smlad10.ll | 2 +- llvm/test/CodeGen/ARM/ParallelDSP/smlad11.ll | 2 +- llvm/test/CodeGen/ARM/ParallelDSP/smlad12.ll | 2 +- llvm/test/CodeGen/ARM/ParallelDSP/smlad2.ll | 2 +- llvm/test/CodeGen/ARM/ParallelDSP/smlad3.ll | 2 +- llvm/test/CodeGen/ARM/ParallelDSP/smlad4.ll | 2 +- llvm/test/CodeGen/ARM/ParallelDSP/smlad5.ll | 2 +- llvm/test/CodeGen/ARM/ParallelDSP/smlad8.ll | 2 +- llvm/test/CodeGen/ARM/ParallelDSP/smlad9.ll | 2 +- llvm/test/CodeGen/ARM/ParallelDSP/smladx-1.ll | 4 +- llvm/test/CodeGen/ARM/ParallelDSP/smlald0.ll | 8 +- llvm/test/CodeGen/ARM/ParallelDSP/smlald1.ll | 2 +- llvm/test/CodeGen/ARM/ParallelDSP/smlald2.ll | 6 +- llvm/test/CodeGen/ARM/ParallelDSP/smlaldx-1.ll | 4 +- llvm/test/CodeGen/ARM/ParallelDSP/smlaldx-2.ll | 4 +- llvm/test/CodeGen/ARM/arm-shrink-wrapping.ll | 289 +- llvm/test/CodeGen/ARM/fast-isel-call.ll | 72 +- llvm/test/CodeGen/ARM/fast-isel-intrinsic.ll | 14 +- .../ARM/fast-isel-ldr-str-thumb-neg-index.ll | 18 +- llvm/test/CodeGen/ARM/fast-isel-ldrh-strh-arm.ll | 38 +- llvm/test/CodeGen/ARM/fast-isel-select.ll | 46 +- llvm/test/CodeGen/ARM/fast-isel-vararg.ll | 6 +- llvm/test/CodeGen/ARM/fast-isel.ll | 19 +- llvm/test/CodeGen/ARM/indexed-mem.ll | 245 +- llvm/test/CodeGen/ARM/lowerMUL-newload.ll | 49 +- llvm/test/CodeGen/ARM/machine-outliner-default.mir | 117 - .../CodeGen/ARM/machine-outliner-no-lr-save.mir | 56 - .../ARM/machine-outliner-stack-fixup-arm.mir | 186 + .../ARM/machine-outliner-stack-fixup-thumb.mir | 231 + llvm/test/CodeGen/ARM/speculation-hardening-sls.ll | 12 +- llvm/test/CodeGen/ARM/ssat.ll | 514 +- llvm/test/CodeGen/ARM/swifterror.ll | 6 +- llvm/test/CodeGen/ARM/usat.ll | 485 +- llvm/test/CodeGen/AVR/cmp.ll | 56 + llvm/test/CodeGen/AVR/ctlz.ll | 14 +- llvm/test/CodeGen/AVR/ctpop.ll | 5 +- llvm/test/CodeGen/AVR/cttz.ll | 5 +- llvm/test/CodeGen/AVR/shift.ll | 128 + llvm/test/CodeGen/AVR/smul-with-overflow.ll | 9 +- .../Hexagon/autohvx/vector-align-store-mask.ll | 36 + llvm/test/CodeGen/Hexagon/autohvx/widen-setcc.ll | 21 + llvm/test/CodeGen/Hexagon/loop-idiom/pmpy-mod.ll | 2 +- .../MIR/AMDGPU/custom-pseudo-source-values.ll | 34 + .../MIR/AMDGPU/machine-function-info-no-ir.mir | 34 + .../CodeGen/MIR/AMDGPU/machine-function-info.ll | 4 + .../MIR/X86/expected-align-in-memory-operand.mir | 4 +- ...ted-alignment-after-align-in-memory-operand.mir | 4 +- .../expected-positive-alignment-after-align.mir | 4 +- llvm/test/CodeGen/MIR/X86/memory-operands.mir | 36 +- llvm/test/CodeGen/Mips/Fast-ISel/callabi.ll | 74 +- llvm/test/CodeGen/Mips/Fast-ISel/fastalloca.ll | 2 +- llvm/test/CodeGen/Mips/Fast-ISel/fpcmpa.ll | 100 +- llvm/test/CodeGen/Mips/Fast-ISel/icmpa.ll | 32 +- llvm/test/CodeGen/Mips/Fast-ISel/logopm.ll | 18 +- llvm/test/CodeGen/Mips/Fast-ISel/overflt.ll | 4 +- llvm/test/CodeGen/Mips/Fast-ISel/shftopm.ll | 12 +- llvm/test/CodeGen/Mips/Fast-ISel/simplestore.ll | 6 +- llvm/test/CodeGen/Mips/Fast-ISel/simplestorei.ll | 10 +- .../store_split_because_of_memsize_or_align.mir | 28 +- .../CodeGen/Mips/GlobalISel/regbankselect/load.mir | 2 +- .../regbankselect/long_ambiguous_chain_s32.mir | 18 +- .../regbankselect/long_ambiguous_chain_s64.mir | 18 +- .../Mips/GlobalISel/regbankselect/store.mir | 2 +- .../CodeGen/Mips/emergency-spill-slot-near-fp.ll | 3 + llvm/test/CodeGen/NVPTX/f16-instructions.ll | 4 +- llvm/test/CodeGen/NVPTX/fast-math.ll | 6 +- llvm/test/CodeGen/NVPTX/intrinsic-old.ll | 5 + .../test/CodeGen/NVPTX/nvvm-reflect-module-flag.ll | 3 +- llvm/test/CodeGen/NVPTX/nvvm-reflect.ll | 4 +- llvm/test/CodeGen/NVPTX/sqrt-approx.ll | 16 +- llvm/test/CodeGen/PowerPC/aix-cc-abi.ll | 52 +- llvm/test/CodeGen/PowerPC/aix-lower-jump-table.ll | 4 +- llvm/test/CodeGen/PowerPC/aix32-cc-abi-vaarg.ll | 4 +- llvm/test/CodeGen/PowerPC/aix64-cc-abi-vaarg.ll | 4 +- llvm/test/CodeGen/PowerPC/and-mask.ll | 1 + llvm/test/CodeGen/PowerPC/atomics-regression.ll | 440 +- llvm/test/CodeGen/PowerPC/bool-math.ll | 1 + llvm/test/CodeGen/PowerPC/botheightreduce.mir | 6 +- llvm/test/CodeGen/PowerPC/bswap64.ll | 4 + llvm/test/CodeGen/PowerPC/builtins-ppc-p9-darn.ll | 1 + llvm/test/CodeGen/PowerPC/cmpb-ppc32.ll | 5 +- llvm/test/CodeGen/PowerPC/cmpb.ll | 5 +- llvm/test/CodeGen/PowerPC/constant-combines.ll | 1 + llvm/test/CodeGen/PowerPC/constants-i64.ll | 5 +- llvm/test/CodeGen/PowerPC/crypto_bifs.ll | 16 +- llvm/test/CodeGen/PowerPC/elf-common.ll | 6 +- llvm/test/CodeGen/PowerPC/fast-isel-load-store.ll | 54 +- llvm/test/CodeGen/PowerPC/fdiv.ll | 1 + llvm/test/CodeGen/PowerPC/fma-assoc.ll | 5 + llvm/test/CodeGen/PowerPC/fold_swtest_br.ll | 204 + llvm/test/CodeGen/PowerPC/ftrunc-vec.ll | 1 + llvm/test/CodeGen/PowerPC/hoist-logic.ll | 1 + llvm/test/CodeGen/PowerPC/inc-of-add.ll | 1 + llvm/test/CodeGen/PowerPC/legalize-invert-br_cc.ll | 33 + .../CodeGen/PowerPC/loop-instr-form-prepare.ll | 66 +- llvm/test/CodeGen/PowerPC/lower-massv.ll | 2 +- llvm/test/CodeGen/PowerPC/lsr-ctrloop.ll | 50 +- llvm/test/CodeGen/PowerPC/maddld.ll | 282 +- llvm/test/CodeGen/PowerPC/mcm-1.ll | 8 +- llvm/test/CodeGen/PowerPC/mcm-13.ll | 4 +- llvm/test/CodeGen/PowerPC/mcm-2.ll | 8 +- llvm/test/CodeGen/PowerPC/mcm-3.ll | 8 +- llvm/test/CodeGen/PowerPC/mcm-6.ll | 4 +- llvm/test/CodeGen/PowerPC/mcm-9.ll | 4 +- llvm/test/CodeGen/PowerPC/mcm-default.ll | 4 +- llvm/test/CodeGen/PowerPC/mi-peephole-splat.ll | 4 + llvm/test/CodeGen/PowerPC/mma-intrinsics.ll | 11 +- llvm/test/CodeGen/PowerPC/mma-phi-accs.ll | 28 +- llvm/test/CodeGen/PowerPC/more-dq-form-prepare.ll | 523 +- llvm/test/CodeGen/PowerPC/mulli.ll | 1 + .../PowerPC/no-ctr-loop-if-exit-in-nested-loop.ll | 50 +- llvm/test/CodeGen/PowerPC/noPermuteFormasking.ll | 7 + .../PowerPC/non-debug-mi-search-frspxsrsp.ll | 96 + llvm/test/CodeGen/PowerPC/ori_imm32.ll | 1 + llvm/test/CodeGen/PowerPC/ori_imm64.ll | 1 + .../CodeGen/PowerPC/p10-splatImm-CPload-pcrel.ll | 250 +- llvm/test/CodeGen/PowerPC/p10-splatImm32.ll | 116 +- llvm/test/CodeGen/PowerPC/popcnt-zext.ll | 6 +- llvm/test/CodeGen/PowerPC/ppc-32bit-shift.ll | 29 +- llvm/test/CodeGen/PowerPC/ppc32-pic.ll | 6 +- .../PowerPC/ppcf128-constrained-fp-intrinsics.ll | 96 + llvm/test/CodeGen/PowerPC/pr33093.ll | 1 + llvm/test/CodeGen/PowerPC/pr33547.ll | 63 +- llvm/test/CodeGen/PowerPC/pr35688.ll | 51 +- llvm/test/CodeGen/PowerPC/pr39478.ll | 1 + llvm/test/CodeGen/PowerPC/pr48519.ll | 296 +- .../CodeGen/PowerPC/register-pressure-reduction.ll | 135 + .../rematerializable-instruction-machine-licm.ll | 2 +- llvm/test/CodeGen/PowerPC/rotl-2.ll | 1 + llvm/test/CodeGen/PowerPC/scalar-rounding-ops.ll | 60 +- llvm/test/CodeGen/PowerPC/sched-addi.ll | 4 +- llvm/test/CodeGen/PowerPC/setcc-to-sub.ll | 2 + llvm/test/CodeGen/PowerPC/shift-cmp.ll | 5 +- llvm/test/CodeGen/PowerPC/sign-ext-atomics.ll | 105 + llvm/test/CodeGen/PowerPC/sms-cpy-1.ll | 14 +- llvm/test/CodeGen/PowerPC/sms-phi-1.ll | 6 +- llvm/test/CodeGen/PowerPC/sms-simple.ll | 12 +- llvm/test/CodeGen/PowerPC/spe.ll | 2046 +- llvm/test/CodeGen/PowerPC/srem-lkk.ll | 4 +- llvm/test/CodeGen/PowerPC/srem-vector-lkk.ll | 8 +- .../CodeGen/PowerPC/stack-clash-dynamic-alloca.ll | 8 +- llvm/test/CodeGen/PowerPC/testComparesigeuc.ll | 6 +- llvm/test/CodeGen/PowerPC/testComparesigeui.ll | 6 +- llvm/test/CodeGen/PowerPC/testComparesigeull.ll | 6 +- llvm/test/CodeGen/PowerPC/testComparesigeus.ll | 6 +- llvm/test/CodeGen/PowerPC/testComparesileuc.ll | 6 +- llvm/test/CodeGen/PowerPC/testComparesileui.ll | 6 +- llvm/test/CodeGen/PowerPC/testComparesileull.ll | 6 +- llvm/test/CodeGen/PowerPC/testComparesileus.ll | 6 +- llvm/test/CodeGen/PowerPC/testComparesiltsc.ll | 6 +- llvm/test/CodeGen/PowerPC/testComparesiltsi.ll | 6 +- llvm/test/CodeGen/PowerPC/testComparesiltsll.ll | 6 +- llvm/test/CodeGen/PowerPC/testComparesiltss.ll | 6 +- llvm/test/CodeGen/PowerPC/testComparesiltuc.ll | 6 +- llvm/test/CodeGen/PowerPC/testComparesiltui.ll | 6 +- llvm/test/CodeGen/PowerPC/testComparesiltus.ll | 6 +- llvm/test/CodeGen/PowerPC/testComparesllgeuc.ll | 6 +- llvm/test/CodeGen/PowerPC/testComparesllgeui.ll | 6 +- llvm/test/CodeGen/PowerPC/testComparesllgeull.ll | 6 +- llvm/test/CodeGen/PowerPC/testComparesllgeus.ll | 6 +- llvm/test/CodeGen/PowerPC/testComparesllleuc.ll | 6 +- llvm/test/CodeGen/PowerPC/testComparesllleui.ll | 6 +- llvm/test/CodeGen/PowerPC/testComparesllleull.ll | 6 +- llvm/test/CodeGen/PowerPC/testComparesllleus.ll | 6 +- llvm/test/CodeGen/PowerPC/testComparesllltsll.ll | 6 +- llvm/test/CodeGen/PowerPC/testComparesllltuc.ll | 6 +- llvm/test/CodeGen/PowerPC/testComparesllltus.ll | 6 +- llvm/test/CodeGen/PowerPC/tls-pie-xform.ll | 51 +- llvm/test/CodeGen/PowerPC/unal-vec-ldst.ll | 5 +- llvm/test/CodeGen/PowerPC/urem-lkk.ll | 4 +- llvm/test/CodeGen/PowerPC/vec_clz.ll | 2 + llvm/test/CodeGen/PowerPC/vec_constants.ll | 36 +- llvm/test/CodeGen/PowerPC/vec_int_ext.ll | 187 +- llvm/test/CodeGen/PowerPC/vec_revb.ll | 1 + llvm/test/CodeGen/PowerPC/vec_shuffle_p8vector.ll | 2 + llvm/test/CodeGen/PowerPC/vec_splat.ll | 4 +- .../CodeGen/PowerPC/vector-popcnt-128-ult-ugt.ll | 10 +- llvm/test/CodeGen/PowerPC/vmladduhm.ll | 6 +- llvm/test/CodeGen/PowerPC/vsx.ll | 40 +- llvm/test/CodeGen/PowerPC/xxpermdi_mnemonics.s | 53 + llvm/test/CodeGen/RISCV/atomic-cmpxchg.ll | 20 - llvm/test/CodeGen/RISCV/atomic-rmw.ll | 470 +- llvm/test/CodeGen/RISCV/attributes.ll | 62 + llvm/test/CodeGen/RISCV/bare-select.ll | 31 - llvm/test/CodeGen/RISCV/callee-saved-fpr32s.ll | 12 +- llvm/test/CodeGen/RISCV/callee-saved-fpr64s.ll | 8 +- llvm/test/CodeGen/RISCV/callee-saved-gprs.ll | 8 +- .../RISCV/calling-conv-ilp32-ilp32f-common.ll | 12 +- .../calling-conv-ilp32-ilp32f-ilp32d-common.ll | 44 +- llvm/test/CodeGen/RISCV/calling-conv-ilp32.ll | 12 +- llvm/test/CodeGen/RISCV/calling-conv-ilp32d.ll | 12 +- .../RISCV/calling-conv-ilp32f-ilp32d-common.ll | 10 +- .../RISCV/calling-conv-lp64-lp64f-common.ll | 4 +- .../RISCV/calling-conv-lp64-lp64f-lp64d-common.ll | 22 +- llvm/test/CodeGen/RISCV/calling-conv-lp64.ll | 12 +- .../test/CodeGen/RISCV/calling-conv-rv32f-ilp32.ll | 4 +- llvm/test/CodeGen/RISCV/copysign-casts.ll | 8 +- llvm/test/CodeGen/RISCV/double-br-fcmp.ll | 93 +- llvm/test/CodeGen/RISCV/double-convert.ll | 80 + llvm/test/CodeGen/RISCV/double-fcmp.ll | 48 +- llvm/test/CodeGen/RISCV/double-select-fcmp.ll | 90 +- .../CodeGen/RISCV/double-stack-spill-restore.ll | 7 +- llvm/test/CodeGen/RISCV/float-br-fcmp.ll | 91 +- llvm/test/CodeGen/RISCV/float-convert.ll | 64 + llvm/test/CodeGen/RISCV/float-fcmp.ll | 46 +- llvm/test/CodeGen/RISCV/float-select-fcmp.ll | 82 +- llvm/test/CodeGen/RISCV/frame-info.ll | 10 +- .../CodeGen/RISCV/half-bitmanip-dagcombines.ll | 5 +- llvm/test/CodeGen/RISCV/half-br-fcmp.ll | 83 +- llvm/test/CodeGen/RISCV/half-convert.ll | 48 + llvm/test/CodeGen/RISCV/half-fcmp.ll | 38 +- llvm/test/CodeGen/RISCV/half-select-fcmp.ll | 78 +- llvm/test/CodeGen/RISCV/mul.ll | 414 +- llvm/test/CodeGen/RISCV/neg-abs.ll | 186 +- .../CodeGen/RISCV/out-of-reach-emergency-slot.mir | 78 + llvm/test/CodeGen/RISCV/rv32Zba.ll | 82 + llvm/test/CodeGen/RISCV/rv32Zbb.ll | 710 +- llvm/test/CodeGen/RISCV/rv32Zbbp.ll | 387 +- llvm/test/CodeGen/RISCV/rv32Zbp.ll | 710 + llvm/test/CodeGen/RISCV/rv32Zbs.ll | 156 +- llvm/test/CodeGen/RISCV/rv32Zbt.ll | 526 +- llvm/test/CodeGen/RISCV/rv64Zba.ll | 346 + llvm/test/CodeGen/RISCV/rv64Zbb.ll | 545 +- llvm/test/CodeGen/RISCV/rv64Zbbp.ll | 208 - llvm/test/CodeGen/RISCV/rv64Zbp.ll | 701 +- llvm/test/CodeGen/RISCV/rv64Zbs.ll | 188 +- llvm/test/CodeGen/RISCV/rv64Zbt.ll | 152 +- llvm/test/CodeGen/RISCV/rv64i-single-softfloat.ll | 10 +- .../test/CodeGen/RISCV/rv64m-exhaustive-w-insts.ll | 76 + llvm/test/CodeGen/RISCV/rvv/add-vsetvli-gpr.mir | 8 +- llvm/test/CodeGen/RISCV/rvv/add-vsetvli-vlmax.ll | 8 +- llvm/test/CodeGen/RISCV/rvv/extractelt-fp-rv32.ll | 502 + llvm/test/CodeGen/RISCV/rvv/extractelt-fp-rv64.ll | 502 + llvm/test/CodeGen/RISCV/rvv/extractelt-int-rv32.ll | 744 + llvm/test/CodeGen/RISCV/rvv/extractelt-int-rv64.ll | 708 + llvm/test/CodeGen/RISCV/rvv/insertelt-fp-rv32.ll | 562 + llvm/test/CodeGen/RISCV/rvv/insertelt-fp-rv64.ll | 562 + llvm/test/CodeGen/RISCV/rvv/insertelt-int-rv32.ll | 952 + llvm/test/CodeGen/RISCV/rvv/insertelt-int-rv64.ll | 800 + .../CodeGen/RISCV/rvv/mask-exts-truncs-rv32.ll | 729 + .../CodeGen/RISCV/rvv/mask-exts-truncs-rv64.ll | 729 + llvm/test/CodeGen/RISCV/rvv/rvv-vscale.i32.ll | 54 + llvm/test/CodeGen/RISCV/rvv/rvv-vscale.i64.ll | 54 + llvm/test/CodeGen/RISCV/rvv/saddo-sdnode.ll | 23 + llvm/test/CodeGen/RISCV/rvv/setcc-fp-rv32.ll | 2672 + llvm/test/CodeGen/RISCV/rvv/setcc-fp-rv64.ll | 2672 + llvm/test/CodeGen/RISCV/rvv/setcc-integer-rv32.ll | 3118 + llvm/test/CodeGen/RISCV/rvv/setcc-integer-rv64.ll | 2971 + llvm/test/CodeGen/RISCV/rvv/vaadd-rv32.ll | 583 +- llvm/test/CodeGen/RISCV/rvv/vaadd-rv64.ll | 713 +- llvm/test/CodeGen/RISCV/rvv/vaaddu-rv32.ll | 583 +- llvm/test/CodeGen/RISCV/rvv/vaaddu-rv64.ll | 713 +- llvm/test/CodeGen/RISCV/rvv/vadc-rv32.ll | 433 +- llvm/test/CodeGen/RISCV/rvv/vadc-rv64.ll | 529 +- llvm/test/CodeGen/RISCV/rvv/vadd-rv32.ll | 871 +- llvm/test/CodeGen/RISCV/rvv/vadd-rv64.ll | 1065 +- llvm/test/CodeGen/RISCV/rvv/vadd-sdnode-rv32.ll | 163 +- llvm/test/CodeGen/RISCV/rvv/vadd-sdnode-rv64.ll | 132 +- llvm/test/CodeGen/RISCV/rvv/vamoadd-rv32.ll | 722 + llvm/test/CodeGen/RISCV/rvv/vamoadd-rv64.ll | 1682 + llvm/test/CodeGen/RISCV/rvv/vamoand-rv32.ll | 722 + llvm/test/CodeGen/RISCV/rvv/vamoand-rv64.ll | 1682 + llvm/test/CodeGen/RISCV/rvv/vamomax-rv32.ll | 722 + llvm/test/CodeGen/RISCV/rvv/vamomax-rv64.ll | 1682 + llvm/test/CodeGen/RISCV/rvv/vamomaxu-rv32.ll | 722 + llvm/test/CodeGen/RISCV/rvv/vamomaxu-rv64.ll | 1682 + llvm/test/CodeGen/RISCV/rvv/vamomin-rv32.ll | 722 + llvm/test/CodeGen/RISCV/rvv/vamomin-rv64.ll | 1682 + llvm/test/CodeGen/RISCV/rvv/vamominu-rv32.ll | 722 + llvm/test/CodeGen/RISCV/rvv/vamominu-rv64.ll | 1682 + llvm/test/CodeGen/RISCV/rvv/vamoor-rv32.ll | 722 + llvm/test/CodeGen/RISCV/rvv/vamoor-rv64.ll | 1682 + llvm/test/CodeGen/RISCV/rvv/vamoswap-rv32.ll | 2018 + llvm/test/CodeGen/RISCV/rvv/vamoswap-rv64.ll | 3362 + llvm/test/CodeGen/RISCV/rvv/vamoxor-rv32.ll | 722 + llvm/test/CodeGen/RISCV/rvv/vamoxor-rv64.ll | 1682 + llvm/test/CodeGen/RISCV/rvv/vand-rv32.ll | 871 +- llvm/test/CodeGen/RISCV/rvv/vand-rv64.ll | 1065 +- llvm/test/CodeGen/RISCV/rvv/vand-sdnode-rv32.ll | 246 +- llvm/test/CodeGen/RISCV/rvv/vand-sdnode-rv64.ll | 232 +- llvm/test/CodeGen/RISCV/rvv/vasub-rv32.ll | 583 +- llvm/test/CodeGen/RISCV/rvv/vasub-rv64.ll | 713 +- llvm/test/CodeGen/RISCV/rvv/vasubu-rv32.ll | 583 +- llvm/test/CodeGen/RISCV/rvv/vasubu-rv64.ll | 713 +- llvm/test/CodeGen/RISCV/rvv/vcompress-rv32.ll | 418 +- llvm/test/CodeGen/RISCV/rvv/vcompress-rv64.ll | 415 +- llvm/test/CodeGen/RISCV/rvv/vdiv-rv32.ll | 583 +- llvm/test/CodeGen/RISCV/rvv/vdiv-rv64.ll | 713 +- llvm/test/CodeGen/RISCV/rvv/vdiv-sdnode-rv32.ll | 398 +- llvm/test/CodeGen/RISCV/rvv/vdiv-sdnode-rv64.ll | 353 +- llvm/test/CodeGen/RISCV/rvv/vdivu-rv32.ll | 583 +- llvm/test/CodeGen/RISCV/rvv/vdivu-rv64.ll | 713 +- llvm/test/CodeGen/RISCV/rvv/vdivu-sdnode-rv32.ll | 375 +- llvm/test/CodeGen/RISCV/rvv/vdivu-sdnode-rv64.ll | 307 +- llvm/test/CodeGen/RISCV/rvv/vexts-sdnode-rv32.ll | 619 + llvm/test/CodeGen/RISCV/rvv/vexts-sdnode-rv64.ll | 619 + llvm/test/CodeGen/RISCV/rvv/vfadd-rv32.ll | 776 +- llvm/test/CodeGen/RISCV/rvv/vfadd-rv64.ll | 517 +- llvm/test/CodeGen/RISCV/rvv/vfadd-sdnode-rv32.ll | 377 + llvm/test/CodeGen/RISCV/rvv/vfadd-sdnode-rv64.ll | 377 + llvm/test/CodeGen/RISCV/rvv/vfclass-rv32.ll | 508 + llvm/test/CodeGen/RISCV/rvv/vfclass-rv64.ll | 692 + llvm/test/CodeGen/RISCV/rvv/vfcvt-f-x-rv32.ll | 177 +- llvm/test/CodeGen/RISCV/rvv/vfcvt-f-x-rv64.ll | 241 +- llvm/test/CodeGen/RISCV/rvv/vfcvt-f-xu-rv32.ll | 177 +- llvm/test/CodeGen/RISCV/rvv/vfcvt-f-xu-rv64.ll | 241 +- llvm/test/CodeGen/RISCV/rvv/vfcvt-rtz-x-f-rv32.ll | 177 +- llvm/test/CodeGen/RISCV/rvv/vfcvt-rtz-x-f-rv64.ll | 241 +- llvm/test/CodeGen/RISCV/rvv/vfcvt-rtz-xu-f-rv32.ll | 177 +- llvm/test/CodeGen/RISCV/rvv/vfcvt-rtz-xu-f-rv64.ll | 241 +- llvm/test/CodeGen/RISCV/rvv/vfcvt-x-f-rv32.ll | 177 +- llvm/test/CodeGen/RISCV/rvv/vfcvt-x-f-rv64.ll | 241 +- llvm/test/CodeGen/RISCV/rvv/vfcvt-xu-f-rv32.ll | 177 +- llvm/test/CodeGen/RISCV/rvv/vfcvt-xu-f-rv64.ll | 241 +- llvm/test/CodeGen/RISCV/rvv/vfdiv-rv32.ll | 951 +- llvm/test/CodeGen/RISCV/rvv/vfdiv-rv64.ll | 517 +- llvm/test/CodeGen/RISCV/rvv/vfdiv-sdnode-rv32.ll | 377 + llvm/test/CodeGen/RISCV/rvv/vfdiv-sdnode-rv64.ll | 377 + llvm/test/CodeGen/RISCV/rvv/vfirst-rv32.ll | 127 +- llvm/test/CodeGen/RISCV/rvv/vfirst-rv64.ll | 127 +- llvm/test/CodeGen/RISCV/rvv/vfmacc-rv32.ll | 396 +- llvm/test/CodeGen/RISCV/rvv/vfmacc-rv64.ll | 120 +- llvm/test/CodeGen/RISCV/rvv/vfmadd-rv32.ll | 396 +- llvm/test/CodeGen/RISCV/rvv/vfmadd-rv64.ll | 120 +- llvm/test/CodeGen/RISCV/rvv/vfmax-rv32.ll | 775 +- llvm/test/CodeGen/RISCV/rvv/vfmax-rv64.ll | 517 +- llvm/test/CodeGen/RISCV/rvv/vfmerge-rv32.ll | 626 +- llvm/test/CodeGen/RISCV/rvv/vfmerge-rv64.ll | 496 +- llvm/test/CodeGen/RISCV/rvv/vfmin-rv32.ll | 775 +- llvm/test/CodeGen/RISCV/rvv/vfmin-rv64.ll | 517 +- llvm/test/CodeGen/RISCV/rvv/vfmsac-rv32.ll | 396 +- llvm/test/CodeGen/RISCV/rvv/vfmsac-rv64.ll | 120 +- llvm/test/CodeGen/RISCV/rvv/vfmsub-rv32.ll | 396 +- llvm/test/CodeGen/RISCV/rvv/vfmsub-rv64.ll | 120 +- llvm/test/CodeGen/RISCV/rvv/vfmul-rv32.ll | 951 +- llvm/test/CodeGen/RISCV/rvv/vfmul-rv64.ll | 517 +- llvm/test/CodeGen/RISCV/rvv/vfmul-sdnode-rv32.ll | 377 + llvm/test/CodeGen/RISCV/rvv/vfmul-sdnode-rv64.ll | 377 + llvm/test/CodeGen/RISCV/rvv/vfmv.f.s.ll | 30 +- llvm/test/CodeGen/RISCV/rvv/vfmv.s.f-rv32.ll | 30 +- llvm/test/CodeGen/RISCV/rvv/vfmv.s.f-rv64.ll | 30 +- llvm/test/CodeGen/RISCV/rvv/vfmv.v.f-rv32.ll | 275 +- llvm/test/CodeGen/RISCV/rvv/vfmv.v.f-rv64.ll | 275 +- llvm/test/CodeGen/RISCV/rvv/vfncvt-f-f-rv32.ll | 154 +- llvm/test/CodeGen/RISCV/rvv/vfncvt-f-f-rv64.ll | 154 +- llvm/test/CodeGen/RISCV/rvv/vfncvt-f-x-rv32.ll | 86 +- llvm/test/CodeGen/RISCV/rvv/vfncvt-f-x-rv64.ll | 154 +- llvm/test/CodeGen/RISCV/rvv/vfncvt-f-xu-rv32.ll | 86 +- llvm/test/CodeGen/RISCV/rvv/vfncvt-f-xu-rv64.ll | 154 +- llvm/test/CodeGen/RISCV/rvv/vfncvt-rod-f-f-rv32.ll | 154 +- llvm/test/CodeGen/RISCV/rvv/vfncvt-rod-f-f-rv64.ll | 154 +- llvm/test/CodeGen/RISCV/rvv/vfncvt-rtz-x-f-rv32.ll | 256 +- llvm/test/CodeGen/RISCV/rvv/vfncvt-rtz-x-f-rv64.ll | 256 +- .../test/CodeGen/RISCV/rvv/vfncvt-rtz-xu-f-rv32.ll | 256 +- .../test/CodeGen/RISCV/rvv/vfncvt-rtz-xu-f-rv64.ll | 256 +- llvm/test/CodeGen/RISCV/rvv/vfncvt-x-f-rv32.ll | 256 +- llvm/test/CodeGen/RISCV/rvv/vfncvt-x-f-rv64.ll | 256 +- llvm/test/CodeGen/RISCV/rvv/vfncvt-xu-f-rv32.ll | 256 +- llvm/test/CodeGen/RISCV/rvv/vfncvt-xu-f-rv64.ll | 256 +- llvm/test/CodeGen/RISCV/rvv/vfnmacc-rv32.ll | 396 +- llvm/test/CodeGen/RISCV/rvv/vfnmacc-rv64.ll | 120 +- llvm/test/CodeGen/RISCV/rvv/vfnmadd-rv32.ll | 396 +- llvm/test/CodeGen/RISCV/rvv/vfnmadd-rv64.ll | 120 +- llvm/test/CodeGen/RISCV/rvv/vfnmsac-rv32.ll | 396 +- llvm/test/CodeGen/RISCV/rvv/vfnmsac-rv64.ll | 120 +- llvm/test/CodeGen/RISCV/rvv/vfnmsub-rv32.ll | 396 +- llvm/test/CodeGen/RISCV/rvv/vfnmsub-rv64.ll | 120 +- llvm/test/CodeGen/RISCV/rvv/vfrdiv-rv32.ll | 461 +- llvm/test/CodeGen/RISCV/rvv/vfrdiv-rv64.ll | 271 +- llvm/test/CodeGen/RISCV/rvv/vfredmax-rv32.ll | 407 +- llvm/test/CodeGen/RISCV/rvv/vfredmax-rv64.ll | 241 +- llvm/test/CodeGen/RISCV/rvv/vfredmin-rv32.ll | 407 +- llvm/test/CodeGen/RISCV/rvv/vfredmin-rv64.ll | 241 +- llvm/test/CodeGen/RISCV/rvv/vfredosum-rv32.ll | 407 +- llvm/test/CodeGen/RISCV/rvv/vfredosum-rv64.ll | 241 +- llvm/test/CodeGen/RISCV/rvv/vfredsum-rv32.ll | 407 +- llvm/test/CodeGen/RISCV/rvv/vfredsum-rv64.ll | 241 +- llvm/test/CodeGen/RISCV/rvv/vfrsub-rv32.ll | 418 +- llvm/test/CodeGen/RISCV/rvv/vfrsub-rv64.ll | 271 +- llvm/test/CodeGen/RISCV/rvv/vfsgnj-rv32.ll | 951 +- llvm/test/CodeGen/RISCV/rvv/vfsgnj-rv64.ll | 517 +- llvm/test/CodeGen/RISCV/rvv/vfsgnjn-rv32.ll | 951 +- llvm/test/CodeGen/RISCV/rvv/vfsgnjn-rv64.ll | 517 +- llvm/test/CodeGen/RISCV/rvv/vfsgnjx-rv32.ll | 951 +- llvm/test/CodeGen/RISCV/rvv/vfsgnjx-rv64.ll | 517 +- llvm/test/CodeGen/RISCV/rvv/vfslide1down-rv32.ll | 274 +- llvm/test/CodeGen/RISCV/rvv/vfslide1down-rv64.ll | 78 +- llvm/test/CodeGen/RISCV/rvv/vfslide1up-rv32.ll | 300 +- llvm/test/CodeGen/RISCV/rvv/vfslide1up-rv64.ll | 108 +- llvm/test/CodeGen/RISCV/rvv/vfsqrt-rv32.ll | 536 + llvm/test/CodeGen/RISCV/rvv/vfsqrt-rv64.ll | 692 + llvm/test/CodeGen/RISCV/rvv/vfsub-rv32.ll | 776 +- llvm/test/CodeGen/RISCV/rvv/vfsub-rv64.ll | 517 +- llvm/test/CodeGen/RISCV/rvv/vfsub-sdnode-rv32.ll | 377 + llvm/test/CodeGen/RISCV/rvv/vfsub-sdnode-rv64.ll | 377 + llvm/test/CodeGen/RISCV/rvv/vfwadd-rv32.ll | 325 +- llvm/test/CodeGen/RISCV/rvv/vfwadd-rv64.ll | 325 +- llvm/test/CodeGen/RISCV/rvv/vfwadd.w-rv32.ll | 329 +- llvm/test/CodeGen/RISCV/rvv/vfwadd.w-rv64.ll | 329 +- llvm/test/CodeGen/RISCV/rvv/vfwcvt-f-f-rv32.ll | 154 +- llvm/test/CodeGen/RISCV/rvv/vfwcvt-f-f-rv64.ll | 154 +- llvm/test/CodeGen/RISCV/rvv/vfwcvt-f-x-rv32.ll | 256 +- llvm/test/CodeGen/RISCV/rvv/vfwcvt-f-x-rv64.ll | 256 +- llvm/test/CodeGen/RISCV/rvv/vfwcvt-f-xu-rv32.ll | 256 +- llvm/test/CodeGen/RISCV/rvv/vfwcvt-f-xu-rv64.ll | 256 +- llvm/test/CodeGen/RISCV/rvv/vfwcvt-rtz-x-f-rv32.ll | 86 +- llvm/test/CodeGen/RISCV/rvv/vfwcvt-rtz-x-f-rv64.ll | 154 +- .../test/CodeGen/RISCV/rvv/vfwcvt-rtz-xu-f-rv32.ll | 86 +- .../test/CodeGen/RISCV/rvv/vfwcvt-rtz-xu-f-rv64.ll | 154 +- llvm/test/CodeGen/RISCV/rvv/vfwcvt-x-f-rv32.ll | 86 +- llvm/test/CodeGen/RISCV/rvv/vfwcvt-x-f-rv64.ll | 154 +- llvm/test/CodeGen/RISCV/rvv/vfwcvt-xu-f-rv32.ll | 86 +- llvm/test/CodeGen/RISCV/rvv/vfwcvt-xu-f-rv64.ll | 154 +- llvm/test/CodeGen/RISCV/rvv/vfwmacc-rv32.ll | 436 +- llvm/test/CodeGen/RISCV/rvv/vfwmacc-rv64.ll | 108 +- llvm/test/CodeGen/RISCV/rvv/vfwmsac-rv32.ll | 436 +- llvm/test/CodeGen/RISCV/rvv/vfwmsac-rv64.ll | 108 +- llvm/test/CodeGen/RISCV/rvv/vfwmul-rv32.ll | 325 +- llvm/test/CodeGen/RISCV/rvv/vfwmul-rv64.ll | 325 +- llvm/test/CodeGen/RISCV/rvv/vfwnmacc-rv32.ll | 436 +- llvm/test/CodeGen/RISCV/rvv/vfwnmacc-rv64.ll | 108 +- llvm/test/CodeGen/RISCV/rvv/vfwnmsac-rv32.ll | 436 +- llvm/test/CodeGen/RISCV/rvv/vfwnmsac-rv64.ll | 108 +- llvm/test/CodeGen/RISCV/rvv/vfwredosum-rv32.ll | 177 +- llvm/test/CodeGen/RISCV/rvv/vfwredosum-rv64.ll | 177 +- llvm/test/CodeGen/RISCV/rvv/vfwredsum-rv32.ll | 177 +- llvm/test/CodeGen/RISCV/rvv/vfwredsum-rv64.ll | 177 +- llvm/test/CodeGen/RISCV/rvv/vfwsub-rv32.ll | 325 +- llvm/test/CodeGen/RISCV/rvv/vfwsub-rv64.ll | 325 +- llvm/test/CodeGen/RISCV/rvv/vfwsub.w-rv32.ll | 329 +- llvm/test/CodeGen/RISCV/rvv/vfwsub.w-rv64.ll | 329 +- llvm/test/CodeGen/RISCV/rvv/vid-rv32.ll | 273 +- llvm/test/CodeGen/RISCV/rvv/vid-rv64.ll | 337 +- llvm/test/CodeGen/RISCV/rvv/viota-rv32.ll | 72 +- llvm/test/CodeGen/RISCV/rvv/viota-rv64.ll | 88 +- llvm/test/CodeGen/RISCV/rvv/vle-rv32.ll | 465 +- llvm/test/CodeGen/RISCV/rvv/vle-rv64.ll | 593 +- llvm/test/CodeGen/RISCV/rvv/vleff-rv32.ll | 1546 +- llvm/test/CodeGen/RISCV/rvv/vleff-rv64.ll | 1694 +- llvm/test/CodeGen/RISCV/rvv/vloxei-rv32.ll | 4138 + llvm/test/CodeGen/RISCV/rvv/vloxei-rv64.ll | 5898 + llvm/test/CodeGen/RISCV/rvv/vloxseg-rv32.ll | 84946 +++ llvm/test/CodeGen/RISCV/rvv/vloxseg-rv64.ll | 112578 ++++ llvm/test/CodeGen/RISCV/rvv/vlse-rv32.ll | 465 +- llvm/test/CodeGen/RISCV/rvv/vlse-rv64.ll | 593 +- llvm/test/CodeGen/RISCV/rvv/vlseg-rv32.ll | 4722 + llvm/test/CodeGen/RISCV/rvv/vlseg-rv64.ll | 5120 + llvm/test/CodeGen/RISCV/rvv/vlsegff-rv32-dead.ll | 89 + llvm/test/CodeGen/RISCV/rvv/vlsegff-rv32.ll | 5239 + llvm/test/CodeGen/RISCV/rvv/vlsegff-rv64-dead.ll | 89 + llvm/test/CodeGen/RISCV/rvv/vlsegff-rv64.ll | 5681 + llvm/test/CodeGen/RISCV/rvv/vlsseg-rv32.ll | 4722 + llvm/test/CodeGen/RISCV/rvv/vlsseg-rv64.ll | 5120 + llvm/test/CodeGen/RISCV/rvv/vluxei-rv32.ll | 4138 + llvm/test/CodeGen/RISCV/rvv/vluxei-rv64.ll | 5898 + llvm/test/CodeGen/RISCV/rvv/vluxseg-rv32.ll | 84946 +++ llvm/test/CodeGen/RISCV/rvv/vluxseg-rv64.ll | 112578 ++++ llvm/test/CodeGen/RISCV/rvv/vlxe-rv32.ll | 3281 - llvm/test/CodeGen/RISCV/rvv/vlxe-rv64.ll | 5361 - llvm/test/CodeGen/RISCV/rvv/vmacc-rv32.ll | 481 +- llvm/test/CodeGen/RISCV/rvv/vmacc-rv64.ll | 577 +- llvm/test/CodeGen/RISCV/rvv/vmadc-rv32.ll | 433 +- llvm/test/CodeGen/RISCV/rvv/vmadc-rv64.ll | 529 +- llvm/test/CodeGen/RISCV/rvv/vmadc.carry.in-rv32.ll | 487 +- llvm/test/CodeGen/RISCV/rvv/vmadc.carry.in-rv64.ll | 595 +- llvm/test/CodeGen/RISCV/rvv/vmadd-rv32.ll | 481 +- llvm/test/CodeGen/RISCV/rvv/vmadd-rv64.ll | 577 +- llvm/test/CodeGen/RISCV/rvv/vmand-rv32.ll | 57 +- llvm/test/CodeGen/RISCV/rvv/vmand-rv64.ll | 57 +- llvm/test/CodeGen/RISCV/rvv/vmandnot-rv32.ll | 57 +- llvm/test/CodeGen/RISCV/rvv/vmandnot-rv64.ll | 57 +- llvm/test/CodeGen/RISCV/rvv/vmarith-sdnode.ll | 479 + llvm/test/CodeGen/RISCV/rvv/vmax-rv32.ll | 583 +- llvm/test/CodeGen/RISCV/rvv/vmax-rv64.ll | 713 +- llvm/test/CodeGen/RISCV/rvv/vmax-sdnode-rv32.ll | 158 +- llvm/test/CodeGen/RISCV/rvv/vmax-sdnode-rv64.ll | 144 +- llvm/test/CodeGen/RISCV/rvv/vmaxu-rv32.ll | 583 +- llvm/test/CodeGen/RISCV/rvv/vmaxu-rv64.ll | 713 +- llvm/test/CodeGen/RISCV/rvv/vmaxu-sdnode-rv32.ll | 158 +- llvm/test/CodeGen/RISCV/rvv/vmaxu-sdnode-rv64.ll | 144 +- llvm/test/CodeGen/RISCV/rvv/vmclr-rv32.ll | 57 +- llvm/test/CodeGen/RISCV/rvv/vmclr-rv64.ll | 57 +- llvm/test/CodeGen/RISCV/rvv/vmerge-rv32.ll | 433 +- llvm/test/CodeGen/RISCV/rvv/vmerge-rv64.ll | 529 +- llvm/test/CodeGen/RISCV/rvv/vmfeq-rv32.ll | 370 +- llvm/test/CodeGen/RISCV/rvv/vmfeq-rv64.ll | 493 +- llvm/test/CodeGen/RISCV/rvv/vmfge-rv32.ll | 190 +- llvm/test/CodeGen/RISCV/rvv/vmfge-rv64.ll | 253 +- llvm/test/CodeGen/RISCV/rvv/vmfgt-rv32.ll | 190 +- llvm/test/CodeGen/RISCV/rvv/vmfgt-rv64.ll | 253 +- llvm/test/CodeGen/RISCV/rvv/vmfle-rv32.ll | 370 +- llvm/test/CodeGen/RISCV/rvv/vmfle-rv64.ll | 493 +- llvm/test/CodeGen/RISCV/rvv/vmflt-rv32.ll | 370 +- llvm/test/CodeGen/RISCV/rvv/vmflt-rv64.ll | 493 +- llvm/test/CodeGen/RISCV/rvv/vmfne-rv32.ll | 370 +- llvm/test/CodeGen/RISCV/rvv/vmfne-rv64.ll | 493 +- llvm/test/CodeGen/RISCV/rvv/vmin-rv32.ll | 583 +- llvm/test/CodeGen/RISCV/rvv/vmin-rv64.ll | 713 +- llvm/test/CodeGen/RISCV/rvv/vmin-sdnode-rv32.ll | 158 +- llvm/test/CodeGen/RISCV/rvv/vmin-sdnode-rv64.ll | 144 +- llvm/test/CodeGen/RISCV/rvv/vminu-rv32.ll | 583 +- llvm/test/CodeGen/RISCV/rvv/vminu-rv64.ll | 713 +- llvm/test/CodeGen/RISCV/rvv/vminu-sdnode-rv32.ll | 158 +- llvm/test/CodeGen/RISCV/rvv/vminu-sdnode-rv64.ll | 144 +- llvm/test/CodeGen/RISCV/rvv/vmnand-rv32.ll | 57 +- llvm/test/CodeGen/RISCV/rvv/vmnand-rv64.ll | 57 +- llvm/test/CodeGen/RISCV/rvv/vmnor-rv32.ll | 57 +- llvm/test/CodeGen/RISCV/rvv/vmnor-rv64.ll | 57 +- llvm/test/CodeGen/RISCV/rvv/vmor-rv32.ll | 57 +- llvm/test/CodeGen/RISCV/rvv/vmor-rv64.ll | 57 +- llvm/test/CodeGen/RISCV/rvv/vmornot-rv32.ll | 57 +- llvm/test/CodeGen/RISCV/rvv/vmornot-rv64.ll | 57 +- llvm/test/CodeGen/RISCV/rvv/vmsbc-rv32.ll | 289 +- llvm/test/CodeGen/RISCV/rvv/vmsbc-rv64.ll | 353 +- .../test/CodeGen/RISCV/rvv/vmsbc.borrow.in-rv32.ll | 325 +- .../test/CodeGen/RISCV/rvv/vmsbc.borrow.in-rv64.ll | 397 +- llvm/test/CodeGen/RISCV/rvv/vmsbf-rv32.ll | 28 +- llvm/test/CodeGen/RISCV/rvv/vmsbf-rv64.ll | 28 +- llvm/test/CodeGen/RISCV/rvv/vmseq-rv32.ll | 871 +- llvm/test/CodeGen/RISCV/rvv/vmseq-rv64.ll | 1045 +- llvm/test/CodeGen/RISCV/rvv/vmset-rv32.ll | 57 +- llvm/test/CodeGen/RISCV/rvv/vmset-rv64.ll | 57 +- llvm/test/CodeGen/RISCV/rvv/vmsgt-rv32.ll | 571 +- llvm/test/CodeGen/RISCV/rvv/vmsgt-rv64.ll | 685 +- llvm/test/CodeGen/RISCV/rvv/vmsgtu-rv32.ll | 571 +- llvm/test/CodeGen/RISCV/rvv/vmsgtu-rv64.ll | 685 +- llvm/test/CodeGen/RISCV/rvv/vmsif-rv32.ll | 28 +- llvm/test/CodeGen/RISCV/rvv/vmsif-rv64.ll | 28 +- llvm/test/CodeGen/RISCV/rvv/vmsle-rv32.ll | 871 +- llvm/test/CodeGen/RISCV/rvv/vmsle-rv64.ll | 1045 +- llvm/test/CodeGen/RISCV/rvv/vmsleu-rv32.ll | 871 +- llvm/test/CodeGen/RISCV/rvv/vmsleu-rv64.ll | 1045 +- llvm/test/CodeGen/RISCV/rvv/vmslt-rv32.ll | 841 +- llvm/test/CodeGen/RISCV/rvv/vmslt-rv64.ll | 1009 +- llvm/test/CodeGen/RISCV/rvv/vmsltu-rv32.ll | 841 +- llvm/test/CodeGen/RISCV/rvv/vmsltu-rv64.ll | 1009 +- llvm/test/CodeGen/RISCV/rvv/vmsne-rv32.ll | 871 +- llvm/test/CodeGen/RISCV/rvv/vmsne-rv64.ll | 1045 +- llvm/test/CodeGen/RISCV/rvv/vmsof-rv32.ll | 28 +- llvm/test/CodeGen/RISCV/rvv/vmsof-rv64.ll | 28 +- llvm/test/CodeGen/RISCV/rvv/vmul-rv32.ll | 583 +- llvm/test/CodeGen/RISCV/rvv/vmul-rv64.ll | 713 +- llvm/test/CodeGen/RISCV/rvv/vmul-sdnode-rv32.ll | 158 +- llvm/test/CodeGen/RISCV/rvv/vmul-sdnode-rv64.ll | 144 +- llvm/test/CodeGen/RISCV/rvv/vmulh-rv32.ll | 583 +- llvm/test/CodeGen/RISCV/rvv/vmulh-rv64.ll | 713 +- llvm/test/CodeGen/RISCV/rvv/vmulh-sdnode-rv32.ll | 28 + llvm/test/CodeGen/RISCV/rvv/vmulhsu-rv32.ll | 583 +- llvm/test/CodeGen/RISCV/rvv/vmulhsu-rv64.ll | 713 +- llvm/test/CodeGen/RISCV/rvv/vmulhu-rv32.ll | 583 +- llvm/test/CodeGen/RISCV/rvv/vmulhu-rv64.ll | 713 +- llvm/test/CodeGen/RISCV/rvv/vmv.s.x-rv32.ll | 36 +- llvm/test/CodeGen/RISCV/rvv/vmv.s.x-rv64.ll | 44 +- llvm/test/CodeGen/RISCV/rvv/vmv.v.v-rv32.ll | 297 +- llvm/test/CodeGen/RISCV/rvv/vmv.v.v-rv64.ll | 297 +- llvm/test/CodeGen/RISCV/rvv/vmv.v.x-rv32.ll | 289 +- llvm/test/CodeGen/RISCV/rvv/vmv.v.x-rv64.ll | 353 +- llvm/test/CodeGen/RISCV/rvv/vmv.x.s-rv32.ll | 36 +- llvm/test/CodeGen/RISCV/rvv/vmv.x.s-rv64.ll | 44 +- llvm/test/CodeGen/RISCV/rvv/vmxnor-rv32.ll | 57 +- llvm/test/CodeGen/RISCV/rvv/vmxnor-rv64.ll | 57 +- llvm/test/CodeGen/RISCV/rvv/vmxor-rv32.ll | 57 +- llvm/test/CodeGen/RISCV/rvv/vmxor-rv64.ll | 57 +- llvm/test/CodeGen/RISCV/rvv/vnclip-rv32.ll | 562 +- llvm/test/CodeGen/RISCV/rvv/vnclip-rv64.ll | 766 +- llvm/test/CodeGen/RISCV/rvv/vnclipu-rv32.ll | 562 +- llvm/test/CodeGen/RISCV/rvv/vnclipu-rv64.ll | 766 +- llvm/test/CodeGen/RISCV/rvv/vnmsac-rv32.ll | 481 +- llvm/test/CodeGen/RISCV/rvv/vnmsac-rv64.ll | 577 +- llvm/test/CodeGen/RISCV/rvv/vnmsub-rv32.ll | 481 +- llvm/test/CodeGen/RISCV/rvv/vnmsub-rv64.ll | 577 +- llvm/test/CodeGen/RISCV/rvv/vnsra-rv32.ll | 562 +- llvm/test/CodeGen/RISCV/rvv/vnsra-rv64.ll | 766 +- llvm/test/CodeGen/RISCV/rvv/vnsrl-rv32.ll | 562 +- llvm/test/CodeGen/RISCV/rvv/vnsrl-rv64.ll | 766 +- llvm/test/CodeGen/RISCV/rvv/vor-rv32.ll | 871 +- llvm/test/CodeGen/RISCV/rvv/vor-rv64.ll | 1065 +- llvm/test/CodeGen/RISCV/rvv/vor-sdnode-rv32.ll | 190 +- llvm/test/CodeGen/RISCV/rvv/vor-sdnode-rv64.ll | 176 +- llvm/test/CodeGen/RISCV/rvv/vpopc-rv32.ll | 127 +- llvm/test/CodeGen/RISCV/rvv/vpopc-rv64.ll | 127 +- llvm/test/CodeGen/RISCV/rvv/vredand-rv32.ll | 273 +- llvm/test/CodeGen/RISCV/rvv/vredand-rv64.ll | 337 +- llvm/test/CodeGen/RISCV/rvv/vredmax-rv32.ll | 273 +- llvm/test/CodeGen/RISCV/rvv/vredmax-rv64.ll | 337 +- llvm/test/CodeGen/RISCV/rvv/vredmaxu-rv32.ll | 273 +- llvm/test/CodeGen/RISCV/rvv/vredmaxu-rv64.ll | 337 +- llvm/test/CodeGen/RISCV/rvv/vredmin-rv32.ll | 273 +- llvm/test/CodeGen/RISCV/rvv/vredmin-rv64.ll | 337 +- llvm/test/CodeGen/RISCV/rvv/vredminu-rv32.ll | 273 +- llvm/test/CodeGen/RISCV/rvv/vredminu-rv64.ll | 337 +- llvm/test/CodeGen/RISCV/rvv/vredor-rv32.ll | 273 +- llvm/test/CodeGen/RISCV/rvv/vredor-rv64.ll | 337 +- llvm/test/CodeGen/RISCV/rvv/vredsum-rv32.ll | 273 +- llvm/test/CodeGen/RISCV/rvv/vredsum-rv64.ll | 337 +- llvm/test/CodeGen/RISCV/rvv/vredxor-rv32.ll | 273 +- llvm/test/CodeGen/RISCV/rvv/vredxor-rv64.ll | 337 +- llvm/test/CodeGen/RISCV/rvv/vrem-rv32.ll | 583 +- llvm/test/CodeGen/RISCV/rvv/vrem-rv64.ll | 713 +- llvm/test/CodeGen/RISCV/rvv/vrem-sdnode-rv32.ll | 440 +- llvm/test/CodeGen/RISCV/rvv/vrem-sdnode-rv64.ll | 419 +- llvm/test/CodeGen/RISCV/rvv/vremu-rv32.ll | 583 +- llvm/test/CodeGen/RISCV/rvv/vremu-rv64.ll | 713 +- llvm/test/CodeGen/RISCV/rvv/vremu-sdnode-rv32.ll | 399 +- llvm/test/CodeGen/RISCV/rvv/vremu-sdnode-rv64.ll | 365 +- llvm/test/CodeGen/RISCV/rvv/vrgather-rv32.ll | 1883 +- llvm/test/CodeGen/RISCV/rvv/vrgather-rv64.ll | 1973 +- llvm/test/CodeGen/RISCV/rvv/vrgatherei16-rv32.ll | 1272 + llvm/test/CodeGen/RISCV/rvv/vrgatherei16-rv64.ll | 1364 + llvm/test/CodeGen/RISCV/rvv/vrsub-rv32.ll | 577 +- llvm/test/CodeGen/RISCV/rvv/vrsub-rv64.ll | 705 +- llvm/test/CodeGen/RISCV/rvv/vrsub-sdnode-rv32.ll | 102 +- llvm/test/CodeGen/RISCV/rvv/vrsub-sdnode-rv64.ll | 88 +- llvm/test/CodeGen/RISCV/rvv/vsadd-rv32.ll | 871 +- llvm/test/CodeGen/RISCV/rvv/vsadd-rv64.ll | 1065 +- llvm/test/CodeGen/RISCV/rvv/vsaddu-rv32.ll | 871 +- llvm/test/CodeGen/RISCV/rvv/vsaddu-rv64.ll | 1065 +- llvm/test/CodeGen/RISCV/rvv/vsbc-rv32.ll | 289 +- llvm/test/CodeGen/RISCV/rvv/vsbc-rv64.ll | 353 +- llvm/test/CodeGen/RISCV/rvv/vse-rv32.ll | 465 +- llvm/test/CodeGen/RISCV/rvv/vse-rv64.ll | 593 +- llvm/test/CodeGen/RISCV/rvv/vselect-fp-rv32.ll | 376 + llvm/test/CodeGen/RISCV/rvv/vselect-fp-rv64.ll | 376 + llvm/test/CodeGen/RISCV/rvv/vselect-int-rv32.ll | 779 + llvm/test/CodeGen/RISCV/rvv/vselect-int-rv64.ll | 751 + llvm/test/CodeGen/RISCV/rvv/vsext-rv32.ll | 108 +- llvm/test/CodeGen/RISCV/rvv/vsext-rv64.ll | 192 +- llvm/test/CodeGen/RISCV/rvv/vshl-sdnode-rv32.ll | 370 +- llvm/test/CodeGen/RISCV/rvv/vshl-sdnode-rv64.ll | 356 +- llvm/test/CodeGen/RISCV/rvv/vslide1down-rv32.ll | 84 +- llvm/test/CodeGen/RISCV/rvv/vslide1down-rv64.ll | 104 +- llvm/test/CodeGen/RISCV/rvv/vslide1up-rv32.ll | 4 +- llvm/test/CodeGen/RISCV/rvv/vslide1up-rv64.ll | 148 +- llvm/test/CodeGen/RISCV/rvv/vslidedown-rv32.ll | 1008 +- llvm/test/CodeGen/RISCV/rvv/vslidedown-rv64.ll | 961 +- llvm/test/CodeGen/RISCV/rvv/vslideup-rv32.ll | 1008 +- llvm/test/CodeGen/RISCV/rvv/vslideup-rv64.ll | 961 +- llvm/test/CodeGen/RISCV/rvv/vsll-rv32.ll | 871 +- llvm/test/CodeGen/RISCV/rvv/vsll-rv64.ll | 1065 +- llvm/test/CodeGen/RISCV/rvv/vsmul-rv32.ll | 583 +- llvm/test/CodeGen/RISCV/rvv/vsmul-rv64.ll | 713 +- llvm/test/CodeGen/RISCV/rvv/vsoxei-rv32.ll | 4326 + llvm/test/CodeGen/RISCV/rvv/vsoxei-rv64.ll | 6166 + llvm/test/CodeGen/RISCV/rvv/vsoxseg-rv32.ll | 79924 +++ llvm/test/CodeGen/RISCV/rvv/vsoxseg-rv64.ll | 105800 ++++ llvm/test/CodeGen/RISCV/rvv/vsplats-fp.ll | 109 + llvm/test/CodeGen/RISCV/rvv/vsplats-i1.ll | 113 + llvm/test/CodeGen/RISCV/rvv/vsplats-i64.ll | 66 +- llvm/test/CodeGen/RISCV/rvv/vsra-rv32.ll | 871 +- llvm/test/CodeGen/RISCV/rvv/vsra-rv64.ll | 1065 +- llvm/test/CodeGen/RISCV/rvv/vsra-sdnode-rv32.ll | 426 +- llvm/test/CodeGen/RISCV/rvv/vsra-sdnode-rv64.ll | 412 +- llvm/test/CodeGen/RISCV/rvv/vsrl-rv32.ll | 871 +- llvm/test/CodeGen/RISCV/rvv/vsrl-rv64.ll | 1065 +- llvm/test/CodeGen/RISCV/rvv/vsrl-sdnode-rv32.ll | 370 +- llvm/test/CodeGen/RISCV/rvv/vsrl-sdnode-rv64.ll | 356 +- llvm/test/CodeGen/RISCV/rvv/vsse-rv32.ll | 465 +- llvm/test/CodeGen/RISCV/rvv/vsse-rv64.ll | 593 +- llvm/test/CodeGen/RISCV/rvv/vsseg-rv32.ll | 4410 + llvm/test/CodeGen/RISCV/rvv/vsseg-rv64.ll | 4777 + llvm/test/CodeGen/RISCV/rvv/vssra-rv32.ll | 871 +- llvm/test/CodeGen/RISCV/rvv/vssra-rv64.ll | 1065 +- llvm/test/CodeGen/RISCV/rvv/vssrl-rv32.ll | 871 +- llvm/test/CodeGen/RISCV/rvv/vssrl-rv64.ll | 1065 +- llvm/test/CodeGen/RISCV/rvv/vssseg-rv32.ll | 4410 + llvm/test/CodeGen/RISCV/rvv/vssseg-rv64.ll | 4777 + llvm/test/CodeGen/RISCV/rvv/vssub-rv32.ll | 583 +- llvm/test/CodeGen/RISCV/rvv/vssub-rv64.ll | 713 +- llvm/test/CodeGen/RISCV/rvv/vssubu-rv32.ll | 583 +- llvm/test/CodeGen/RISCV/rvv/vssubu-rv64.ll | 713 +- llvm/test/CodeGen/RISCV/rvv/vsub-rv32.ll | 583 +- llvm/test/CodeGen/RISCV/rvv/vsub-rv64.ll | 713 +- llvm/test/CodeGen/RISCV/rvv/vsub-sdnode-rv32.ll | 158 +- llvm/test/CodeGen/RISCV/rvv/vsub-sdnode-rv64.ll | 144 +- llvm/test/CodeGen/RISCV/rvv/vsuxe-rv32.ll | 3445 - llvm/test/CodeGen/RISCV/rvv/vsuxe-rv64.ll | 5629 - llvm/test/CodeGen/RISCV/rvv/vsuxei-rv32.ll | 4326 + llvm/test/CodeGen/RISCV/rvv/vsuxei-rv64.ll | 6166 + llvm/test/CodeGen/RISCV/rvv/vsuxseg-rv32.ll | 79924 +++ llvm/test/CodeGen/RISCV/rvv/vsuxseg-rv64.ll | 105800 ++++ llvm/test/CodeGen/RISCV/rvv/vsxe-rv32.ll | 3445 - llvm/test/CodeGen/RISCV/rvv/vsxe-rv64.ll | 5629 - llvm/test/CodeGen/RISCV/rvv/vtruncs-sdnode-rv32.ll | 321 + llvm/test/CodeGen/RISCV/rvv/vtruncs-sdnode-rv64.ll | 321 + llvm/test/CodeGen/RISCV/rvv/vwadd-rv32.ll | 375 +- llvm/test/CodeGen/RISCV/rvv/vwadd-rv64.ll | 511 +- llvm/test/CodeGen/RISCV/rvv/vwadd.w-rv32.ll | 379 +- llvm/test/CodeGen/RISCV/rvv/vwadd.w-rv64.ll | 517 +- llvm/test/CodeGen/RISCV/rvv/vwaddu-rv32.ll | 375 +- llvm/test/CodeGen/RISCV/rvv/vwaddu-rv64.ll | 511 +- llvm/test/CodeGen/RISCV/rvv/vwaddu.w-rv32.ll | 379 +- llvm/test/CodeGen/RISCV/rvv/vwaddu.w-rv64.ll | 517 +- llvm/test/CodeGen/RISCV/rvv/vwmacc-rv32.ll | 124 +- llvm/test/CodeGen/RISCV/rvv/vwmacc-rv64.ll | 174 +- llvm/test/CodeGen/RISCV/rvv/vwmaccsu-rv32.ll | 124 +- llvm/test/CodeGen/RISCV/rvv/vwmaccsu-rv64.ll | 174 +- llvm/test/CodeGen/RISCV/rvv/vwmaccu-rv32.ll | 124 +- llvm/test/CodeGen/RISCV/rvv/vwmaccu-rv64.ll | 174 +- llvm/test/CodeGen/RISCV/rvv/vwmaccus-rv32.ll | 60 +- llvm/test/CodeGen/RISCV/rvv/vwmaccus-rv64.ll | 84 +- llvm/test/CodeGen/RISCV/rvv/vwmul-rv32.ll | 375 +- llvm/test/CodeGen/RISCV/rvv/vwmul-rv64.ll | 511 +- llvm/test/CodeGen/RISCV/rvv/vwmulsu-rv32.ll | 375 +- llvm/test/CodeGen/RISCV/rvv/vwmulsu-rv64.ll | 511 +- llvm/test/CodeGen/RISCV/rvv/vwmulu-rv32.ll | 375 +- llvm/test/CodeGen/RISCV/rvv/vwmulu-rv64.ll | 511 +- llvm/test/CodeGen/RISCV/rvv/vwredsum-rv32.ll | 209 +- llvm/test/CodeGen/RISCV/rvv/vwredsum-rv64.ll | 289 +- llvm/test/CodeGen/RISCV/rvv/vwredsumu-rv32.ll | 209 +- llvm/test/CodeGen/RISCV/rvv/vwredsumu-rv64.ll | 289 +- llvm/test/CodeGen/RISCV/rvv/vwsub-rv32.ll | 375 +- llvm/test/CodeGen/RISCV/rvv/vwsub-rv64.ll | 511 +- llvm/test/CodeGen/RISCV/rvv/vwsub.w-rv32.ll | 379 +- llvm/test/CodeGen/RISCV/rvv/vwsub.w-rv64.ll | 517 +- llvm/test/CodeGen/RISCV/rvv/vwsubu-rv32.ll | 375 +- llvm/test/CodeGen/RISCV/rvv/vwsubu-rv64.ll | 511 +- llvm/test/CodeGen/RISCV/rvv/vwsubu.w-rv32.ll | 379 +- llvm/test/CodeGen/RISCV/rvv/vwsubu.w-rv64.ll | 517 +- llvm/test/CodeGen/RISCV/rvv/vxor-rv32.ll | 871 +- llvm/test/CodeGen/RISCV/rvv/vxor-rv64.ll | 1065 +- llvm/test/CodeGen/RISCV/rvv/vxor-sdnode-rv32.ll | 246 +- llvm/test/CodeGen/RISCV/rvv/vxor-sdnode-rv64.ll | 232 +- llvm/test/CodeGen/RISCV/rvv/vzext-rv32.ll | 108 +- llvm/test/CodeGen/RISCV/rvv/vzext-rv64.ll | 192 +- llvm/test/CodeGen/RISCV/scalable-vector-struct.ll | 25 + llvm/test/CodeGen/RISCV/select-and.ll | 54 +- llvm/test/CodeGen/RISCV/select-bare.ll | 45 + llvm/test/CodeGen/RISCV/select-cc.ll | 36 + llvm/test/CodeGen/RISCV/select-const.ll | 138 + .../test/CodeGen/RISCV/select-optimize-multiple.ll | 189 + .../CodeGen/RISCV/select-optimize-multiple.mir | 90 + llvm/test/CodeGen/RISCV/select-or.ll | 54 +- llvm/test/CodeGen/RISCV/setcc-logic.ll | 15 +- llvm/test/CodeGen/RISCV/sext-zext-trunc.ll | 6 +- llvm/test/CodeGen/RISCV/srem-lkk.ll | 22 +- llvm/test/CodeGen/RISCV/srem-vector-lkk.ll | 98 +- ...tack-realignment-with-variable-sized-objects.ll | 53 +- llvm/test/CodeGen/RISCV/stack-realignment.ll | 366 +- llvm/test/CodeGen/RISCV/vararg.ll | 40 +- llvm/test/CodeGen/RISCV/vfrece7-rv32.ll | 602 + llvm/test/CodeGen/RISCV/vfrece7-rv64.ll | 602 + llvm/test/CodeGen/RISCV/vfrsqrte7-rv32.ll | 602 + llvm/test/CodeGen/RISCV/vfrsqrte7-rv64.ll | 602 + llvm/test/CodeGen/SPARC/fp128-split.ll | 55 + llvm/test/CodeGen/SystemZ/misched-cutoff.ll | 51 + llvm/test/CodeGen/Thumb/emergency-spill-slot.ll | 4 +- .../CodeGen/Thumb2/LowOverheadLoops/constbound.ll | 210 + .../Thumb2/LowOverheadLoops/fast-fp-loops.ll | 58 +- .../Thumb2/LowOverheadLoops/mve-float-loops.ll | 153 +- .../Thumb2/LowOverheadLoops/mve-tail-data-types.ll | 292 +- .../Thumb2/LowOverheadLoops/tp-multiple-vpst.ll | 44 +- llvm/test/CodeGen/Thumb2/aligned-nonfallthrough.ll | 91 + llvm/test/CodeGen/Thumb2/block-placement.mir | 443 + llvm/test/CodeGen/Thumb2/mve-blockplacement.ll | 713 + llvm/test/CodeGen/Thumb2/mve-float16regloops.ll | 245 +- llvm/test/CodeGen/Thumb2/mve-float32regloops.ll | 66 +- llvm/test/CodeGen/Thumb2/mve-postinc-lsr.ll | 222 +- llvm/test/CodeGen/Thumb2/mve-pred-ext.ll | 12 +- llvm/test/CodeGen/Thumb2/mve-pred-vselect.ll | 497 + llvm/test/CodeGen/Thumb2/mve-satmul-loops.ll | 2 - llvm/test/CodeGen/Thumb2/mve-shuffle.ll | 6 +- llvm/test/CodeGen/Thumb2/mve-shuffleext.ll | 267 + llvm/test/CodeGen/Thumb2/mve-vaddqr.ll | 20 +- llvm/test/CodeGen/Thumb2/mve-vcmpfr.ll | 4858 +- llvm/test/CodeGen/Thumb2/mve-vcvt.ll | 51 + llvm/test/CodeGen/Thumb2/mve-vdup.ll | 25 +- llvm/test/CodeGen/Thumb2/mve-vecreduce-fadd.ll | 168 +- llvm/test/CodeGen/Thumb2/mve-vecreduce-fminmax.ll | 552 +- llvm/test/CodeGen/Thumb2/mve-vecreduce-fmul.ll | 176 +- llvm/test/CodeGen/Thumb2/mve-vld2.ll | 109 +- llvm/test/CodeGen/Thumb2/mve-vld4.ll | 166 +- llvm/test/CodeGen/Thumb2/mve-vmovnstore.ll | 52 + llvm/test/CodeGen/Thumb2/mve-vmulh.ll | 8 +- llvm/test/CodeGen/Thumb2/mve-vmull-loop.ll | 41 +- llvm/test/CodeGen/Thumb2/mve-vqdmulh.ll | 81 +- llvm/test/CodeGen/Thumb2/mve-vst2.ll | 154 +- llvm/test/CodeGen/Thumb2/mve-vst4.ll | 178 +- llvm/test/CodeGen/VE/VELIntrinsics/extract.ll | 33 + llvm/test/CodeGen/VE/VELIntrinsics/insert.ll | 32 + llvm/test/CodeGen/VE/VELIntrinsics/pack.ll | 41 + llvm/test/CodeGen/VE/VELIntrinsics/svob.ll | 19 + llvm/test/CodeGen/VE/VELIntrinsics/vand.ll | 4 +- llvm/test/CodeGen/VE/VELIntrinsics/vld.ll | 130 +- llvm/test/CodeGen/VE/VELIntrinsics/vmrg.ll | 35 + llvm/test/CodeGen/VE/VELIntrinsics/vmv.ll | 91 +- .../VE/Vector/expand_single_elem_build_vec.ll | 13 + llvm/test/CodeGen/VE/Vector/extract_elt.ll | 192 + llvm/test/CodeGen/VE/Vector/insert_elt.ll | 209 + llvm/test/CodeGen/VE/Vector/vp_add.ll | 33 +- llvm/test/CodeGen/VE/Vector/vp_and.ll | 32 +- llvm/test/CodeGen/WebAssembly/cfg-stackify-eh.ll | 264 +- llvm/test/CodeGen/WebAssembly/comparisons-f32.ll | 28 +- llvm/test/CodeGen/WebAssembly/comparisons-f64.ll | 28 +- llvm/test/CodeGen/WebAssembly/dbgvalue.ll | 2 +- llvm/test/CodeGen/WebAssembly/eh-labels.mir | 47 - llvm/test/CodeGen/WebAssembly/eh-lsda.ll | 1 + llvm/test/CodeGen/WebAssembly/exception.ll | 102 +- llvm/test/CodeGen/WebAssembly/exception.mir | 73 + llvm/test/CodeGen/WebAssembly/reg-argument.mir | 19 +- llvm/test/CodeGen/WebAssembly/reg-copy.mir | 19 +- llvm/test/CodeGen/WebAssembly/simd-comparisons.ll | 68 +- llvm/test/CodeGen/WebAssembly/simd-intrinsics.ll | 60 + llvm/test/CodeGen/WebAssembly/wasmehprepare.ll | 20 +- llvm/test/CodeGen/X86/AMX/amx-across-func.ll | 20 +- llvm/test/CodeGen/X86/AMX/amx-config.ll | 6 +- llvm/test/CodeGen/X86/AMX/amx-intrinsic-chain.ll | 2 +- llvm/test/CodeGen/X86/AMX/amx-spill-merge.ll | 204 + llvm/test/CodeGen/X86/AMX/amx-spill.ll | 8 +- llvm/test/CodeGen/X86/AMX/amx-type.ll | 4 +- llvm/test/CodeGen/X86/atomic-unordered.ll | 21 +- llvm/test/CodeGen/X86/atomic64.ll | 4 +- llvm/test/CodeGen/X86/avg.ll | 2 +- llvm/test/CodeGen/X86/avoid-sfb-offset.mir | 6 +- llvm/test/CodeGen/X86/avx-splat.ll | 2 +- llvm/test/CodeGen/X86/avx-vperm2x128.ll | 1 - llvm/test/CodeGen/X86/avx512-mask-op.ll | 66 +- llvm/test/CodeGen/X86/avx512-mask-zext-bugfix.ll | 2 +- llvm/test/CodeGen/X86/avx512-regcall-Mask.ll | 72 +- llvm/test/CodeGen/X86/avx512-regcall-NoMask.ll | 224 +- .../CodeGen/X86/avx512-shuffles/partial_permute.ll | 10 +- llvm/test/CodeGen/X86/avx512-trunc.ll | 20 +- llvm/test/CodeGen/X86/bmi-intrinsics-fast-isel.ll | 4 +- llvm/test/CodeGen/X86/bug47278.mir | 8 +- llvm/test/CodeGen/X86/call-rv-marker.ll | 175 + llvm/test/CodeGen/X86/cmp-concat.ll | 54 +- llvm/test/CodeGen/X86/combine-sra.ll | 7 +- llvm/test/CodeGen/X86/combine-umin.ll | 31 +- llvm/test/CodeGen/X86/crash-O0.ll | 13 +- llvm/test/CodeGen/X86/critical-anti-dep-breaker.ll | 37 +- llvm/test/CodeGen/X86/dynamic-regmask.ll | 8 +- llvm/test/CodeGen/X86/extract-concat.ll | 11 +- llvm/test/CodeGen/X86/fast-isel-call-cleanup.ll | 2 +- llvm/test/CodeGen/X86/fast-isel-constant.ll | 24 - llvm/test/CodeGen/X86/fast-isel-mem.ll | 16 +- llvm/test/CodeGen/X86/fast-isel-prolog-dbgloc.ll | 74 + llvm/test/CodeGen/X86/fast-isel-select.ll | 8 +- llvm/test/CodeGen/X86/fptosi-sat-scalar.ll | 499 +- llvm/test/CodeGen/X86/fptoui-sat-scalar.ll | 445 +- llvm/test/CodeGen/X86/haddsub-2.ll | 46 +- llvm/test/CodeGen/X86/haddsub-3.ll | 56 + llvm/test/CodeGen/X86/haddsub-4.ll | 62 +- llvm/test/CodeGen/X86/haddsub-shuf.ll | 92 +- llvm/test/CodeGen/X86/haddsub-undef.ll | 115 +- llvm/test/CodeGen/X86/horizontal-shuffle-2.ll | 187 + llvm/test/CodeGen/X86/horizontal-shuffle-3.ll | 114 + llvm/test/CodeGen/X86/horizontal-sum.ll | 1280 + llvm/test/CodeGen/X86/innermost-loop-alignment.ll | 59 + llvm/test/CodeGen/X86/inreg.ll | 4 +- llvm/test/CodeGen/X86/ipra-reg-usage.ll | 2 +- llvm/test/CodeGen/X86/known-bits-vector.ll | 12 +- llvm/test/CodeGen/X86/known-signbits-vector.ll | 20 +- llvm/test/CodeGen/X86/lvi-hardening-loads.ll | 2 +- llvm/test/CodeGen/X86/lzcnt-cmp.ll | 247 + llvm/test/CodeGen/X86/masked_store_trunc.ll | 5 +- llvm/test/CodeGen/X86/membarrier.ll | 2 +- llvm/test/CodeGen/X86/memcpy-inline-fsrm.ll | 1 + llvm/test/CodeGen/X86/min-legal-vector-width.ll | 28 +- llvm/test/CodeGen/X86/movmsk-cmp.ll | 595 +- llvm/test/CodeGen/X86/non-value-mem-operand.mir | 6 +- llvm/test/CodeGen/X86/pmul.ll | 3 +- llvm/test/CodeGen/X86/pr32241.ll | 10 +- llvm/test/CodeGen/X86/pr32256.ll | 4 +- llvm/test/CodeGen/X86/pr32284.ll | 16 +- llvm/test/CodeGen/X86/pr32340.ll | 52 +- llvm/test/CodeGen/X86/pr32345.ll | 8 +- llvm/test/CodeGen/X86/pr32484.ll | 2 +- llvm/test/CodeGen/X86/pr44749.ll | 2 - llvm/test/CodeGen/X86/pr48727.ll | 51 + llvm/test/CodeGen/X86/psubus.ll | 510 +- llvm/test/CodeGen/X86/sdiv_fix_sat.ll | 534 +- llvm/test/CodeGen/X86/select-ext.ll | 21 + llvm/test/CodeGen/X86/select-prof-codegen.ll | 6 +- llvm/test/CodeGen/X86/sink-local-value.ll | 2 +- llvm/test/CodeGen/X86/sqrt-fastmath-mir.ll | 36 +- llvm/test/CodeGen/X86/sqrt-fastmath.ll | 8 +- llvm/test/CodeGen/X86/sse-intrinsics-fast-isel.ll | 16 +- llvm/test/CodeGen/X86/statepoint-fixup-call.mir | 4 +- .../CodeGen/X86/statepoint-fixup-copy-prop-neg.mir | 6 +- llvm/test/CodeGen/X86/statepoint-fixup-undef.mir | 234 + llvm/test/CodeGen/X86/udiv_fix_sat.ll | 156 +- llvm/test/CodeGen/X86/uint_to_fp-3.ll | 49 + llvm/test/CodeGen/X86/var-permute-256.ll | 12 +- llvm/test/CodeGen/X86/vec-strict-inttofp-256.ll | 17 +- .../X86/vector-constrained-fp-intrinsics.ll | 766 +- llvm/test/CodeGen/X86/vector-pack-128.ll | 4 +- llvm/test/CodeGen/X86/vector-pack-256.ll | 66 +- llvm/test/CodeGen/X86/vector-reduce-and-bool.ll | 5 +- llvm/test/CodeGen/X86/vector-reduce-fmax-nnan.ll | 33 +- llvm/test/CodeGen/X86/vector-reduce-fmax.ll | 12 +- llvm/test/CodeGen/X86/vector-reduce-fmin-nnan.ll | 24 +- llvm/test/CodeGen/X86/vector-reduce-fmin.ll | 21 +- llvm/test/CodeGen/X86/vector-reduce-or-bool.ll | 5 +- llvm/test/CodeGen/X86/vector-reduce-xor-bool.ll | 5 +- llvm/test/CodeGen/X86/vector-shuffle-128-v16.ll | 54 + llvm/test/CodeGen/X86/vector-shuffle-256-v16.ll | 16 +- llvm/test/CodeGen/X86/vector-shuffle-256-v4.ll | 16 +- llvm/test/CodeGen/X86/vector-shuffle-256-v8.ll | 40 +- .../X86/vector-shuffle-combining-avx512bwvl.ll | 13 +- llvm/test/CodeGen/X86/vector-shuffle-combining.ll | 1 - llvm/test/CodeGen/X86/vector-trunc.ll | 218 +- llvm/test/CodeGen/X86/volatile.ll | 38 +- llvm/test/CodeGen/X86/win64_regcall.ll | 12 + llvm/test/CodeGen/X86/xray-custom-log.ll | 80 +- llvm/test/CodeGen/X86/xray-typed-event-log.ll | 45 - llvm/test/DebugInfo/COFF/lines-bb-start.ll | 1 - .../call-site-info-update-delay-slot-filler.mir | 83 + llvm/test/DebugInfo/Mips/delay-slot.ll | 3 +- llvm/test/DebugInfo/X86/LLVM_implicit_pointer.ll | 87 + llvm/test/DebugInfo/X86/fission-ranges.ll | 24 +- llvm/test/DebugInfo/X86/prologue-stack.ll | 2 +- llvm/test/DebugInfo/X86/ranges_always.ll | 2 +- .../DebugInfo/llvm-symbolizer-bbsections-test.s | 595 + .../JITLink/X86/ELF_ehframe_basic.s | 119 + .../JITLink/X86/ELF_skip_debug_sections.s | 241 + .../JITLink/X86/ELF_weak_definitions.s | 52 + .../JITLink/X86/Inputs/ELF_weak_defs_extra.s | 24 + llvm/test/Feature/OperandBundles/early-cse.ll | 4 +- llvm/test/FileCheck/lit.local.cfg | 9 + llvm/test/FileCheck/numeric-expression.txt | 10 +- .../AddressSanitizer/global_metadata_array.ll | 12 +- .../Instrumentation/HWAddressSanitizer/basic.ll | 8 +- .../Instrumentation/HWAddressSanitizer/prologue.ll | 2 +- .../Instrumentation/MemorySanitizer/array_types.ll | 4 +- .../Instrumentation/MemorySanitizer/check-array.ll | 2 +- .../MemorySanitizer/check-struct.ll | 2 +- .../test/Instrumentation/MemorySanitizer/freeze.ll | 2 +- .../MemorySanitizer/msan_asm_conservative.ll | 4 +- .../Instrumentation/MemorySanitizer/msan_eager.ll | 2 +- .../MemorySanitizer/msan_x86_bts_asm.ll | 4 +- .../test/Instrumentation/MemorySanitizer/reduce.ll | 2 +- llvm/test/LTO/X86/objc-arc-contract.ll | 13 + llvm/test/LTO/X86/tli-nobuiltin.ll | 56 + llvm/test/Linker/Inputs/appending-global.ll | 1 + llvm/test/Linker/appending-global-crash.ll | 10 + llvm/test/Linker/appending-global-err1.ll | 9 + llvm/test/Linker/appending-global-err2.ll | 9 + llvm/test/Linker/appending-global-err3.ll | 9 + llvm/test/Linker/appending-global-err4.ll | 9 + llvm/test/Linker/appending-global-err5.ll | 9 + llvm/test/Linker/appending-global-proto.ll | 11 + llvm/test/MC/AArch64/adrp-relocation.s | 2 +- llvm/test/MC/AArch64/arm32-elf-relocs.s | 7 +- llvm/test/MC/AArch64/arm64-elf-reloc-condbr.s | 3 +- llvm/test/MC/AArch64/arm64-elf-relocs.s | 12 +- llvm/test/MC/AArch64/arm64-ilp32.s | 8 +- llvm/test/MC/AArch64/armv8.3a-pauth.s | 6 + llvm/test/MC/AArch64/armv8.4a-flag.s | 18 +- llvm/test/MC/AArch64/armv8.4a-flagm.s | 6 + llvm/test/MC/AArch64/armv8.7a-ls64.s | 4 +- llvm/test/MC/AArch64/armv8.7a-xs.s | 6 +- .../MC/AArch64/directive-arch_extension-negative.s | 9 +- llvm/test/MC/AArch64/directive-arch_extension.s | 8 + llvm/test/MC/AArch64/elf-reloc-ldrlit.s | 3 +- llvm/test/MC/AArch64/elf-reloc-tstb.s | 3 +- llvm/test/MC/AArch64/elf-reloc-uncondbrimm.s | 3 +- llvm/test/MC/AArch64/ilp32-diagnostics.s | 2 +- llvm/test/MC/AMDGPU/add-sub-no-carry.s | 6 +- llvm/test/MC/AMDGPU/buf-fmt-d16-packed.s | 6 +- llvm/test/MC/AMDGPU/buf-fmt-d16-unpacked.s | 6 +- llvm/test/MC/AMDGPU/ds-gfx9.s | 4 +- llvm/test/MC/AMDGPU/ds.s | 12 +- llvm/test/MC/AMDGPU/flat-gfx10.s | 4 +- llvm/test/MC/AMDGPU/flat-global.s | 10 +- llvm/test/MC/AMDGPU/flat-scratch-instructions.s | 10 +- llvm/test/MC/AMDGPU/gfx10_asm_dpp16.s | 4 +- llvm/test/MC/AMDGPU/gfx10_asm_dpp8.s | 4 +- llvm/test/MC/AMDGPU/gfx10_asm_ds.s | 4 +- llvm/test/MC/AMDGPU/gfx10_asm_flat.s | 4 +- llvm/test/MC/AMDGPU/gfx10_asm_mubuf.s | 4 +- llvm/test/MC/AMDGPU/gfx10_asm_smem.s | 4 +- llvm/test/MC/AMDGPU/gfx10_asm_sop.s | 4 +- llvm/test/MC/AMDGPU/gfx10_asm_vop1.s | 8 +- llvm/test/MC/AMDGPU/gfx10_asm_vop2.s | 4 +- llvm/test/MC/AMDGPU/gfx10_asm_vopc.s | 8 +- llvm/test/MC/AMDGPU/gfx10_asm_vopc_e64.s | 8 +- llvm/test/MC/AMDGPU/gfx10_asm_vopc_sdwa.s | 8 +- llvm/test/MC/AMDGPU/gfx10_asm_vopcx.s | 4 +- llvm/test/MC/AMDGPU/gfx10_err_pos.s | 131 +- llvm/test/MC/AMDGPU/hsa-metadata-kernel-args-v3.s | 6 +- llvm/test/MC/AMDGPU/hsa-metadata-kernel-args.s | 6 +- llvm/test/MC/AMDGPU/hsa-metadata-kernel-attrs-v3.s | 6 +- llvm/test/MC/AMDGPU/hsa-metadata-kernel-attrs.s | 6 +- .../MC/AMDGPU/hsa-metadata-kernel-code-props-v3.s | 6 +- .../MC/AMDGPU/hsa-metadata-kernel-code-props.s | 6 +- .../MC/AMDGPU/hsa-metadata-kernel-debug-props.s | 6 +- llvm/test/MC/AMDGPU/hsa-wave-size.s | 6 +- llvm/test/MC/AMDGPU/isa-version-hsa.s | 14 +- llvm/test/MC/AMDGPU/isa-version-pal.s | 14 +- llvm/test/MC/AMDGPU/isa-version-unk.s | 14 +- llvm/test/MC/AMDGPU/literal16.s | 2 +- llvm/test/MC/AMDGPU/literals.s | 22 +- llvm/test/MC/AMDGPU/mtbuf-gfx10.s | 2 +- llvm/test/MC/AMDGPU/mtbuf.s | 6 +- llvm/test/MC/AMDGPU/mubuf-gfx9.s | 4 +- llvm/test/MC/AMDGPU/mubuf.s | 12 +- llvm/test/MC/AMDGPU/out-of-range-registers.s | 4 +- llvm/test/MC/AMDGPU/reg-syntax-extra.s | 16 +- llvm/test/MC/AMDGPU/regression/bug28165.s | 8 +- llvm/test/MC/AMDGPU/regression/bug28168.s | 4 +- llvm/test/MC/AMDGPU/regression/bug28413.s | 8 +- llvm/test/MC/AMDGPU/regression/bug28538.s | 10 +- llvm/test/MC/AMDGPU/smem.s | 28 +- llvm/test/MC/AMDGPU/smrd.s | 6 +- llvm/test/MC/AMDGPU/sop1-err.s | 4 +- llvm/test/MC/AMDGPU/sop1.s | 16 +- llvm/test/MC/AMDGPU/sop2.s | 16 +- llvm/test/MC/AMDGPU/sopc.s | 4 +- llvm/test/MC/AMDGPU/sopk-err.s | 6 +- llvm/test/MC/AMDGPU/sopk.s | 14 +- llvm/test/MC/AMDGPU/sopp-err.s | 8 +- llvm/test/MC/AMDGPU/sopp.s | 4 +- llvm/test/MC/AMDGPU/vintrp-err.s | 4 +- llvm/test/MC/AMDGPU/vintrp.s | 4 +- llvm/test/MC/AMDGPU/vop1.s | 12 +- llvm/test/MC/AMDGPU/vop3-convert.s | 8 +- llvm/test/MC/AMDGPU/vop3-gfx9.s | 12 +- llvm/test/MC/AMDGPU/vop_dpp.s | 10 +- llvm/test/MC/AMDGPU/vop_dpp_expr.s | 4 +- llvm/test/MC/AMDGPU/vop_sdwa.s | 12 +- llvm/test/MC/AMDGPU/xdl-insts-err.s | 4 +- llvm/test/MC/ARM/ldr-pseudo-cond-darwin.s | 4 +- llvm/test/MC/ARM/ldr-pseudo-cond.s | 4 +- llvm/test/MC/ARM/lsl-zero-errors.s | 6 +- llvm/test/MC/ARM/lsl-zero.s | 6 +- llvm/test/MC/ARM/mve-fp-registers.s | 22 +- llvm/test/MC/ARM/thumbv8m.s | 12 +- .../AArch64/armv8.3a-signed-pointer.txt | 2 + llvm/test/MC/Disassembler/AMDGPU/gfx10_mimg.txt | 96 + llvm/test/MC/Disassembler/AMDGPU/gfx8_dasm_all.txt | 32 +- llvm/test/MC/Disassembler/AMDGPU/gfx9_dasm_all.txt | 22 +- llvm/test/MC/Disassembler/AMDGPU/mimg_vi.txt | 26 +- .../MC/Disassembler/PowerPC/ppc64-encoding-ext.txt | 11 +- llvm/test/MC/Disassembler/WebAssembly/wasm.txt | 4 - llvm/test/MC/Disassembler/X86/x86-32.txt | 9 + llvm/test/MC/Disassembler/X86/x86-64.txt | 12 + llvm/test/MC/PowerPC/modern-aix-as.s | 25 + llvm/test/MC/RISCV/attribute-arch.s | 48 + llvm/test/MC/RISCV/compress-rv32i.s | 6 +- llvm/test/MC/RISCV/option-rvc.s | 4 +- llvm/test/MC/RISCV/rv32b-aliases-valid.s | 6 +- llvm/test/MC/RISCV/rv32c-only-valid.s | 10 +- llvm/test/MC/RISCV/rv32zba-invalid.s | 13 + llvm/test/MC/RISCV/rv32zba-valid.s | 23 + llvm/test/MC/RISCV/rv32zbb-invalid.s | 19 +- llvm/test/MC/RISCV/rv32zbb-valid.s | 37 +- llvm/test/MC/RISCV/rv32zbbp-invalid.s | 10 +- llvm/test/MC/RISCV/rv32zbbp-valid.s | 9 - llvm/test/MC/RISCV/rv32zbe-invalid.s | 6 +- llvm/test/MC/RISCV/rv32zbe-valid.s | 8 +- llvm/test/MC/RISCV/rv32zbf-invalid.s | 1 + llvm/test/MC/RISCV/rv32zbp-invalid.s | 39 + llvm/test/MC/RISCV/rv32zbp-valid.s | 55 +- llvm/test/MC/RISCV/rv32zbproposedc-invalid.s | 3 +- llvm/test/MC/RISCV/rv32zbr-invalid.s | 2 + llvm/test/MC/RISCV/rv32zbs-invalid.s | 39 +- llvm/test/MC/RISCV/rv32zbs-valid.s | 32 +- llvm/test/MC/RISCV/rv32zbt-invalid.s | 3 + llvm/test/MC/RISCV/rv32zfh-valid.s | 4 +- llvm/test/MC/RISCV/rv64b-aliases-valid.s | 8 +- llvm/test/MC/RISCV/rv64zba-invalid.s | 15 + llvm/test/MC/RISCV/rv64zba-valid.s | 38 + llvm/test/MC/RISCV/rv64zbb-invalid.s | 34 +- llvm/test/MC/RISCV/rv64zbb-valid.s | 74 +- llvm/test/MC/RISCV/rv64zbbp-valid.s | 27 +- llvm/test/MC/RISCV/rv64zbc-invalid.s | 8 - llvm/test/MC/RISCV/rv64zbc-valid.s | 18 +- llvm/test/MC/RISCV/rv64zbe-invalid.s | 4 +- llvm/test/MC/RISCV/rv64zbe-valid.s | 14 +- llvm/test/MC/RISCV/rv64zbf-valid.s | 3 + llvm/test/MC/RISCV/rv64zbp-invalid.s | 16 + llvm/test/MC/RISCV/rv64zbp-valid.s | 100 +- llvm/test/MC/RISCV/rv64zbproposedc-valid.s | 6 + llvm/test/MC/RISCV/rv64zbr-valid.s | 18 + llvm/test/MC/RISCV/rv64zbs-invalid.s | 26 +- llvm/test/MC/RISCV/rv64zbs-valid.s | 52 +- llvm/test/MC/RISCV/rv64zbt-valid.s | 15 + llvm/test/MC/RISCV/rv64zfh-valid.s | 2 +- llvm/test/MC/RISCV/rvv/add.s | 24 + llvm/test/MC/RISCV/rvv/aliases.s | 77 + llvm/test/MC/RISCV/rvv/convert.s | 6 + llvm/test/MC/RISCV/rvv/fothers.s | 39 +- llvm/test/MC/RISCV/rvv/invalid.s | 88 +- llvm/test/MC/RISCV/rvv/load.s | 296 +- llvm/test/MC/RISCV/rvv/others.s | 22 +- llvm/test/MC/RISCV/rvv/shift.s | 6 + llvm/test/MC/RISCV/rvv/snippet.s | 4 +- llvm/test/MC/RISCV/rvv/store.s | 148 +- llvm/test/MC/RISCV/rvv/sub.s | 24 + llvm/test/MC/RISCV/rvv/vsetvl.s | 44 +- llvm/test/MC/RISCV/rvv/zvlsseg.s | 7870 +- llvm/test/MC/WebAssembly/annotations.s | 32 +- llvm/test/MC/WebAssembly/basic-assembly.s | 24 +- llvm/test/MC/WebAssembly/debug-byval-struct.ll | 116 + llvm/test/MC/WebAssembly/debug-info.ll | 24 +- llvm/test/MC/WebAssembly/debug-info64.ll | 24 +- llvm/test/MC/WebAssembly/function-alias.ll | 10 + llvm/test/MC/WebAssembly/global-ctor-dtor.ll | 5 + llvm/test/MC/WebAssembly/objdump.s | 4 +- llvm/test/MC/WebAssembly/reloc-pic.s | 5 + llvm/test/MC/WebAssembly/simd-encodings.s | 18 + llvm/test/MC/WebAssembly/type-index.s | 5 + llvm/test/MC/WebAssembly/weak-alias.s | 5 + llvm/test/MC/X86/SNP-32.s | 9 + llvm/test/MC/X86/SNP-64.s | 33 + llvm/test/MC/X86/addr16-32.s | 23 + llvm/test/MC/X86/align-via-padding-corner.s | 2 +- llvm/test/MC/X86/align-via-padding.s | 2 +- llvm/test/MC/X86/align-via-relaxation.s | 16 +- llvm/test/MC/X86/prefix-padding-32.s | 2 +- llvm/test/MC/X86/prefix-padding-64.s | 2 +- llvm/test/MC/X86/segment-prefix.s | 20 + llvm/test/MC/X86/x86-32-coverage.s | 8 + llvm/test/MC/X86/x86-32.s | 8 + llvm/test/MC/X86/x86-64.s | 8 + llvm/test/MC/X86/x86_long_nop.s | 2 + llvm/test/MachineVerifier/verifier-statepoint.mir | 30 + llvm/test/Object/Inputs/WASM/bad-reloc-type.wasm | Bin 0 -> 70 bytes llvm/test/Object/Inputs/WASM/bad-symbol-type.wasm | Bin 0 -> 70 bytes llvm/test/Object/invalid.test | 3 +- llvm/test/Object/obj2yaml.test | 49 +- llvm/test/Object/wasm-bad-reloc-type.test | 3 + llvm/test/Object/wasm-bad-symbol-type.test | 3 + llvm/test/Other/change-printer.ll | 151 + llvm/test/Other/copy-metadata-of-declaration.ll | 10 + llvm/test/Other/loop-pm-invalidation.ll | 6 +- llvm/test/Other/new-pass-manager.ll | 7 + llvm/test/Other/new-pm-defaults.ll | 19 +- llvm/test/Other/new-pm-lto-defaults.ll | 12 +- llvm/test/Other/new-pm-module-inliner-wrapper.ll | 7 - llvm/test/Other/new-pm-pgo-preinline.ll | 1 + llvm/test/Other/new-pm-pr42726-cgscc.ll | 2 +- llvm/test/Other/new-pm-thinlto-defaults.ll | 19 +- .../Other/new-pm-thinlto-postlink-pgo-defaults.ll | 17 +- .../new-pm-thinlto-postlink-samplepgo-defaults.ll | 15 +- .../Other/new-pm-thinlto-prelink-pgo-defaults.ll | 31 +- .../new-pm-thinlto-prelink-samplepgo-defaults.ll | 15 +- llvm/test/Other/opt-LTO-pipeline.ll | 2 +- llvm/test/Other/opt-bisect-legacy-pass-manager.ll | 2 +- llvm/test/Other/pass-pipeline-parsing.ll | 27 + llvm/test/Other/print-before-after.ll | 4 +- llvm/test/Other/print-slotindexes.ll | 4 +- .../test/Other/scalable-vector-struct-intrinsic.ll | 18 + llvm/test/Other/scalable-vector-struct.ll | 8 - llvm/test/Reduce/lit.local.cfg | 8 + llvm/test/Reduce/remove-global-vars.ll | 9 + llvm/test/TableGen/AsmPredicateCombiningRISCV.td | 1 + llvm/test/TableGen/assert.td | 98 + llvm/test/TableGen/cast-string.td | 59 + llvm/test/TableGen/directive1.td | 8 +- llvm/test/TableGen/directive2.td | 4 +- llvm/test/TableGen/spurious-semi.td | 39 + .../Attributor/ArgumentPromotion/fp80.ll | 57 +- llvm/test/Transforms/Attributor/align.ll | 57 +- llvm/test/Transforms/Attributor/nocapture-1.ll | 38 +- llvm/test/Transforms/Attributor/nocapture-2.ll | 2 +- llvm/test/Transforms/Attributor/nonnull.ll | 49 +- llvm/test/Transforms/Attributor/norecurse.ll | 138 +- llvm/test/Transforms/Attributor/range.ll | 32 +- .../read_write_returned_arguments_scc.ll | 12 +- llvm/test/Transforms/Attributor/readattrs.ll | 8 +- llvm/test/Transforms/BDCE/basic.ll | 2 +- .../CodeGenPrepare/X86/delete-assume-dead-code.ll | 4 +- llvm/test/Transforms/Coroutines/ArgAddr.ll | 2 + .../Coroutines/coro-async-unreachable.ll | 105 + llvm/test/Transforms/Coroutines/coro-async.ll | 1 + .../Transforms/Coroutines/coro-elide-musttail.ll | 112 + .../Coroutines/coro-frame-reuse-alloca-04.ll | 80 + .../Coroutines/coro-frame-reuse-alloca-05.ll | 80 + .../Coroutines/coro-retcon-resume-values.ll | 2 +- .../Coroutines/coro-retcon-resume-values2.ll | 1 + .../Coroutines/coro-retcon-unreachable.ll | 47 + llvm/test/Transforms/Coroutines/coro-retcon.ll | 4 +- .../Transforms/Coroutines/coro-spill-promise.ll | 57 + llvm/test/Transforms/Coroutines/coro-split-00.ll | 2 +- .../Transforms/Coroutines/coro-split-hidden.ll | 2 +- .../Transforms/Coroutines/coro-split-recursive.ll | 36 + llvm/test/Transforms/Coroutines/no-suspend.ll | 2 +- llvm/test/Transforms/DCE/calls-errno.ll | 113 +- .../DeadStoreElimination/MSSA/multiblock-loops.ll | 4 +- .../MSSA/multiblock-memoryphis.ll | 4 +- .../DeadStoreElimination/MSSA/multiblock-simple.ll | 12 +- .../Transforms/DeadStoreElimination/MSSA/simple.ll | 4 +- .../MSSA/stores-of-existing-values.ll | 284 + .../MemDepAnalysis/DeleteThrowableInst.ll | 4 +- .../DeadStoreElimination/MemDepAnalysis/simple.ll | 4 +- .../test/Transforms/EarlyCSE/noalias-scope-decl.ll | 38 + llvm/test/Transforms/FunctionAttrs/atomic.ll | 4 +- .../FunctionAttrs/incompatible_fn_attrs.ll | 2 +- llvm/test/Transforms/FunctionAttrs/nofree.ll | 2 +- llvm/test/Transforms/FunctionAttrs/nonnull.ll | 17 +- llvm/test/Transforms/FunctionAttrs/optnone.ll | 2 +- llvm/test/Transforms/FunctionAttrs/willreturn.ll | 157 + llvm/test/Transforms/FunctionAttrs/writeonly.ll | 4 +- llvm/test/Transforms/GVN/PRE/volatile.ll | 28 +- .../Transforms/GVN/critical-edge-split-failure.ll | 49 + llvm/test/Transforms/GVNHoist/hoist-convergent.ll | 4 +- llvm/test/Transforms/GVNHoist/hoist-pr31891.ll | 2 +- .../test/Transforms/HardwareLoops/ARM/structure.ll | 25 - .../Transforms/IROutliner/outlining-bitcasts.ll | 105 + llvm/test/Transforms/IndVarSimplify/X86/pr45360.ll | 6 +- .../Transforms/IndVarSimplify/exit_value_test2.ll | 6 +- .../test/Transforms/InferFunctionAttrs/annotate.ll | 596 +- .../InferFunctionAttrs/norecurse_debug.ll | 2 +- .../Inline/AMDGPU/amdgpu-inline-alloca-argument.ll | 3 +- .../Inline/AMDGPU/inline-amdgpu-vecbonus.ll | 3 +- llvm/test/Transforms/Inline/AMDGPU/inline-hint.ll | 3 +- .../Inline/Inputs/cgscc-inline-replay.txt | 2 + .../Inline/cgscc-incremental-invalidate.ll | 2 +- llvm/test/Transforms/Inline/cgscc-inline-replay.ll | 119 + .../Transforms/Inline/dead-calls-willreturn.ll | 57 + llvm/test/Transforms/Inline/inline_stats.ll | 18 +- .../Transforms/Inline/launder.invariant.group.ll | 2 +- .../test/Transforms/Inline/noalias-calls-always.ll | 82 +- llvm/test/Transforms/Inline/noalias-calls.ll | 84 +- llvm/test/Transforms/Inline/noalias-calls2.ll | 166 + llvm/test/Transforms/Inline/noalias-cs.ll | 76 +- llvm/test/Transforms/Inline/noalias.ll | 34 +- llvm/test/Transforms/Inline/noalias2.ll | 97 +- .../Inline/optimization-remarks-passed-yaml.ll | 5 +- .../Inline/optimization-remarks-with-hotness.ll | 2 +- .../test/Transforms/Inline/optimization-remarks.ll | 4 +- llvm/test/Transforms/Inline/pr46945.ll | 8 +- llvm/test/Transforms/Inline/ret_attr_update.ll | 4 +- .../InstCombine/2006-12-15-Range-Test.ll | 82 +- .../InstCombine/2007-03-13-CompareMerge.ll | 27 +- .../Transforms/InstCombine/2007-05-10-icmp-or.ll | 27 +- .../InstCombine/2007-11-15-CompareMiscomp.ll | 27 +- .../Transforms/InstCombine/2008-01-13-AndCmpCmp.ll | 31 +- .../InstCombine/2008-02-28-OrFCmpCrash.ll | 52 +- .../InstCombine/2008-06-21-CompareMiscomp.ll | 27 +- llvm/test/Transforms/InstCombine/2008-08-05-And.ll | 78 +- .../test/Transforms/InstCombine/2012-02-28-ICmp.ll | 34 +- .../InstCombine/2012-03-10-InstCombine.ll | 74 +- .../InstCombine/X86/x86-amx-load-store.ll | 38 + .../InstCombine/X86/x86-pack-inseltpoison.ll | 6 +- llvm/test/Transforms/InstCombine/abs-1.ll | 12 +- llvm/test/Transforms/InstCombine/abs-intrinsic.ll | 71 +- .../Transforms/InstCombine/add-shl-sdiv-to-srem.ll | 2 +- llvm/test/Transforms/InstCombine/and-fcmp.ll | 1523 +- .../Transforms/InstCombine/and-or-icmp-min-max.ll | 1024 +- .../Transforms/InstCombine/and-or-icmp-nullptr.ll | 334 + llvm/test/Transforms/InstCombine/and-or-icmps.ll | 448 + llvm/test/Transforms/InstCombine/and.ll | 157 + llvm/test/Transforms/InstCombine/and2.ll | 35 + .../test/Transforms/InstCombine/ashr-or-mul-abs.ll | 115 + llvm/test/Transforms/InstCombine/assume.ll | 106 +- llvm/test/Transforms/InstCombine/bit-checks.ll | 843 +- .../Transforms/InstCombine/call_nonnull_arg.ll | 33 +- ...mp-with-select-of-constant-threshold-pattern.ll | 80 +- .../InstCombine/constant-fold-libfunc.ll | 2 +- .../InstCombine/debuginfo-scalable-typesize.ll | 36 + llvm/test/Transforms/InstCombine/demorgan.ll | 16 + .../Transforms/InstCombine/dont-distribute-phi.ll | 54 +- .../InstCombine/extractelement-inseltpoison.ll | 3 +- llvm/test/Transforms/InstCombine/extractelement.ll | 3 +- .../Transforms/InstCombine/fold-bin-operand.ll | 8 + llvm/test/Transforms/InstCombine/freeze.ll | 12 + .../gep-can-replace-gep-idx-with-zero-typesize.ll | 2 +- llvm/test/Transforms/InstCombine/icmp-custom-dl.ll | 18 + llvm/test/Transforms/InstCombine/icmp-logical.ll | 809 +- llvm/test/Transforms/InstCombine/icmp-shr.ll | 78 +- llvm/test/Transforms/InstCombine/icmp.ll | 92 + llvm/test/Transforms/InstCombine/ispow2.ll | 288 +- .../InstCombine/logical-select-inseltpoison.ll | 42 + llvm/test/Transforms/InstCombine/logical-select.ll | 42 + llvm/test/Transforms/InstCombine/memcpy-1.ll | 9 + llvm/test/Transforms/InstCombine/memcpy_chk-1.ll | 11 + llvm/test/Transforms/InstCombine/memmove-1.ll | 8 + llvm/test/Transforms/InstCombine/memmove_chk-1.ll | 12 + llvm/test/Transforms/InstCombine/mempcpy.ll | 11 + llvm/test/Transforms/InstCombine/memset-1.ll | 9 + llvm/test/Transforms/InstCombine/memset_chk-1.ll | 11 + llvm/test/Transforms/InstCombine/merge-icmp.ll | 49 +- .../Transforms/InstCombine/minmax-intrinsics.ll | 163 + .../Transforms/InstCombine/noalias-scope-decl.ll | 170 + llvm/test/Transforms/InstCombine/nothrow.ll | 2 +- .../Transforms/InstCombine/objsize-noverify.ll | 35 + llvm/test/Transforms/InstCombine/onehot_merge.ll | 472 + llvm/test/Transforms/InstCombine/or-fcmp.ll | 1522 +- llvm/test/Transforms/InstCombine/or.ll | 369 + .../InstCombine/out-of-bounds-indexes.ll | 4 +- llvm/test/Transforms/InstCombine/phi-shifts.ll | 2 +- .../Transforms/InstCombine/prevent-cmp-merge.ll | 57 +- llvm/test/Transforms/InstCombine/range-check.ll | 301 +- ...add-of-negative-is-non-zero-and-no-underflow.ll | 238 + ...egative-or-zero-is-non-zero-and-no-underflow.ll | 155 + .../result-of-usub-is-non-zero-and-no-overflow.ll | 411 + llvm/test/Transforms/InstCombine/select-and-or.ll | 91 + .../Transforms/InstCombine/select-binop-cmp.ll | 235 +- .../InstCombine/select-crash-noverify.ll | 16 + .../Transforms/InstCombine/select-ctlz-to-cttz.ll | 57 +- .../Transforms/InstCombine/select-imm-canon.ll | 35 +- .../InstCombine/select-safe-transforms.ll | 150 + llvm/test/Transforms/InstCombine/select.ll | 29 +- llvm/test/Transforms/InstCombine/set.ll | 85 +- llvm/test/Transforms/InstCombine/shift.ll | 5 +- .../Transforms/InstCombine/sign-test-and-or.ll | 243 +- .../InstCombine/signed-truncation-check.ll | 416 + .../sink-not-into-another-hand-of-and.ll | 94 + .../sink-not-into-another-hand-of-or.ll | 94 + llvm/test/Transforms/InstCombine/stpcpy-1.ll | 13 + llvm/test/Transforms/InstCombine/strcpy-1.ll | 12 + llvm/test/Transforms/InstCombine/strncpy-1.ll | 12 + .../test/Transforms/InstCombine/umul-sign-check.ll | 169 + llvm/test/Transforms/InstCombine/unused-nonnull.ll | 4 +- .../usub-overflow-known-by-implied-cond.ll | 138 +- .../Transforms/InstCombine/widenable-conditions.ll | 143 + llvm/test/Transforms/InstCombine/zext-or-icmp.ll | 50 + .../InstSimplify/ConstProp/active-lane-mask.ll | 300 + .../InstSimplify/ConstProp/calls-math-finite.ll | 2 +- .../Transforms/InstSimplify/ConstProp/calls.ll | 84 +- .../Transforms/InstSimplify/ConstProp/math-1.ll | 34 +- .../Transforms/InstSimplify/ConstProp/math-2.ll | 12 +- .../test/Transforms/InstSimplify/ConstProp/rint.ll | 10 +- .../Transforms/InstSimplify/ConstProp/round.ll | 6 +- .../Transforms/InstSimplify/ConstProp/trunc.ll | 6 +- llvm/test/Transforms/InstSimplify/call.ll | 4 +- llvm/test/Transforms/InstSimplify/fptoi-sat.ll | 612 + llvm/test/Transforms/InstSimplify/gep.ll | 37 +- llvm/test/Transforms/InstSimplify/icmp.ll | 151 + llvm/test/Transforms/InstSimplify/insertelement.ll | 3 +- llvm/test/Transforms/InstSimplify/or.ll | 146 + .../Transforms/InstSimplify/remove-dead-call.ll | 6 +- llvm/test/Transforms/InstSimplify/returned.ll | 4 +- .../Transforms/InstSimplify/shift-knownbits.ll | 8 +- llvm/test/Transforms/InstSimplify/shift.ll | 18 +- llvm/test/Transforms/InstSimplify/undef.ll | 10 +- .../X86/interleave-load-extract-shuffle-changes.ll | 19 +- llvm/test/Transforms/JumpThreading/assume.ll | 2 +- llvm/test/Transforms/JumpThreading/guards.ll | 2 +- llvm/test/Transforms/LICM/strlen.ll | 2 +- .../LoopDeletion/noop-loops-with-subloops.ll | 19 +- .../Transforms/LoopDeletion/unreachable-loops.ll | 25 +- llvm/test/Transforms/LoopDeletion/update-scev.ll | 6 +- llvm/test/Transforms/LoopDeletion/zero-btc.ll | 380 + llvm/test/Transforms/LoopIdiom/memcpy.ll | 106 + .../reductions-across-inner-and-outer-loop.ll | 39 + .../Transforms/LoopRotate/call-prepare-for-lto.ll | 101 + llvm/test/Transforms/LoopRotate/noalias.ll | 185 + llvm/test/Transforms/LoopRotate/pr35210.ll | 4 +- .../Transforms/LoopStrengthReduce/X86/pr46943.ll | 98 + .../LoopStrengthReduce/X86/sibling-loops.ll | 10 +- .../callbr-critical-edge-splitting.ll | 39 + .../callbr-critical-edge-splitting2.ll | 61 + llvm/test/Transforms/LoopUnroll/noalias.ll | 103 + llvm/test/Transforms/LoopUnroll/opt-levels.ll | 8 +- .../Transforms/LoopUnroll/peel-loop-conditions.ll | 64 + llvm/test/Transforms/LoopUnroll/peel-loop-inner.ll | 7 +- .../Transforms/LoopUnroll/unroll-after-peel.ll | 48 + .../Transforms/LoopUnroll/unroll-opt-attribute.ll | 34 + .../LoopUnswitch/AMDGPU/divergent-unswitch.ll | 5 +- .../partial-unswitch-mssa-threshold.ll | 48 + .../Transforms/LoopUnswitch/partial-unswitch.ll | 396 +- .../LoopVectorize/AArch64/intrinsiccost.ll | 211 + .../LoopVectorize/AArch64/scalable-vf-hint.ll | 368 + .../LoopVectorize/AArch64/sve-basic-vec.ll | 78 + .../AArch64/sve-scalable-load-in-loop.ll | 2 +- .../LoopVectorize/ARM/mve-reduction-types.ll | 83 +- .../Transforms/LoopVectorize/ARM/mve-reductions.ll | 470 +- .../LoopVectorize/ARM/mve-saddsatcost.ll | 65 + .../PowerPC/optimal-epilog-vectorization.ll | 892 +- .../X86/interleaved-accesses-large-gap.ll | 60 + .../Transforms/LoopVectorize/X86/intrinsiccost.ll | 302 + .../dont-fold-tail-for-assumed-divisible-TC.ll | 70 - .../dont-fold-tail-for-divisible-TC.ll | 66 + .../first-order-recurrence-complex.ll | 481 +- .../LoopVectorize/first-order-recurrence.ll | 232 + .../LoopVectorize/interleaved-accesses.ll | 1100 +- llvm/test/Transforms/LoopVectorize/loop-form.ll | 378 +- .../Transforms/LoopVectorize/metadata-width.ll | 2 +- .../LoopVectorize/multiple-exits-versioning.ll | 67 + .../Transforms/LoopVectorize/noalias-scope-decl.ll | 140 + .../optimal-epilog-vectorization-limitations.ll | 24 - .../optimal-epilog-vectorization-scalable.ll | 27 + .../LoopVectorize/optimal-epilog-vectorization.ll | 200 +- .../scalable-loop-unpredicated-body-scalar-tail.ll | 9 +- .../Transforms/LoopVectorize/scalable-vf-hint.ll | 33 + .../Transforms/LoopVectorize/vplan-printing.ll | 4 +- .../LoopVersioningLICM/loopversioningLICM1.ll | 2 +- .../LoopVersioningLICM/loopversioningLICM2.ll | 2 +- .../LowerMatrixIntrinsics/propagate-backward.ll | 44 + .../LowerMatrixIntrinsics/propagate-forward.ll | 34 + .../MemCpyOpt/aa-recursion-assertion-failure.ll | 86 + llvm/test/Transforms/MemCpyOpt/memcpy.ll | 7 +- llvm/test/Transforms/NewGVN/assume-equal.ll | 4 +- llvm/test/Transforms/NewGVN/condprop.ll | 98 +- .../Transforms/NewGVN/eliminate-callsite-inline.ll | 2 +- llvm/test/Transforms/OpenMP/add_attributes.ll | 6 +- llvm/test/Transforms/OpenMP/parallel_deletion.ll | 78 +- .../Transforms/OpenMP/parallel_region_merging.ll | 1955 +- .../Transforms/PhaseOrdering/ARM/arm_fill_q7.ll | 2 +- .../PhaseOrdering/X86/SROA-after-loop-unrolling.ll | 2 +- .../PhaseOrdering/X86/addsub-inseltpoison.ll | 2 +- llvm/test/Transforms/PhaseOrdering/X86/addsub.ll | 2 +- .../PhaseOrdering/X86/loop-idiom-vs-indvars.ll | 2 +- .../PhaseOrdering/X86/masked-memory-ops.ll | 2 +- .../X86/pr48844-br-to-switch-vectorization.ll | 57 + .../Transforms/PhaseOrdering/X86/scalarization.ll | 2 +- llvm/test/Transforms/PhaseOrdering/X86/vdiv.ll | 2 +- .../X86/vector-reductions-expanded.ll | 21 +- .../Transforms/PhaseOrdering/globalaa-retained.ll | 2 +- .../PhaseOrdering/instcombine-sroa-inttoptr.ll | 2 +- llvm/test/Transforms/PhaseOrdering/pr39282.ll | 25 +- .../PhaseOrdering/pr44461-br-to-switch-rotate.ll | 52 + .../Reassociate/erase_inst_made_change.ll | 2 +- llvm/test/Transforms/SCCP/conditions-ranges.ll | 224 +- .../Transforms/SLPVectorizer/AArch64/PR38339.ll | 3 +- llvm/test/Transforms/SLPVectorizer/X86/PR32086.ll | 3 +- .../X86/alternate-int-inseltpoison.ll | 2 +- .../Transforms/SLPVectorizer/X86/alternate-int.ll | 8 +- .../test/Transforms/SLPVectorizer/X86/bad_types.ll | 31 +- llvm/test/Transforms/SLPVectorizer/X86/fmaxnum.ll | 106 +- llvm/test/Transforms/SLPVectorizer/X86/fminnum.ll | 106 +- .../SLPVectorizer/X86/horizontal-list.ll | 52 + .../Transforms/SLPVectorizer/X86/horizontal.ll | 41 +- .../SLPVectorizer/X86/shrink_after_reorder.ll | 51 +- .../SampleProfile/Inputs/bad.extbinary.afdo | Bin 0 -> 341 bytes .../SampleProfile/Inputs/ctxsplit.extbinary.afdo | Bin 0 -> 467 bytes .../SampleProfile/Inputs/inline-replay.txt | 4 +- llvm/test/Transforms/SampleProfile/ctxsplit.ll | 59 + .../test/Transforms/SampleProfile/inline-replay.ll | 2 +- .../Transforms/SampleProfile/profile-format.ll | 5 + .../Transforms/SampleProfile/remarks-hotness.ll | 3 +- llvm/test/Transforms/SampleProfile/remarks.ll | 12 +- .../ARM/nontrivial-unswitch-cost.ll | 119 +- .../test/Transforms/SimpleLoopUnswitch/pipeline.ll | 73 + llvm/test/Transforms/SimplifyCFG/DeadSetCC.ll | 39 +- ...ComparisonIntoPredecessors-no-new-successors.ll | 35 + .../Transforms/SimplifyCFG/UnreachableEliminate.ll | 298 +- .../SimplifyCFG/X86/fold-branch-debuginvariant.ll | 48 - .../Transforms/SimplifyCFG/X86/invalidate-dom.ll | 2 +- llvm/test/Transforms/SimplifyCFG/branch-fold.ll | 74 +- .../change-to-unreachable-matching-successor.ll | 16 + .../SimplifyCFG/fold-branch-to-common-dest.ll | 160 +- .../Transforms/SimplifyCFG/fold-debug-location.ll | 31 + llvm/test/Transforms/SimplifyCFG/indirectbr.ll | 186 +- .../Transforms/SimplifyCFG/merge-cond-stores.ll | 39 +- .../SimplifyCFG/pr48778-sdiv-speculation.ll | 29 + .../SimplifyCFG/preserve-branchweights.ll | 22 +- ...switchToSelect-domtree-preservation-edgecase.ll | 57 + .../SimplifyCFG/switch_create-custom-dl.ll | 14 +- llvm/test/Transforms/SimplifyCFG/switch_create.ll | 80 +- .../SimplifyCFG/unreachable-matching-successor.ll | 16 + .../Transforms/ThinLTOBitcodeWriter/pr33536.ll | 2 +- .../Transforms/ThinLTOBitcodeWriter/split-vfunc.ll | 2 +- .../unique-internal-linkage-names.ll | 51 + .../unique_symbol_names.ll | 4 +- .../unique-internal-linkage-names.ll | 24 - .../test/Transforms/Util/PredicateInfo/condprop.ll | 8 +- .../Transforms/Util/PredicateInfo/testandor.ll | 835 +- .../X86/insert-binop-with-constant.ll | 28 +- .../Transforms/VectorCombine/X86/insert-binop.ll | 2 +- llvm/test/Transforms/lit.local.cfg | 8 - llvm/test/Verifier/noalias_scope_decl.ll | 61 + llvm/test/Verifier/scalable-global-vars.ll | 6 +- .../test/Verifier/scalable-vector-struct-alloca.ll | 7 + llvm/test/Verifier/scalable-vector-struct-load.ll | 8 + llvm/test/Verifier/scalable-vector-struct-store.ll | 9 + llvm/test/lit.cfg.py | 18 +- .../Inputs/arm_generated_funcs.ll | 2 - .../arm_generated_funcs.ll.generated.expected | 35 +- .../arm_generated_funcs.ll.nogenerated.expected | 24 +- llvm/test/tools/dsymutil/ARM/extern-alias.test | 4 +- .../dsymutil/Inputs/private/tmp/dwarf5/dwarf5.o | Bin 0 -> 1976 bytes .../dsymutil/Inputs/private/tmp/dwarf5/dwarf5.out | Bin 0 -> 16912 bytes .../Inputs/private/tmp/eh_frame/eh_frame.o | Bin 0 -> 2352 bytes .../Inputs/private/tmp/eh_frame/eh_frame.out | Bin 0 -> 16840 bytes llvm/test/tools/dsymutil/X86/dwarf5.test | 59 + llvm/test/tools/dsymutil/X86/eh_frame.test | 26 + llvm/test/tools/dsymutil/X86/swift-ast-x86_64.test | 2 +- .../tools/dsymutil/X86/timestamp-mismatch.test | 10 + llvm/test/tools/dsymutil/debug-map-parsing.test | 2 +- .../test/tools/gold/X86/devirt_vcall_vis_public.ll | 30 +- .../tools/llvm-ar/error-opening-permission.test | 2 +- llvm/test/tools/llvm-cov/Inputs/branch-c-general.c | 260 + llvm/test/tools/llvm-cov/branch-c-general.c | 311 - llvm/test/tools/llvm-cov/branch-c-general.test | 166 + llvm/test/tools/llvm-cov/branch-export-json.test | 4 +- llvm/test/tools/llvm-cov/branch-export-lcov.test | 4 +- llvm/test/tools/llvm-cov/branch-noShowBranch.test | 4 +- llvm/test/tools/llvm-dwp/WebAssembly/lit.local.cfg | 4 + llvm/test/tools/llvm-dwp/WebAssembly/simple_dwo.s | 11 + llvm/test/tools/llvm-elfabi/fail-file-write.test | 2 +- .../X86/analysis-cluster-stabilization.test | 4 +- .../X86/analysis-clustering-algorithms.test | 16 +- .../X86/analysis-naive-cluster-stabilization.test | 12 +- .../X86/analysis-naive-clusterization.test | 4 +- .../llvm-mca/JSON}/X86/lit.local.cfg | 0 llvm/test/tools/llvm-mca/JSON/X86/views.s | 160 + llvm/test/tools/llvm-nm/dynamic.test | 103 + llvm/test/tools/llvm-objdump/ELF/verdef.test | 2 - llvm/test/tools/llvm-objdump/ELF/verneed.test | 1 - .../tools/llvm-pdbutil/Inputs/unknown-record.obj | Bin 0 -> 3284 bytes llvm/test/tools/llvm-pdbutil/unknown-records.test | 3 + llvm/test/tools/llvm-profdata/csprof-dump.test | 2 +- llvm/test/tools/llvm-profdata/instr-remap.test | 2 +- .../Inputs/inline-cs-noprobe.perfscript | 1 - .../Inputs/inline-cs-pseudoprobe.perfbin | Bin 0 -> 13432 bytes .../Inputs/inline-cs-pseudoprobe.perfscript | 5 + .../Inputs/noinline-cs-noprobe.perfscript | 1 - .../Inputs/noinline-cs-pseudoprobe.perfbin | Bin 0 -> 12896 bytes .../Inputs/noinline-cs-pseudoprobe.perfscript | 19 + .../tools/llvm-profgen/inline-cs-pseudoprobe.test | 37 + .../tools/llvm-profgen/noinline-cs-noprobe.test | 2 +- .../llvm-profgen/noinline-cs-pseudoprobe.test | 41 + .../tools/llvm-profgen/pseudoprobe-decoding.test | 121 + .../tools/llvm-readobj/COFF/arm64-packed-unwind.s | 2 +- llvm/test/tools/llvm-readobj/ELF/all.test | 3 - .../llvm-readobj/ELF/broken-dynamic-reloc.test | 4 +- llvm/test/tools/llvm-readobj/ELF/dyn-symbols.test | 16 +- .../ELF/dynamic-reloc-no-section-headers.test | 4 +- llvm/test/tools/llvm-readobj/ELF/dynamic-tags.test | 1 + llvm/test/tools/llvm-readobj/ELF/file-headers.test | 5 +- llvm/test/tools/llvm-readobj/ELF/gnu-notes.test | 8 +- llvm/test/tools/llvm-readobj/ELF/hash-table.test | 4 +- .../test/tools/llvm-readobj/ELF/hidden-versym.test | 3 - .../llvm-readobj/ELF/malformed-pt-dynamic.test | 4 +- llvm/test/tools/llvm-readobj/ELF/merged.test | 1 - llvm/test/tools/llvm-readobj/ELF/mips-got.test | 4 +- llvm/test/tools/llvm-readobj/ELF/mips-plt.test | 4 +- .../llvm-readobj/ELF/note-core-ntfile-bad.test | 8 +- .../ELF/reloc-symbol-with-versioning.test | 2 - .../tools/llvm-readobj/ELF/relocation-errors.test | 8 +- llvm/test/tools/llvm-readobj/ELF/relocations.test | 8 +- .../tools/llvm-readobj/ELF/section-symbols.test | 2 +- .../test/tools/llvm-readobj/ELF/section-types.test | 2 - llvm/test/tools/llvm-readobj/ELF/stack-sizes.test | 30 +- llvm/test/tools/llvm-readobj/ELF/symbol-shndx.test | 8 +- llvm/test/tools/llvm-readobj/ELF/symtab-shndx.test | 331 + .../tools/llvm-readobj/ELF/verdef-invalid.test | 57 +- .../test/tools/llvm-readobj/ELF/verneed-flags.yaml | 6 +- .../tools/llvm-readobj/ELF/verneed-invalid.test | 50 +- llvm/test/tools/llvm-readobj/ELF/versioninfo.test | 33 +- .../tools/llvm-readobj/ELF/versym-invalid.test | 5 +- .../obj2yaml/ELF/call-graph-profile-section.yaml | 76 +- llvm/test/tools/obj2yaml/ELF/mips-abi-flags.yaml | 24 +- llvm/test/tools/obj2yaml/ELF/no-symtab.yaml | 34 + llvm/test/tools/obj2yaml/ELF/offset.yaml | 44 +- llvm/test/tools/obj2yaml/ELF/section-group.yaml | 80 +- llvm/test/tools/obj2yaml/ELF/sht-symtab-shndx.yaml | 46 +- llvm/test/tools/obj2yaml/ELF/symbol.yaml | 41 + llvm/test/tools/obj2yaml/ELF/verdef-section.yaml | 110 +- llvm/test/tools/obj2yaml/ELF/verneed-section.yaml | 27 +- llvm/test/tools/obj2yaml/ELF/versym-section.yaml | 15 +- .../test/tools/yaml2obj/ELF/arm-exidx-section.yaml | 2 +- llvm/test/tools/yaml2obj/ELF/group.yaml | 14 +- llvm/test/tools/yaml2obj/ELF/override-shname.yaml | 6 +- .../test/tools/yaml2obj/ELF/override-shoffset.yaml | 6 +- llvm/test/tools/yaml2obj/ELF/override-shsize.yaml | 6 +- llvm/test/tools/yaml2obj/ELF/override-shtype.yaml | 1 - .../yaml2obj/ELF/section-headers-exclude.yaml | 251 +- llvm/test/tools/yaml2obj/ELF/section-headers.yaml | 203 +- llvm/test/tools/yaml2obj/ELF/sht-symtab-shndx.yaml | 2 +- llvm/test/tools/yaml2obj/ELF/verdef-section.yaml | 123 +- llvm/test/tools/yaml2obj/ELF/verneed-section.yaml | 71 +- llvm/test/tools/yaml2obj/ELF/versym-section.yaml | 60 +- llvm/tools/dsymutil/BinaryHolder.cpp | 26 +- llvm/tools/dsymutil/BinaryHolder.h | 2 +- llvm/tools/dsymutil/DebugMap.cpp | 2 +- llvm/tools/dsymutil/DwarfLinkerForBinary.cpp | 124 +- llvm/tools/dsymutil/DwarfLinkerForBinary.h | 39 +- llvm/tools/dsymutil/MachOUtils.cpp | 80 +- llvm/tools/dsymutil/dsymutil.cpp | 1 - llvm/tools/llvm-cfi-verify/lib/FileAnalysis.cpp | 6 +- llvm/tools/llvm-cov/CoverageExporterJson.cpp | 19 +- llvm/tools/llvm-cov/CoverageExporterLcov.cpp | 2 +- llvm/tools/llvm-cov/SourceCoverageViewHTML.cpp | 4 +- llvm/tools/llvm-cvtres/llvm-cvtres.cpp | 1 - llvm/tools/llvm-dwp/llvm-dwp.cpp | 49 +- llvm/tools/llvm-exegesis/lib/Analysis.cpp | 9 +- .../llvm-exegesis/lib/SchedClassResolution.cpp | 10 +- llvm/tools/llvm-exegesis/lib/Target.cpp | 3 +- llvm/tools/llvm-ifs/llvm-ifs.cpp | 2 +- llvm/tools/llvm-jitlink/llvm-jitlink.cpp | 23 +- llvm/tools/llvm-link/llvm-link.cpp | 13 +- llvm/tools/llvm-lto/llvm-lto.cpp | 25 +- llvm/tools/llvm-lto2/llvm-lto2.cpp | 6 + llvm/tools/llvm-mca/CMakeLists.txt | 1 + llvm/tools/llvm-mca/CodeRegion.cpp | 1 - llvm/tools/llvm-mca/PipelinePrinter.cpp | 2 +- llvm/tools/llvm-mca/PipelinePrinter.h | 4 +- llvm/tools/llvm-mca/Views/BottleneckAnalysis.cpp | 1 - llvm/tools/llvm-mca/Views/BottleneckAnalysis.h | 6 +- llvm/tools/llvm-mca/Views/DispatchStatistics.h | 1 + llvm/tools/llvm-mca/Views/InstructionInfoView.cpp | 35 +- llvm/tools/llvm-mca/Views/InstructionInfoView.h | 5 +- llvm/tools/llvm-mca/Views/InstructionView.cpp | 60 + llvm/tools/llvm-mca/Views/InstructionView.h | 67 + llvm/tools/llvm-mca/Views/RegisterFileStatistics.h | 3 + llvm/tools/llvm-mca/Views/ResourcePressureView.cpp | 25 + llvm/tools/llvm-mca/Views/ResourcePressureView.h | 5 +- .../llvm-mca/Views/RetireControlUnitStatistics.h | 3 + llvm/tools/llvm-mca/Views/SchedulerStatistics.h | 1 + llvm/tools/llvm-mca/Views/SummaryView.cpp | 14 + llvm/tools/llvm-mca/Views/SummaryView.h | 3 +- llvm/tools/llvm-mca/Views/TimelineView.cpp | 14 + llvm/tools/llvm-mca/Views/TimelineView.h | 5 +- llvm/tools/llvm-mca/Views/View.cpp | 9 +- llvm/tools/llvm-mca/Views/View.h | 44 +- llvm/tools/llvm-mca/llvm-mca.cpp | 18 +- llvm/tools/llvm-nm/llvm-nm.cpp | 1041 +- llvm/tools/llvm-objcopy/COFF/Object.cpp | 4 +- llvm/tools/llvm-objcopy/ELF/Object.cpp | 4 +- llvm/tools/llvm-objcopy/MachO/MachOObjcopy.cpp | 8 +- llvm/tools/llvm-objdump/MachODump.cpp | 4 +- llvm/tools/llvm-objdump/llvm-objdump.cpp | 9 +- llvm/tools/llvm-objdump/llvm-objdump.h | 5 +- llvm/tools/llvm-opt-fuzzer/llvm-opt-fuzzer.cpp | 1 + llvm/tools/llvm-pdbutil/DumpOutputStyle.cpp | 17 +- llvm/tools/llvm-pdbutil/FormatUtil.cpp | 7 +- llvm/tools/llvm-pdbutil/FormatUtil.h | 2 +- llvm/tools/llvm-profdata/llvm-profdata.cpp | 7 +- llvm/tools/llvm-profgen/CMakeLists.txt | 1 + llvm/tools/llvm-profgen/PerfReader.cpp | 161 +- llvm/tools/llvm-profgen/PerfReader.h | 240 +- llvm/tools/llvm-profgen/ProfileGenerator.cpp | 167 +- llvm/tools/llvm-profgen/ProfileGenerator.h | 44 +- llvm/tools/llvm-profgen/ProfiledBinary.cpp | 38 +- llvm/tools/llvm-profgen/ProfiledBinary.h | 21 + llvm/tools/llvm-profgen/PseudoProbe.cpp | 334 + llvm/tools/llvm-profgen/PseudoProbe.h | 222 + llvm/tools/llvm-readobj/ARMWinEHPrinter.cpp | 10 +- llvm/tools/llvm-readobj/ELFDumper.cpp | 1578 +- llvm/tools/llvm-readobj/WasmDumper.cpp | 2 +- .../deltas/ReduceGlobalVarInitializers.cpp | 6 +- llvm/tools/llvm-xray/xray-stacks.cpp | 3 +- llvm/tools/lto/lto.cpp | 30 +- llvm/tools/obj2yaml/dwarf2yaml.cpp | 4 +- llvm/tools/obj2yaml/elf2yaml.cpp | 142 +- llvm/tools/opt/NewPMDriver.cpp | 6 +- llvm/tools/opt/opt.cpp | 46 +- llvm/unittests/ADT/ImmutableSetTest.cpp | 1 - llvm/unittests/ADT/IntrusiveRefCntPtrTest.cpp | 16 + llvm/unittests/ADT/OptionalTest.cpp | 138 + llvm/unittests/ADT/STLExtrasTest.cpp | 84 + llvm/unittests/ADT/SmallVectorTest.cpp | 266 +- llvm/unittests/ADT/StringExtrasTest.cpp | 14 + llvm/unittests/ADT/TripleTest.cpp | 8 + llvm/unittests/Analysis/AliasAnalysisTest.cpp | 3 +- llvm/unittests/Analysis/CGSCCPassManagerTest.cpp | 33 +- llvm/unittests/Analysis/DDGTest.cpp | 154 + llvm/unittests/Analysis/LazyCallGraphTest.cpp | 682 + llvm/unittests/Analysis/TargetLibraryInfoTest.cpp | 6 + llvm/unittests/Analysis/ValueTrackingTest.cpp | 68 +- .../CodeGen/GlobalISel/LegalizerHelperTest.cpp | 90 +- .../CodeGen/GlobalISel/PatternMatchTest.cpp | 29 +- .../unittests/ExecutionEngine/Orc/CoreAPIsTest.cpp | 51 +- .../ExecutionEngine/Orc/ResourceTrackerTest.cpp | 2 +- llvm/unittests/Frontend/OpenMPIRBuilderTest.cpp | 449 + llvm/unittests/FuzzMutate/StrategiesTest.cpp | 105 + llvm/unittests/IR/ConstantsTest.cpp | 8 + llvm/unittests/IR/ValueHandleTest.cpp | 5 +- llvm/unittests/MI/LiveIntervalTest.cpp | 49 +- llvm/unittests/Object/ELFTest.cpp | 33 + llvm/unittests/Option/OptionMarshallingTest.cpp | 20 +- llvm/unittests/Option/Opts.td | 10 +- llvm/unittests/Support/CrashRecoveryTest.cpp | 8 +- llvm/unittests/Support/DataExtractorTest.cpp | 3 +- llvm/unittests/Support/FileCollectorTest.cpp | 1 - llvm/unittests/Support/Host.cpp | 38 +- llvm/unittests/Support/InstructionCostTest.cpp | 4 +- llvm/unittests/Support/KnownBitsTest.cpp | 20 + llvm/unittests/Support/TargetParserTest.cpp | 12 +- llvm/unittests/Support/ThreadPool.cpp | 101 +- llvm/unittests/Support/VirtualFileSystemTest.cpp | 36 +- llvm/unittests/Support/YAMLIOTest.cpp | 23 +- .../AMDGPU/ExecMayBeModifiedBeforeAnyUse.cpp | 3 +- .../WebAssembly/WebAssemblyExceptionInfoTest.cpp | 32 +- llvm/unittests/TextAPI/TextStubV4Tests.cpp | 12 +- llvm/unittests/Transforms/Vectorize/VPlanTest.cpp | 108 +- llvm/utils/FileCheck/FileCheck.cpp | 96 +- llvm/utils/TableGen/AsmMatcherEmitter.cpp | 10 +- llvm/utils/TableGen/AsmWriterEmitter.cpp | 15 +- llvm/utils/TableGen/AsmWriterInst.cpp | 7 +- llvm/utils/TableGen/CodeEmitterGen.cpp | 2 +- llvm/utils/TableGen/CodeGenDAGPatterns.cpp | 13 +- llvm/utils/TableGen/CodeGenDAGPatterns.h | 2 +- llvm/utils/TableGen/CodeGenInstruction.cpp | 2 +- llvm/utils/TableGen/CodeGenMapTable.cpp | 2 +- llvm/utils/TableGen/CodeGenRegisters.cpp | 9 +- llvm/utils/TableGen/CodeGenRegisters.h | 2 +- llvm/utils/TableGen/CodeGenSchedule.cpp | 11 +- llvm/utils/TableGen/CodeGenTarget.cpp | 5 +- llvm/utils/TableGen/CodeGenTarget.h | 2 +- llvm/utils/TableGen/DAGISelEmitter.cpp | 3 +- llvm/utils/TableGen/DAGISelMatcher.h | 10 +- llvm/utils/TableGen/DAGISelMatcherGen.cpp | 8 +- llvm/utils/TableGen/DirectiveEmitter.cpp | 40 +- llvm/utils/TableGen/FixedLenDecoderEmitter.cpp | 2 +- llvm/utils/TableGen/GlobalISel/GIMatchDag.cpp | 2 +- llvm/utils/TableGen/GlobalISel/GIMatchDagInstr.cpp | 2 +- llvm/utils/TableGen/GlobalISel/GIMatchTree.cpp | 15 +- llvm/utils/TableGen/GlobalISelEmitter.cpp | 71 +- llvm/utils/TableGen/InstrInfoEmitter.cpp | 2 +- llvm/utils/TableGen/OptParserEmitter.cpp | 23 +- llvm/utils/TableGen/RISCVCompressInstEmitter.cpp | 205 +- llvm/utils/TableGen/RegisterInfoEmitter.cpp | 3 +- llvm/utils/TableGen/SearchableTableEmitter.cpp | 26 +- llvm/utils/TableGen/SubtargetEmitter.cpp | 12 +- llvm/utils/TableGen/X86DisassemblerTables.cpp | 2 +- llvm/utils/TableGen/X86FoldTablesEmitter.cpp | 2 - llvm/utils/gdb-scripts/prettyprinters.py | 10 +- llvm/utils/gn/build/BUILD.gn | 6 +- .../gn/secondary/clang-tools-extra/clangd/BUILD.gn | 1 + .../clang-tools-extra/clangd/unittests/BUILD.gn | 1 + llvm/utils/gn/secondary/clang/lib/Basic/BUILD.gn | 1 + llvm/utils/gn/secondary/libcxx/include/BUILD.gn | 159 +- .../llvm/include/llvm/Frontend/OpenACC/BUILD.gn | 2 +- llvm/utils/gn/secondary/llvm/lib/Analysis/BUILD.gn | 1 + llvm/utils/gn/secondary/llvm/lib/IR/BUILD.gn | 1 + .../gn/secondary/llvm/lib/Target/AMDGPU/BUILD.gn | 2 +- .../gn/secondary/llvm/lib/Target/ARM/BUILD.gn | 1 + .../llvm/lib/Target/RISCV/AsmParser/BUILD.gn | 1 - .../gn/secondary/llvm/lib/Target/RISCV/BUILD.gn | 2 - .../llvm/lib/Target/RISCV/Disassembler/BUILD.gn | 1 - .../llvm/lib/Target/RISCV/MCTargetDesc/BUILD.gn | 11 +- .../secondary/llvm/lib/Target/RISCV/Utils/BUILD.gn | 27 - .../secondary/llvm/lib/Transforms/Utils/BUILD.gn | 1 - .../gn/secondary/llvm/tools/llvm-mca/BUILD.gn | 1 + llvm/utils/lit/lit.py | 2 +- llvm/utils/lit/lit/__init__.py | 2 +- llvm/utils/lit/lit/cl_arguments.py | 12 +- mlir/CMakeLists.txt | 1 + mlir/cmake/modules/AddMLIR.cmake | 2 +- mlir/cmake/modules/AddMLIRPythonExtension.cmake | 26 +- mlir/docs/Bindings/Python.md | 194 +- mlir/docs/BufferDeallocationInternals.md | 786 + mlir/docs/Bufferization.md | 1419 +- mlir/docs/CAPI.md | 2 +- mlir/docs/ConversionToLLVMDialect.md | 54 +- mlir/docs/Dialects/LLVM.md | 215 +- mlir/docs/Dialects/Linalg.md | 20 +- mlir/docs/Dialects/TOSA.md | 4 +- mlir/docs/Dialects/Vector.md | 10 +- mlir/docs/Interfaces.md | 2 +- mlir/docs/LLVMDialectMemRefConvention.md | 92 +- mlir/docs/LangRef.md | 14 +- mlir/docs/OpDefinitions.md | 420 +- mlir/docs/PassManagement.md | 26 +- mlir/docs/SPIRVToLLVMDialectConversion.md | 248 +- mlir/docs/Tutorials/Toy/Ch-4.md | 40 +- mlir/docs/Tutorials/Toy/Ch-6.md | 34 +- mlir/examples/standalone/CMakeLists.txt | 16 +- mlir/examples/toy/Ch4/CMakeLists.txt | 1 + mlir/examples/toy/Ch4/include/toy/Dialect.h | 1 + mlir/examples/toy/Ch4/include/toy/Ops.td | 21 +- mlir/examples/toy/Ch4/mlir/Dialect.cpp | 15 + mlir/examples/toy/Ch4/mlir/ToyCombine.cpp | 5 - mlir/examples/toy/Ch5/CMakeLists.txt | 1 + mlir/examples/toy/Ch5/include/toy/Dialect.h | 1 + mlir/examples/toy/Ch5/include/toy/Ops.td | 21 +- mlir/examples/toy/Ch5/mlir/Dialect.cpp | 15 + mlir/examples/toy/Ch5/mlir/ToyCombine.cpp | 5 - mlir/examples/toy/Ch6/CMakeLists.txt | 1 + mlir/examples/toy/Ch6/include/toy/Dialect.h | 1 + mlir/examples/toy/Ch6/include/toy/Ops.td | 21 +- mlir/examples/toy/Ch6/mlir/Dialect.cpp | 15 + mlir/examples/toy/Ch6/mlir/LowerToLLVM.cpp | 12 +- mlir/examples/toy/Ch6/mlir/ToyCombine.cpp | 5 - mlir/examples/toy/Ch7/CMakeLists.txt | 1 + mlir/examples/toy/Ch7/include/toy/Dialect.h | 1 + mlir/examples/toy/Ch7/include/toy/Ops.td | 21 +- mlir/examples/toy/Ch7/mlir/Dialect.cpp | 15 + mlir/examples/toy/Ch7/mlir/LowerToLLVM.cpp | 12 +- mlir/examples/toy/Ch7/mlir/ToyCombine.cpp | 5 - mlir/include/mlir-c/AffineExpr.h | 74 +- mlir/include/mlir-c/AffineMap.h | 117 +- mlir/include/mlir-c/Bindings/Python/Interop.h | 21 + mlir/include/mlir-c/BuiltinAttributes.h | 170 +- mlir/include/mlir-c/BuiltinTypes.h | 112 +- mlir/include/mlir-c/Diagnostics.h | 44 +- mlir/include/mlir-c/Dialect/Linalg.h | 25 + mlir/include/mlir-c/Dialect/SCF.h | 25 + mlir/include/mlir-c/Dialect/Shape.h | 25 + mlir/include/mlir-c/Dialect/Standard.h | 33 + mlir/include/mlir-c/Dialect/Tensor.h | 25 + mlir/include/mlir-c/IR.h | 245 +- mlir/include/mlir-c/IntegerSet.h | 131 + mlir/include/mlir-c/Pass.h | 61 +- mlir/include/mlir-c/Registration.h | 55 +- mlir/include/mlir-c/StandardDialect.h | 43 - mlir/include/mlir-c/Support.h | 44 +- mlir/include/mlir/Analysis/AffineStructures.h | 41 +- mlir/include/mlir/Analysis/LinearTransform.h | 53 + mlir/include/mlir/Analysis/Presburger/Fraction.h | 2 + mlir/include/mlir/Analysis/Presburger/Matrix.h | 6 + mlir/include/mlir/Analysis/Presburger/Simplex.h | 36 +- mlir/include/mlir/Analysis/PresburgerSet.h | 5 +- mlir/include/mlir/Analysis/Utils.h | 17 +- mlir/include/mlir/CAPI/IntegerSet.h | 24 + mlir/include/mlir/CAPI/Registration.h | 40 + .../mlir/Conversion/AsyncToLLVM/AsyncToLLVM.h | 16 + .../mlir/Conversion/ComplexToLLVM/ComplexToLLVM.h | 29 + mlir/include/mlir/Conversion/Passes.h | 2 + mlir/include/mlir/Conversion/Passes.td | 62 +- .../mlir/Conversion/SPIRVToLLVM/SPIRVToLLVMPass.h | 2 +- .../StandardToLLVM/ConvertStandardToLLVM.h | 26 +- .../mlir/Conversion/TosaToLinalg/TosaToLinalg.h | 36 + mlir/include/mlir/Dialect/Affine/IR/AffineOps.h | 75 - mlir/include/mlir/Dialect/Affine/Utils.h | 10 + mlir/include/mlir/Dialect/ArmSVE/ArmSVE.td | 12 +- mlir/include/mlir/Dialect/Async/IR/Async.h | 31 +- mlir/include/mlir/Dialect/Async/IR/AsyncBase.td | 43 +- mlir/include/mlir/Dialect/Async/IR/AsyncOps.td | 220 +- mlir/include/mlir/Dialect/CMakeLists.txt | 1 + .../mlir/Dialect/{PDL => Complex}/CMakeLists.txt | 0 .../include/mlir/Dialect/Complex/IR/CMakeLists.txt | 2 + mlir/include/mlir/Dialect/Complex/IR/Complex.h | 32 + .../include/mlir/Dialect/Complex/IR/ComplexBase.td | 23 + mlir/include/mlir/Dialect/Complex/IR/ComplexOps.td | 210 + mlir/include/mlir/Dialect/GPU/GPUOps.td | 13 +- mlir/include/mlir/Dialect/GPU/Passes.td | 1 + mlir/include/mlir/Dialect/LLVMIR/CMakeLists.txt | 2 + mlir/include/mlir/Dialect/LLVMIR/LLVMDialect.h | 16 + mlir/include/mlir/Dialect/LLVMIR/LLVMOpBase.td | 39 +- mlir/include/mlir/Dialect/LLVMIR/LLVMOps.td | 184 +- .../mlir/Dialect/LLVMIR/LLVMOpsInterfaces.td | 30 + mlir/include/mlir/Dialect/LLVMIR/LLVMTypes.h | 124 +- mlir/include/mlir/Dialect/LLVMIR/NVVMOps.td | 4 +- .../Dialect/Linalg/Analysis/DependenceAnalysis.h | 97 +- mlir/include/mlir/Dialect/Linalg/IR/CMakeLists.txt | 10 +- mlir/include/mlir/Dialect/Linalg/IR/LinalgBase.td | 3 + mlir/include/mlir/Dialect/Linalg/IR/LinalgOps.h | 1 + mlir/include/mlir/Dialect/Linalg/IR/LinalgOps.td | 135 + .../mlir/Dialect/Linalg/IR/LinalgStructuredOps.td | 11 +- .../Linalg/IR/LinalgStructuredOpsInterface.td | 103 +- mlir/include/mlir/Dialect/Linalg/IR/LinalgTypes.h | 3 + mlir/include/mlir/Dialect/Linalg/Passes.h | 9 + mlir/include/mlir/Dialect/Linalg/Passes.td | 22 +- .../mlir/Dialect/Linalg/Transforms/Hoisting.h | 49 +- .../mlir/Dialect/Linalg/Transforms/Transforms.h | 106 +- mlir/include/mlir/Dialect/Linalg/Utils/Utils.h | 37 +- mlir/include/mlir/Dialect/OpenACC/CMakeLists.txt | 6 +- mlir/include/mlir/Dialect/OpenACC/OpenACCOps.td | 14 +- mlir/include/mlir/Dialect/OpenMP/OpenMPOps.td | 9 +- mlir/include/mlir/Dialect/PDL/IR/PDL.h | 12 - mlir/include/mlir/Dialect/PDL/IR/PDLBase.td | 96 - mlir/include/mlir/Dialect/PDL/IR/PDLDialect.td | 69 + mlir/include/mlir/Dialect/PDL/IR/PDLOps.h | 29 + mlir/include/mlir/Dialect/PDL/IR/PDLOps.td | 2 +- mlir/include/mlir/Dialect/PDL/IR/PDLTypes.h | 28 +- mlir/include/mlir/Dialect/PDL/IR/PDLTypes.td | 84 + mlir/include/mlir/Dialect/PDLInterp/IR/PDLInterp.h | 1 + .../mlir/Dialect/PDLInterp/IR/PDLInterpOps.td | 2 +- mlir/include/mlir/Dialect/Quant/QuantOpsBase.td | 2 +- mlir/include/mlir/Dialect/SCF/SCFOps.td | 4 +- .../mlir/Dialect/SPIRV/IR/SPIRVArithmeticOps.td | 36 +- .../mlir/Dialect/SPIRV/IR/SPIRVAtomicOps.td | 4 +- .../mlir/Dialect/SPIRV/IR/SPIRVBarrierOps.td | 141 + mlir/include/mlir/Dialect/SPIRV/IR/SPIRVBase.td | 39 +- mlir/include/mlir/Dialect/SPIRV/IR/SPIRVBitOps.td | 83 +- mlir/include/mlir/Dialect/SPIRV/IR/SPIRVCastOps.td | 25 +- .../mlir/Dialect/SPIRV/IR/SPIRVCompositeOps.td | 14 +- mlir/include/mlir/Dialect/SPIRV/IR/SPIRVGLSLOps.td | 42 +- .../include/mlir/Dialect/SPIRV/IR/SPIRVGroupOps.td | 4 +- .../mlir/Dialect/SPIRV/IR/SPIRVLogicalOps.td | 227 +- .../mlir/Dialect/SPIRV/IR/SPIRVMatrixOps.td | 2 + .../mlir/Dialect/SPIRV/IR/SPIRVMemoryOps.td | 296 + mlir/include/mlir/Dialect/SPIRV/IR/SPIRVMiscOps.td | 61 + .../mlir/Dialect/SPIRV/IR/SPIRVNonUniformOps.td | 123 +- mlir/include/mlir/Dialect/SPIRV/IR/SPIRVOpTraits.h | 39 + mlir/include/mlir/Dialect/SPIRV/IR/SPIRVOps.h | 1 + mlir/include/mlir/Dialect/SPIRV/IR/SPIRVOps.td | 494 +- .../mlir/Dialect/SPIRV/IR/SPIRVStructureOps.td | 133 +- .../Dialect/SPIRV/Transforms/SPIRVConversion.h | 13 - mlir/include/mlir/Dialect/Shape/IR/ShapeBase.td | 10 +- .../mlir/Dialect/StandardOps/EDSC/Intrinsics.h | 3 - mlir/include/mlir/Dialect/StandardOps/IR/Ops.h | 1 + mlir/include/mlir/Dialect/StandardOps/IR/Ops.td | 451 +- .../mlir/Dialect/StandardOps/Transforms/Passes.td | 2 +- .../include/mlir/Dialect/StandardOps/Utils/Utils.h | 32 + mlir/include/mlir/Dialect/Tensor/IR/Tensor.h | 2 + mlir/include/mlir/Dialect/Tensor/IR/TensorOps.td | 123 +- .../mlir/Dialect/Tensor/Transforms/Passes.td | 1 + mlir/include/mlir/Dialect/Tosa/IR/TosaOpBase.td | 8 +- mlir/include/mlir/Dialect/Tosa/Utils/QuantUtils.h | 2 +- mlir/include/mlir/Dialect/Vector/VectorOps.td | 117 +- .../include/mlir/Dialect/Vector/VectorTransforms.h | 11 +- mlir/include/mlir/Dialect/Vector/VectorUtils.h | 6 + mlir/include/mlir/ExecutionEngine/CRunnerUtils.h | 18 +- mlir/include/mlir/IR/AffineExpr.h | 10 +- mlir/include/mlir/IR/AffineExprVisitor.h | 30 +- mlir/include/mlir/IR/AffineMap.h | 63 + mlir/include/mlir/IR/Builders.h | 2 + mlir/include/mlir/IR/BuiltinOps.h | 2 + mlir/include/mlir/IR/BuiltinOps.td | 51 + mlir/include/mlir/IR/BuiltinTypes.h | 232 +- mlir/include/mlir/IR/BuiltinTypes.td | 254 + mlir/include/mlir/IR/Diagnostics.h | 77 +- mlir/include/mlir/IR/FunctionSupport.h | 23 +- mlir/include/mlir/IR/ImplicitLocOpBuilder.h | 19 +- mlir/include/mlir/IR/IntegerSet.h | 9 + mlir/include/mlir/IR/MLIRContext.h | 8 +- mlir/include/mlir/IR/OpBase.td | 275 +- mlir/include/mlir/IR/OpDefinition.h | 88 +- mlir/include/mlir/IR/OpImplementation.h | 12 +- mlir/include/mlir/IR/PatternMatch.h | 25 + mlir/include/mlir/IR/Types.h | 2 + mlir/include/mlir/InitAllDialects.h | 2 + mlir/include/mlir/Interfaces/CMakeLists.txt | 1 + mlir/include/mlir/Interfaces/CastInterfaces.h | 22 + mlir/include/mlir/Interfaces/CastInterfaces.td | 51 + mlir/include/mlir/Interfaces/ViewLikeInterface.h | 1 + mlir/include/mlir/Interfaces/ViewLikeInterface.td | 69 + mlir/include/mlir/Parser.h | 2 +- mlir/include/mlir/Pass/Pass.h | 6 + mlir/include/mlir/Pass/PassManager.h | 36 +- mlir/include/mlir/Pass/PassRegistry.h | 6 +- mlir/include/mlir/Support/IndentedOstream.h | 2 +- mlir/include/mlir/TableGen/Builder.h | 85 + mlir/include/mlir/TableGen/Constraint.h | 2 +- mlir/include/mlir/TableGen/OpTrait.h | 2 +- mlir/include/mlir/TableGen/Operator.h | 7 + mlir/include/mlir/TableGen/Type.h | 4 +- mlir/include/mlir/TableGen/TypeDef.h | 47 +- .../include/mlir/Target/LLVMIR/ModuleTranslation.h | 16 +- mlir/include/mlir/Target/LLVMIR/TypeTranslation.h | 2 +- mlir/include/mlir/Transforms/Bufferize.h | 2 +- mlir/include/mlir/Transforms/DialectConversion.h | 28 + mlir/include/mlir/Transforms/LoopFusionUtils.h | 49 +- mlir/include/mlir/Transforms/Passes.td | 105 + mlir/integration_test/CMakeLists.txt | 1 + .../Dialect/LLVMIR/CPU/X86/test-inline-asm.mlir | 8 +- .../LLVMIR/CPU/test-vector-reductions-fp.mlir | 70 +- .../LLVMIR/CPU/test-vector-reductions-int.mlir | 66 +- .../Dialect/Linalg/CPU/matmul-vs-matvec.mlir | 2 +- .../Dialect/Vector/CPU/test-compress.mlir | 16 +- .../Dialect/Vector/CPU/test-expand.mlir | 19 +- .../Dialect/Vector/CPU/test-gather.mlir | 28 +- .../Dialect/Vector/CPU/test-maskedload.mlir | 16 +- .../Dialect/Vector/CPU/test-maskedstore.mlir | 18 +- .../Dialect/Vector/CPU/test-scatter.mlir | 4 +- .../Dialect/Vector/CPU/test-sparse-dot-matvec.mlir | 5 +- .../CPU/test-sparse-saxpy-jagged-matvec.mlir | 5 +- .../Sparse/CPU/frostt-example.mlir | 149 + .../Sparse/CPU/matrix-market-example.mlir | 129 +- mlir/integration_test/data/test.tns | 25 + mlir/lib/Analysis/AffineStructures.cpp | 325 +- mlir/lib/Analysis/CMakeLists.txt | 2 + mlir/lib/Analysis/LinearTransform.cpp | 165 + mlir/lib/Analysis/Presburger/CMakeLists.txt | 2 +- mlir/lib/Analysis/Presburger/Matrix.cpp | 13 + mlir/lib/Analysis/Presburger/Simplex.cpp | 65 +- mlir/lib/Analysis/PresburgerSet.cpp | 13 + mlir/lib/Analysis/Utils.cpp | 124 +- mlir/lib/Bindings/Python/.style.yapf | 4 + mlir/lib/Bindings/Python/BuiltinOps.td | 15 + mlir/lib/Bindings/Python/CMakeLists.txt | 27 +- mlir/lib/Bindings/Python/IRModules.cpp | 919 +- mlir/lib/Bindings/Python/IRModules.h | 41 +- mlir/lib/Bindings/Python/LinalgOps.td | 16 + mlir/lib/Bindings/Python/ShapeOps.td | 15 + mlir/lib/Bindings/Python/TensorOps.td | 15 + mlir/lib/Bindings/Python/mlir/dialects/__init__.py | 70 +- mlir/lib/Bindings/Python/mlir/dialects/_builtin.py | 94 + mlir/lib/Bindings/Python/mlir/dialects/_linalg.py | 27 + mlir/lib/CAPI/CMakeLists.txt | 2 +- mlir/lib/CAPI/Dialect/CMakeLists.txt | 48 + mlir/lib/CAPI/Dialect/Linalg.cpp | 14 + mlir/lib/CAPI/Dialect/SCF.cpp | 13 + mlir/lib/CAPI/Dialect/Shape.cpp | 13 + mlir/lib/CAPI/Dialect/Standard.cpp | 13 + mlir/lib/CAPI/Dialect/Tensor.cpp | 14 + mlir/lib/CAPI/IR/AffineExpr.cpp | 20 + mlir/lib/CAPI/IR/AffineMap.cpp | 17 +- mlir/lib/CAPI/IR/BuiltinTypes.cpp | 11 + mlir/lib/CAPI/IR/CMakeLists.txt | 1 + mlir/lib/CAPI/IR/IR.cpp | 51 +- mlir/lib/CAPI/IR/IntegerSet.cpp | 103 + mlir/lib/CAPI/Standard/CMakeLists.txt | 7 - mlir/lib/CAPI/Standard/StandardDialect.cpp | 25 - mlir/lib/CAPI/Transforms/Passes.cpp | 2 +- .../AffineToStandard/AffineToStandard.cpp | 2 +- mlir/lib/Conversion/AsyncToLLVM/AsyncToLLVM.cpp | 1177 +- mlir/lib/Conversion/CMakeLists.txt | 2 + mlir/lib/Conversion/ComplexToLLVM/CMakeLists.txt | 19 + .../lib/Conversion/ComplexToLLVM/ComplexToLLVM.cpp | 301 + .../GPUCommon/ConvertKernelFuncToBlob.cpp | 2 +- .../GPUCommon/ConvertLaunchFuncToRuntimeCalls.cpp | 24 +- mlir/lib/Conversion/GPUCommon/GPUOpsLowering.h | 4 +- .../GPUCommon/IndexIntrinsicsOpLowering.h | 13 +- .../Conversion/GPUCommon/OpToFuncCallLowering.h | 11 +- .../Conversion/GPUToNVVM/LowerGpuOpsToNVVMOps.cpp | 14 +- .../GPUToROCDL/LowerGpuOpsToROCDLOps.cpp | 2 + mlir/lib/Conversion/GPUToSPIRV/GPUToSPIRV.cpp | 54 +- .../GPUToVulkan/ConvertLaunchFuncToVulkanCalls.cpp | 40 +- .../lib/Conversion/LinalgToSPIRV/LinalgToSPIRV.cpp | 18 +- mlir/lib/Conversion/PDLToPDLInterp/Predicate.h | 2 +- mlir/lib/Conversion/PDLToPDLInterp/PredicateTree.h | 2 +- mlir/lib/Conversion/PassDetail.h | 4 + mlir/lib/Conversion/SCFToGPU/CMakeLists.txt | 1 + mlir/lib/Conversion/SCFToGPU/SCFToGPUPass.cpp | 8 +- mlir/lib/Conversion/SCFToSPIRV/SCFToSPIRV.cpp | 51 +- .../SPIRVToLLVM/ConvertLaunchFuncToLLVMCalls.cpp | 8 +- mlir/lib/Conversion/SPIRVToLLVM/SPIRVToLLVM.cpp | 15 +- mlir/lib/Conversion/ShapeToStandard/CMakeLists.txt | 1 + .../Conversion/ShapeToStandard/ShapeToStandard.cpp | 16 +- .../Conversion/StandardToLLVM/StandardToLLVM.cpp | 219 +- .../Conversion/StandardToSPIRV/StandardToSPIRV.cpp | 259 +- mlir/lib/Conversion/TosaToLinalg/CMakeLists.txt | 20 + mlir/lib/Conversion/TosaToLinalg/TosaToLinalg.cpp | 188 + .../Conversion/TosaToLinalg/TosaToLinalgPass.cpp | 59 + .../VectorToLLVM/ConvertVectorToLLVM.cpp | 129 +- .../lib/Conversion/VectorToROCDL/VectorToROCDL.cpp | 16 +- .../lib/Conversion/VectorToSPIRV/VectorToSPIRV.cpp | 75 +- mlir/lib/Dialect/Affine/IR/AffineOps.cpp | 363 +- mlir/lib/Dialect/Affine/IR/AffineValueMap.cpp | 45 +- mlir/lib/Dialect/Affine/Utils/Utils.cpp | 27 + mlir/lib/Dialect/Async/IR/Async.cpp | 20 +- .../Dialect/Async/Transforms/AsyncParallelFor.cpp | 2 +- .../Dialect/Async/Transforms/AsyncRefCounting.cpp | 13 +- .../Transforms/AsyncRefCountingOptimization.cpp | 12 +- mlir/lib/Dialect/CMakeLists.txt | 1 + .../PDL => lib/Dialect/Complex}/CMakeLists.txt | 0 mlir/lib/Dialect/Complex/IR/CMakeLists.txt | 14 + mlir/lib/Dialect/Complex/IR/ComplexDialect.cpp | 16 + mlir/lib/Dialect/Complex/IR/ComplexOps.cpp | 19 + .../Dialect/GPU/Transforms/AsyncRegionRewriter.cpp | 4 +- mlir/lib/Dialect/GPU/Transforms/PassDetail.h | 1 + mlir/lib/Dialect/LLVMIR/CMakeLists.txt | 1 + mlir/lib/Dialect/LLVMIR/IR/LLVMDialect.cpp | 305 +- mlir/lib/Dialect/LLVMIR/IR/LLVMTypeSyntax.cpp | 101 +- mlir/lib/Dialect/LLVMIR/IR/LLVMTypes.cpp | 210 +- mlir/lib/Dialect/LLVMIR/IR/NVVMDialect.cpp | 13 +- mlir/lib/Dialect/LLVMIR/IR/ROCDLDialect.cpp | 12 +- mlir/lib/Dialect/LLVMIR/IR/TypeDetail.h | 25 +- .../Dialect/Linalg/Analysis/DependenceAnalysis.cpp | 46 +- mlir/lib/Dialect/Linalg/IR/LinalgOps.cpp | 524 +- mlir/lib/Dialect/Linalg/IR/LinalgTypes.cpp | 3 - mlir/lib/Dialect/Linalg/Transforms/Bufferize.cpp | 25 +- mlir/lib/Dialect/Linalg/Transforms/CMakeLists.txt | 1 + .../lib/Dialect/Linalg/Transforms/DropUnitDims.cpp | 1 + .../Linalg/Transforms/ElementwiseToLinalg.cpp | 17 +- mlir/lib/Dialect/Linalg/Transforms/Fusion.cpp | 426 +- .../Dialect/Linalg/Transforms/FusionOnTensors.cpp | 561 +- mlir/lib/Dialect/Linalg/Transforms/Hoisting.cpp | 411 + mlir/lib/Dialect/Linalg/Transforms/Loops.cpp | 83 +- mlir/lib/Dialect/Linalg/Transforms/Promotion.cpp | 36 +- .../Dialect/Linalg/Transforms/Sparsification.cpp | 245 +- mlir/lib/Dialect/Linalg/Transforms/Tiling.cpp | 30 +- mlir/lib/Dialect/Linalg/Transforms/Transforms.cpp | 192 +- mlir/lib/Dialect/Linalg/Utils/Utils.cpp | 25 + mlir/lib/Dialect/OpenMP/IR/OpenMPDialect.cpp | 3 +- mlir/lib/Dialect/PDL/IR/PDL.cpp | 64 +- mlir/lib/Dialect/SPIRV/IR/SPIRVOps.cpp | 73 +- mlir/lib/Dialect/SPIRV/IR/SPIRVTypes.cpp | 2 +- .../Linking/ModuleCombiner/ModuleCombiner.cpp | 10 +- .../SPIRV/Transforms/LowerABIAttributesPass.cpp | 9 +- .../Dialect/SPIRV/Transforms/SPIRVConversion.cpp | 15 +- mlir/lib/Dialect/Shape/IR/CMakeLists.txt | 1 + mlir/lib/Dialect/StandardOps/CMakeLists.txt | 2 + mlir/lib/Dialect/StandardOps/IR/Ops.cpp | 725 +- .../Dialect/StandardOps/Transforms/Bufferize.cpp | 97 +- .../Dialect/StandardOps/Transforms/ExpandOps.cpp | 13 +- mlir/lib/Dialect/StandardOps/Utils/Utils.cpp | 28 + mlir/lib/Dialect/Tensor/IR/CMakeLists.txt | 2 + mlir/lib/Dialect/Tensor/IR/TensorOps.cpp | 228 +- mlir/lib/Dialect/Tensor/Transforms/Bufferize.cpp | 96 +- mlir/lib/Dialect/Tensor/Transforms/CMakeLists.txt | 1 + mlir/lib/Dialect/Tensor/Transforms/PassDetail.h | 4 + .../Tosa/Transforms/TosaMakeBroadcastable.cpp | 2 +- mlir/lib/Dialect/Vector/VectorOps.cpp | 102 +- .../Dialect/Vector/VectorTransferOpTransforms.cpp | 83 +- mlir/lib/Dialect/Vector/VectorTransforms.cpp | 65 +- mlir/lib/Dialect/Vector/VectorUtils.cpp | 13 +- mlir/lib/ExecutionEngine/AsyncRuntime.cpp | 133 +- mlir/lib/ExecutionEngine/CMakeLists.txt | 2 + mlir/lib/ExecutionEngine/JitRunner.cpp | 67 +- mlir/lib/ExecutionEngine/SparseUtils.cpp | 274 +- mlir/lib/IR/AffineExpr.cpp | 20 + mlir/lib/IR/AffineMap.cpp | 27 +- mlir/lib/IR/AsmPrinter.cpp | 53 +- mlir/lib/IR/Builders.cpp | 4 + mlir/lib/IR/BuiltinDialect.cpp | 39 +- mlir/lib/IR/BuiltinTypes.cpp | 59 +- mlir/lib/IR/CMakeLists.txt | 2 + mlir/lib/IR/FunctionImplementation.cpp | 19 +- mlir/lib/IR/FunctionSupport.cpp | 32 + mlir/lib/IR/MLIRContext.cpp | 18 +- mlir/lib/IR/Operation.cpp | 42 + mlir/lib/IR/PatternMatch.cpp | 35 + mlir/lib/IR/TypeDetail.h | 43 - mlir/lib/IR/Types.cpp | 2 + mlir/lib/IR/Value.cpp | 5 - mlir/lib/Interfaces/CMakeLists.txt | 2 + mlir/lib/Interfaces/CastInterfaces.cpp | 17 + mlir/lib/Parser/AttributeParser.cpp | 5 + mlir/lib/Parser/TokenKinds.def | 2 + mlir/lib/Parser/TypeParser.cpp | 14 +- mlir/lib/Pass/Pass.cpp | 169 +- mlir/lib/Pass/PassDetail.h | 11 +- mlir/lib/Rewrite/ByteCode.cpp | 1 + mlir/lib/Rewrite/ByteCode.h | 2 +- mlir/lib/Rewrite/FrozenRewritePatternList.cpp | 2 +- mlir/lib/TableGen/Builder.cpp | 74 + mlir/lib/TableGen/CMakeLists.txt | 1 + mlir/lib/TableGen/Constraint.cpp | 10 +- mlir/lib/TableGen/OpTrait.cpp | 4 +- mlir/lib/TableGen/Operator.cpp | 12 + mlir/lib/TableGen/Type.cpp | 21 +- mlir/lib/TableGen/TypeDef.cpp | 61 +- mlir/lib/Target/CMakeLists.txt | 51 +- mlir/lib/Target/LLVMIR/ConvertFromLLVMIR.cpp | 30 +- mlir/lib/Target/LLVMIR/ModuleTranslation.cpp | 218 +- mlir/lib/Target/LLVMIR/TypeTranslation.cpp | 61 +- mlir/lib/Target/SPIRV/CMakeLists.txt | 28 + mlir/lib/Target/SPIRV/Deserialization.cpp | 2900 - .../Target/SPIRV/Deserialization/CMakeLists.txt | 17 + .../SPIRV/Deserialization/Deserialization.cpp | 23 + .../SPIRV/Deserialization/DeserializeOps.cpp | 565 + .../Target/SPIRV/Deserialization/Deserializer.cpp | 1920 + .../Target/SPIRV/Deserialization/Deserializer.h | 613 + mlir/lib/Target/SPIRV/Serialization.cpp | 2208 - mlir/lib/Target/SPIRV/Serialization/CMakeLists.txt | 15 + .../Target/SPIRV/Serialization/Serialization.cpp | 2257 + mlir/lib/Transforms/BufferDeallocation.cpp | 42 +- mlir/lib/Transforms/BufferUtils.cpp | 2 +- mlir/lib/Transforms/Canonicalizer.cpp | 22 +- mlir/lib/Transforms/LoopFusion.cpp | 699 +- mlir/lib/Transforms/PipelineDataTransfer.cpp | 10 +- mlir/lib/Transforms/Utils/DialectConversion.cpp | 56 +- mlir/lib/Transforms/Utils/FoldUtils.cpp | 6 +- .../Utils/GreedyPatternRewriteDriver.cpp | 2 +- mlir/lib/Transforms/Utils/LoopFusionUtils.cpp | 47 +- mlir/lib/Transforms/Utils/LoopUtils.cpp | 3 +- mlir/lib/Transforms/Utils/RegionUtils.cpp | 2 +- mlir/test/Analysis/test-dominance.mlir | 4 +- mlir/test/Analysis/test-liveness.mlir | 2 +- mlir/test/Bindings/Python/.style.yapf | 4 + mlir/test/Bindings/Python/CMakeLists.txt | 4 +- mlir/test/Bindings/Python/dialects/builtin.py | 69 + mlir/test/Bindings/Python/dialects/linalg.py | 57 + mlir/test/Bindings/Python/insertion_point.py | 15 + mlir/test/Bindings/Python/ir_affine_expr.py | 275 + mlir/test/Bindings/Python/ir_affine_map.py | 154 + mlir/test/Bindings/Python/ir_attributes.py | 2 +- mlir/test/Bindings/Python/ir_operation.py | 6 +- mlir/test/Bindings/Python/ir_types.py | 16 +- mlir/test/Bindings/Python/ods_helpers.py | 210 + mlir/test/CAPI/ir.c | 181 +- mlir/test/CMakeLists.txt | 1 + .../Conversion/AffineToStandard/lower-affine.mlir | 54 +- .../Conversion/ArmNeonToLLVM/convert-to-llvm.mlir | 6 +- .../AsyncToLLVM/convert-coro-to-llvm.mlir | 83 + .../AsyncToLLVM/convert-runtime-to-llvm.mlir | 160 + .../Conversion/AsyncToLLVM/convert-to-llvm.mlir | 82 +- .../Conversion/ComplexToLLVM/convert-to-llvm.mlir | 141 + .../lower-alloc-to-gpu-runtime-calls.mlir | 13 +- .../lower-launch-func-to-gpu-runtime-calls.mlir | 14 +- .../lower-memcpy-to-gpu-runtime-calls.mlir | 2 +- .../GPUCommon/lower-wait-to-gpu-runtime-calls.mlir | 2 +- .../Conversion/GPUCommon/memory-attrbution.mlir | 120 +- .../GPUToCUDA/lower-nvvm-kernel-to-cubin.mlir | 2 +- mlir/test/Conversion/GPUToNVVM/gpu-to-nvvm.mlir | 253 +- mlir/test/Conversion/GPUToROCDL/gpu-to-rocdl.mlir | 209 +- .../GPUToROCm/lower-rocdl-kernel-to-hsaco.mlir | 2 +- .../test/Conversion/GPUToVulkan/invoke-vulkan.mlir | 80 +- .../Conversion/LinalgToSPIRV/linalg-to-spirv.mlir | 2 +- .../Conversion/OpenMPToLLVM/convert-to-llvmir.mlir | 20 +- mlir/test/Conversion/SCFToGPU/parallel_loop.mlir | 4 +- .../Conversion/SCFToStandard/convert-to-cfg.mlir | 18 +- .../SPIRVToLLVM/arithmetic-ops-to-llvm.mlir | 52 +- .../SPIRVToLLVM/bitwise-ops-to-llvm.mlir | 286 +- .../Conversion/SPIRVToLLVM/cast-ops-to-llvm.mlir | 52 +- .../SPIRVToLLVM/comparison-ops-to-llvm.mlir | 88 +- .../SPIRVToLLVM/constant-op-to-llvm.mlir | 26 +- .../SPIRVToLLVM/control-flow-ops-to-llvm.mlir | 32 +- .../Conversion/SPIRVToLLVM/func-ops-to-llvm.mlir | 14 +- .../Conversion/SPIRVToLLVM/glsl-ops-to-llvm.mlir | 74 +- .../SPIRVToLLVM/logical-ops-to-llvm.mlir | 24 +- .../SPIRVToLLVM/lower-host-to-llvm-calls.mlir | 8 +- .../Conversion/SPIRVToLLVM/memory-ops-to-llvm.mlir | 70 +- .../Conversion/SPIRVToLLVM/misc-ops-to-llvm.mlir | 32 +- .../Conversion/SPIRVToLLVM/shift-ops-to-llvm.mlir | 72 +- .../SPIRVToLLVM/spirv-types-to-llvm.mlir | 14 +- .../ShapeToStandard/convert-shape-constraints.mlir | 8 +- .../ShapeToStandard/shape-to-standard.mlir | 50 +- .../StandardToLLVM/calling-convention.mlir | 40 +- .../StandardToLLVM/convert-argattrs.mlir | 4 +- .../StandardToLLVM/convert-dynamic-memref-ops.mlir | 464 +- .../Conversion/StandardToLLVM/convert-funcs.mlir | 18 +- .../StandardToLLVM/convert-static-memref-ops.mlir | 440 +- .../StandardToLLVM/convert-to-llvmir.mlir | 1377 +- .../StandardToLLVM/standard-to-llvm.mlir | 168 +- .../StandardToSPIRV/std-ops-to-spirv.mlir | 220 +- .../Conversion/TosaToLinalg/tosa-to-linalg.mlir | 140 + .../VectorToLLVM/vector-mask-to-llvm.mlir | 50 +- .../VectorToLLVM/vector-reduction-to-llvm.mlir | 32 +- .../Conversion/VectorToLLVM/vector-to-llvm.mlir | 1038 +- .../Conversion/VectorToROCDL/vector-to-rocdl.mlir | 8 +- .../Conversion/VectorToSCF/vector-to-loops.mlir | 36 +- mlir/test/Conversion/VectorToSPIRV/simple.mlir | 10 + .../Affine/SuperVectorize/normalize_maps.mlir | 58 - mlir/test/Dialect/Affine/affine-data-copy.mlir | 12 +- mlir/test/Dialect/Affine/canonicalize.mlir | 267 +- mlir/test/Dialect/Affine/parallelize.mlir | 4 +- .../Async/async-ref-counting-optimization.mlir | 63 +- mlir/test/Dialect/Async/async-ref-counting.mlir | 72 +- mlir/test/Dialect/Async/coro.mlir | 58 + mlir/test/Dialect/Async/ops.mlir | 14 - mlir/test/Dialect/Async/runtime.mlir | 130 + mlir/test/Dialect/Builtin/canonicalize.mlir | 25 + mlir/test/Dialect/Builtin/invalid.mlir | 11 + mlir/test/Dialect/Builtin/ops.mlir | 20 + mlir/test/Dialect/Complex/ops.mlir | 33 + mlir/test/Dialect/GPU/all-reduce-max.mlir | 48 +- mlir/test/Dialect/GPU/all-reduce.mlir | 8 +- mlir/test/Dialect/GPU/async-region.mlir | 2 +- mlir/test/Dialect/GPU/invalid.mlir | 20 +- mlir/test/Dialect/GPU/multiple-all-reduce.mlir | 4 +- mlir/test/Dialect/GPU/outlining.mlir | 4 +- mlir/test/Dialect/LLVMIR/dialect-cast.mlir | 112 +- mlir/test/Dialect/LLVMIR/func.mlir | 56 +- mlir/test/Dialect/LLVMIR/global.mlir | 82 +- mlir/test/Dialect/LLVMIR/invalid.mlir | 348 +- mlir/test/Dialect/LLVMIR/legalize-for-export.mlir | 12 +- mlir/test/Dialect/LLVMIR/nvvm.mlir | 96 +- mlir/test/Dialect/LLVMIR/rocdl.mlir | 220 +- mlir/test/Dialect/LLVMIR/roundtrip.mlir | 458 +- mlir/test/Dialect/LLVMIR/terminator.mlir | 2 +- mlir/test/Dialect/LLVMIR/types-invalid.mlir | 51 +- mlir/test/Dialect/LLVMIR/types.mlir | 102 +- mlir/test/Dialect/Linalg/canonicalize.mlir | 313 +- .../Linalg/convert-elementwise-to-linalg.mlir | 8 +- .../test/Dialect/Linalg/drop-unit-extent-dims.mlir | 23 + mlir/test/Dialect/Linalg/fusion-pattern.mlir | 20 +- mlir/test/Dialect/Linalg/fusion-sequence.mlir | 114 +- mlir/test/Dialect/Linalg/hoist-padding.mlir | 85 + mlir/test/Dialect/Linalg/hoisting.mlir | 166 + mlir/test/Dialect/Linalg/invalid.mlir | 288 + mlir/test/Dialect/Linalg/llvm.mlir | 188 +- mlir/test/Dialect/Linalg/loop-order.mlir | 24 + mlir/test/Dialect/Linalg/loops.mlir | 18 +- mlir/test/Dialect/Linalg/promote.mlir | 29 +- mlir/test/Dialect/Linalg/reshape_fusion.mlir | 260 +- .../Linalg/reshape_linearization_fusion.mlir | 145 +- mlir/test/Dialect/Linalg/roundtrip.mlir | 118 +- mlir/test/Dialect/Linalg/sparse_1d.mlir | 115 +- mlir/test/Dialect/Linalg/sparse_2d.mlir | 195 +- mlir/test/Dialect/Linalg/sparse_3d.mlir | 75 +- mlir/test/Dialect/Linalg/sparse_nd.mlir | 94 + mlir/test/Dialect/Linalg/sparse_storage.mlir | 36 + mlir/test/Dialect/Linalg/sparse_vector.mlir | 310 + mlir/test/Dialect/Linalg/tile-and-distribute.mlir | 8 +- mlir/test/Dialect/Linalg/tile-and-pad-tensors.mlir | 39 + mlir/test/Dialect/Linalg/tile-tensors.mlir | 119 +- mlir/test/Dialect/Linalg/transform-patterns.mlir | 31 +- mlir/test/Dialect/Linalg/vectorization.mlir | 8 +- mlir/test/Dialect/OpenMP/ops.mlir | 12 +- mlir/test/Dialect/SCF/for-loop-specialization.mlir | 2 +- mlir/test/Dialect/SCF/ops.mlir | 20 +- .../Dialect/SCF/parallel-loop-specialization.mlir | 4 +- mlir/test/Dialect/SPIRV/IR/availability.mlir | 2 +- mlir/test/Dialect/SPIRV/IR/barrier-ops.mlir | 49 + mlir/test/Dialect/SPIRV/IR/bit-ops.mlir | 130 + mlir/test/Dialect/SPIRV/IR/cast-ops.mlir | 262 + mlir/test/Dialect/SPIRV/IR/glsl-ops.mlir | 20 + mlir/test/Dialect/SPIRV/IR/group-ops.mlir | 31 +- mlir/test/Dialect/SPIRV/IR/logical-ops.mlir | 245 + mlir/test/Dialect/SPIRV/IR/memory-ops.mlir | 629 + mlir/test/Dialect/SPIRV/IR/misc-ops.mlir | 29 + mlir/test/Dialect/SPIRV/IR/non-uniform-ops.mlir | 26 +- mlir/test/Dialect/SPIRV/IR/ops.mlir | 1355 - mlir/test/Dialect/SPIRV/IR/structure-ops.mlir | 49 + mlir/test/Dialect/SPIRV/IR/target-env.mlir | 2 +- mlir/test/Dialect/SPIRV/IR/types.mlir | 4 +- .../Dialect/SPIRV/Transforms/vce-deduction.mlir | 2 +- mlir/test/Dialect/Standard/bufferize.mlir | 83 - mlir/test/Dialect/Standard/canonicalize.mlir | 30 +- mlir/test/Dialect/Standard/expand-ops.mlir | 26 +- mlir/test/Dialect/Standard/expand-tanh.mlir | 2 +- mlir/test/Dialect/Standard/invalid.mlir | 66 - mlir/test/Dialect/Standard/ops.mlir | 12 - mlir/test/Dialect/Tensor/bufferize.mlir | 86 +- mlir/test/Dialect/Tensor/canonicalize.mlir | 87 + mlir/test/Dialect/Tensor/invalid.mlir | 84 + mlir/test/Dialect/Tensor/ops.mlir | 32 + mlir/test/Dialect/Tosa/inlining.mlir | 8 +- mlir/test/Dialect/Vector/canonicalize.mlir | 35 + mlir/test/Dialect/Vector/invalid.mlir | 115 +- mlir/test/Dialect/Vector/ops.mlir | 32 +- .../Dialect/Vector/vector-contract-transforms.mlir | 10 +- .../test/Dialect/Vector/vector-mem-transforms.mlir | 217 +- .../Vector/vector-transfer-full-partial-split.mlir | 32 +- .../Dialect/Vector/vector-transfer-unroll.mlir | 62 + .../test/Dialect/Vector/vector-transferop-opt.mlir | 63 +- mlir/test/Dialect/Vector/vector-transforms.mlir | 69 +- mlir/test/EDSC/builder-api-test.cpp | 46 +- mlir/test/IR/core-ops.mlir | 104 +- mlir/test/IR/invalid-func-op.mlir | 16 + mlir/test/IR/invalid-ops.mlir | 108 +- mlir/test/IR/invalid.mlir | 2 +- mlir/test/IR/locations.mlir | 14 + mlir/test/IR/parser.mlir | 2 + mlir/test/Target/SPIRV/barrier-ops.mlir | 24 + mlir/test/Target/SPIRV/barrier.mlir | 24 - mlir/test/Target/SPIRV/glsl-ops.mlir | 6 + mlir/test/Target/SPIRV/group-ops.mlir | 8 +- mlir/test/Target/SPIRV/logical-ops.mlir | 8 + mlir/test/Target/SPIRV/non-uniform-ops.mlir | 12 +- mlir/test/Target/SPIRV/spec-constant.mlir | 31 + mlir/test/Target/arm-neon.mlir | 22 +- mlir/test/Target/arm-sve.mlir | 62 +- mlir/test/Target/avx512.mlir | 28 +- mlir/test/Target/import.ll | 130 +- mlir/test/Target/llvmir-intrinsics.mlir | 309 +- mlir/test/Target/llvmir-invalid.mlir | 23 +- mlir/test/Target/llvmir-types.mlir | 62 +- mlir/test/Target/llvmir.mlir | 1006 +- mlir/test/Target/nvvmir.mlir | 66 +- mlir/test/Target/openmp-llvm.mlir | 98 +- mlir/test/Target/rocdl.mlir | 142 +- mlir/test/Transforms/buffer-deallocation.mlir | 47 +- mlir/test/Transforms/buffer-hoisting.mlir | 14 +- mlir/test/Transforms/buffer-loop-hoisting.mlir | 14 +- mlir/test/Transforms/canonicalize-block-merge.mlir | 4 +- mlir/test/Transforms/canonicalize.mlir | 103 +- mlir/test/Transforms/constant-fold.mlir | 116 +- mlir/test/Transforms/copy-removal.mlir | 6 +- mlir/test/Transforms/cse.mlir | 8 +- mlir/test/Transforms/loop-fusion.mlir | 225 +- mlir/test/Transforms/normalize-memrefs-ops.mlir | 2 +- mlir/test/Transforms/parametric-tiling.mlir | 8 +- mlir/test/Transforms/promote-buffers-to-stack.mlir | 10 +- mlir/test/Transforms/sccp-callgraph.mlir | 2 +- mlir/test/Transforms/sccp-structured.mlir | 2 +- mlir/test/Transforms/sccp.mlir | 2 +- mlir/test/Transforms/test-convert-call-op.mlir | 6 +- .../test-pattern-selective-replacement.mlir | 15 + .../lib/Dialect/Affine/TestVectorizationUtils.cpp | 45 - mlir/test/lib/Dialect/Shape/TestShapeFunctions.cpp | 2 +- mlir/test/lib/Dialect/Test/TestOps.td | 28 + mlir/test/lib/Dialect/Test/TestPatterns.cpp | 49 +- mlir/test/lib/Dialect/Test/TestTypeDefs.td | 23 +- mlir/test/lib/Dialect/Test/TestTypes.cpp | 2 +- mlir/test/lib/Transforms/TestConvertCallOp.cpp | 3 +- .../lib/Transforms/TestLinalgFusionTransforms.cpp | 29 +- mlir/test/lib/Transforms/TestLinalgHoisting.cpp | 1 + mlir/test/lib/Transforms/TestLinalgTransforms.cpp | 35 + mlir/test/lib/Transforms/TestSparsification.cpp | 8 +- mlir/test/lib/Transforms/TestVectorTransforms.cpp | 25 +- mlir/test/mlir-cpu-runner/bare_ptr_call_conv.mlir | 2 +- mlir/test/mlir-cpu-runner/simple.mlir | 58 +- mlir/test/mlir-cuda-runner/all-reduce-and.mlir | 5 +- mlir/test/mlir-cuda-runner/all-reduce-max.mlir | 5 +- mlir/test/mlir-cuda-runner/all-reduce-min.mlir | 5 +- mlir/test/mlir-cuda-runner/all-reduce-op.mlir | 5 +- mlir/test/mlir-cuda-runner/all-reduce-or.mlir | 5 +- mlir/test/mlir-cuda-runner/all-reduce-region.mlir | 5 +- mlir/test/mlir-cuda-runner/all-reduce-xor.mlir | 5 +- mlir/test/mlir-cuda-runner/gpu-to-cubin.mlir | 5 +- .../test/mlir-cuda-runner/multiple-all-reduce.mlir | 5 +- mlir/test/mlir-cuda-runner/shuffle.mlir | 5 +- mlir/test/mlir-cuda-runner/two-modules.mlir | 5 +- .../mlir-linalg-ods-gen/test-linalg-ods-gen.tc | 108 +- mlir/test/mlir-opt/commandline.mlir | 42 +- mlir/test/mlir-rocm-runner/gpu-to-hsaco.mlir | 5 +- mlir/test/mlir-rocm-runner/two-modules.mlir | 5 +- mlir/test/mlir-rocm-runner/vecadd.mlir | 5 +- mlir/test/mlir-rocm-runner/vector-transferops.mlir | 5 +- mlir/test/mlir-tblgen/directive-common.td | 31 + mlir/test/mlir-tblgen/op-attribute.td | 2 +- mlir/test/mlir-tblgen/op-decl.td | 17 + mlir/test/mlir-tblgen/op-format-spec.td | 10 +- mlir/test/mlir-tblgen/op-format.mlir | 28 +- mlir/test/mlir-tblgen/op-python-bindings.td | 88 +- mlir/test/mlir-tblgen/openmp-common.td | 26 - mlir/test/mlir-tblgen/rewriter-indexing.td | 3 + mlir/test/mlir-tblgen/typedefs.td | 24 +- mlir/tools/CMakeLists.txt | 3 +- mlir/tools/mlir-linalg-ods-gen/CMakeLists.txt | 15 + .../mlir-linalg-ods-gen/mlir-linalg-ods-gen.cpp | 577 +- .../mlir-rocm-runner/rocm-runtime-wrappers.cpp | 9 +- mlir/tools/mlir-tblgen/CMakeLists.txt | 2 +- mlir/tools/mlir-tblgen/DirectiveCommonGen.cpp | 94 + mlir/tools/mlir-tblgen/EnumsGen.cpp | 2 +- mlir/tools/mlir-tblgen/OpDefinitionsGen.cpp | 112 +- mlir/tools/mlir-tblgen/OpDocGen.cpp | 12 +- mlir/tools/mlir-tblgen/OpFormatGen.cpp | 365 +- mlir/tools/mlir-tblgen/OpPythonBindingGen.cpp | 172 +- mlir/tools/mlir-tblgen/OpenMPCommonGen.cpp | 88 - mlir/tools/mlir-tblgen/RewriterGen.cpp | 22 +- mlir/tools/mlir-tblgen/SPIRVUtilsGen.cpp | 13 +- mlir/tools/mlir-tblgen/StructsGen.cpp | 2 +- mlir/tools/mlir-tblgen/TypeDefGen.cpp | 289 +- mlir/unittests/Analysis/AffineStructuresTest.cpp | 209 +- mlir/unittests/Analysis/CMakeLists.txt | 1 + mlir/unittests/Analysis/LinearTransformTest.cpp | 87 + mlir/unittests/Analysis/PresburgerSetTest.cpp | 80 +- mlir/unittests/TableGen/structs.td | 2 +- mlir/utils/gdb-scripts/prettyprinters.py | 2 + mlir/utils/spirv/define_inst.sh | 2 +- mlir/utils/spirv/define_opcodes.sh | 2 +- mlir/utils/spirv/gen_spirv_dialect.py | 10 +- openmp/CMakeLists.txt | 12 +- openmp/cmake/OpenMPTesting.cmake | 4 +- openmp/docs/ReleaseNotes.rst | 27 +- openmp/docs/SupportAndFAQ.rst | 6 +- openmp/docs/design/Runtimes.rst | 170 + openmp/docs/remarks/OptimizationRemarks.rst | 25 + openmp/libomptarget/CMakeLists.txt | 26 +- .../libomptarget/deviceRTLs/amdgcn/CMakeLists.txt | 2 - .../deviceRTLs/amdgcn/src/amdgcn_locks.hip | 3 + .../deviceRTLs/amdgcn/src/amdgcn_smid.hip | 3 + .../deviceRTLs/amdgcn/src/hip_atomics.h | 41 - .../deviceRTLs/amdgcn/src/target_impl.h | 32 +- .../deviceRTLs/amdgcn/src/target_impl.hip | 43 +- openmp/libomptarget/deviceRTLs/common/omptargeti.h | 2 - .../libomptarget/deviceRTLs/common/src/cancel.cu | 3 + .../libomptarget/deviceRTLs/common/src/critical.cu | 3 + .../deviceRTLs/common/src/data_sharing.cu | 3 + .../libomptarget/deviceRTLs/common/src/libcall.cu | 9 +- openmp/libomptarget/deviceRTLs/common/src/loop.cu | 4 +- .../libomptarget/deviceRTLs/common/src/omp_data.cu | 3 + .../deviceRTLs/common/src/omptarget.cu | 3 + .../libomptarget/deviceRTLs/common/src/parallel.cu | 3 + .../deviceRTLs/common/src/reduction.cu | 11 +- .../libomptarget/deviceRTLs/common/src/support.cu | 2 + openmp/libomptarget/deviceRTLs/common/src/sync.cu | 3 + openmp/libomptarget/deviceRTLs/common/src/task.cu | 3 + .../libomptarget/deviceRTLs/common/state-queuei.h | 1 - .../libomptarget/deviceRTLs/common/target_atomic.h | 38 - openmp/libomptarget/deviceRTLs/interface.h | 1 - .../libomptarget/deviceRTLs/nvptx/CMakeLists.txt | 104 +- .../deviceRTLs/nvptx/src/target_impl.cu | 174 +- .../deviceRTLs/nvptx/src/target_impl.h | 164 +- .../deviceRTLs/nvptx/test/CMakeLists.txt | 2 +- openmp/libomptarget/deviceRTLs/nvptx/test/lit.cfg | 4 +- openmp/libomptarget/include/Debug.h | 8 +- openmp/libomptarget/include/SourceInfo.h | 89 +- openmp/libomptarget/include/dlwrap.h | 277 + openmp/libomptarget/plugins/CMakeLists.txt | 33 +- openmp/libomptarget/plugins/amdgpu/CMakeLists.txt | 7 +- openmp/libomptarget/plugins/amdgpu/impl/data.cpp | 1 - openmp/libomptarget/plugins/amdgpu/impl/machine.h | 5 +- openmp/libomptarget/plugins/amdgpu/impl/rt.h | 6 - openmp/libomptarget/plugins/amdgpu/impl/system.cpp | 6 +- openmp/libomptarget/plugins/amdgpu/src/rtl.cpp | 7 +- openmp/libomptarget/plugins/common/CMakeLists.txt | 14 + .../plugins/common/MemoryManager/CMakeLists.txt | 11 + .../plugins/common/MemoryManager/MemoryManager.h | 346 + openmp/libomptarget/plugins/common/elf_common.c | 111 - .../plugins/common/elf_common/CMakeLists.txt | 15 + .../plugins/common/elf_common/elf_common.h | 111 + openmp/libomptarget/plugins/cuda/CMakeLists.txt | 26 +- .../plugins/cuda/dynamic_cuda/cuda.cpp | 99 + .../libomptarget/plugins/cuda/dynamic_cuda/cuda.h | 104 + openmp/libomptarget/plugins/cuda/src/rtl.cpp | 225 +- .../plugins/generic-elf-64bit/src/rtl.cpp | 2 +- openmp/libomptarget/plugins/ve/CMakeLists.txt | 1 + openmp/libomptarget/plugins/ve/src/rtl.cpp | 2 +- openmp/libomptarget/src/CMakeLists.txt | 9 +- openmp/libomptarget/src/MemoryManager.cpp | 262 - openmp/libomptarget/src/MemoryManager.h | 95 - openmp/libomptarget/src/device.cpp | 42 +- openmp/libomptarget/src/device.h | 4 - openmp/libomptarget/src/interface.cpp | 44 +- openmp/libomptarget/src/omptarget.cpp | 201 +- openmp/libomptarget/src/private.h | 69 +- openmp/libomptarget/src/rtl.cpp | 70 +- openmp/libomptarget/src/rtl.h | 33 - .../test/mapping/declare_mapper_api.cpp | 12 +- openmp/runtime/CMakeLists.txt | 19 +- openmp/runtime/cmake/LibompGetArchitecture.cmake | 15 + openmp/runtime/cmake/LibompUtils.cmake | 2 + openmp/runtime/cmake/config-ix.cmake | 1 + openmp/runtime/src/CMakeLists.txt | 17 +- openmp/runtime/src/include/omp.h.var | 7 +- openmp/runtime/src/include/omp_lib.f90.var | 75 +- openmp/runtime/src/include/omp_lib.h.var | 107 +- openmp/runtime/src/kmp.h | 60 +- openmp/runtime/src/kmp_alloc.cpp | 51 +- openmp/runtime/src/kmp_atomic.cpp | 5 +- openmp/runtime/src/kmp_barrier.cpp | 15 +- openmp/runtime/src/kmp_config.h.cmake | 6 + openmp/runtime/src/kmp_global.cpp | 3 + openmp/runtime/src/kmp_runtime.cpp | 173 +- openmp/runtime/src/kmp_settings.cpp | 185 +- openmp/runtime/src/kmp_taskdeps.cpp | 28 +- openmp/runtime/src/kmp_taskdeps.h | 20 +- openmp/runtime/src/kmp_tasking.cpp | 151 +- openmp/runtime/src/kmp_wait_release.h | 20 + openmp/runtime/src/ompt-general.cpp | 2 +- openmp/runtime/src/z_Linux_util.cpp | 164 +- openmp/runtime/src/z_Windows_NT_util.cpp | 37 + openmp/runtime/test/api/omp_alloc_null_fb.c | 4 +- openmp/runtime/test/barrier/omp_barrier.c | 3 + openmp/runtime/test/env/omp_alloc_env_invalid.c | 16 + .../test/tasking/hidden_helper_task/common.h | 59 + .../test/tasking/hidden_helper_task/depend.cpp | 131 + .../test/tasking/hidden_helper_task/gtid.cpp | 132 + .../test/tasking/hidden_helper_task/taskgroup.cpp | 78 + .../test/worksharing/for/kmp_sch_simd_guided.c | 17 + polly/include/polly/ScopInfo.h | 39 +- polly/include/polly/Support/ScopHelper.h | 7 +- polly/lib/Analysis/ScopBuilder.cpp | 17 +- polly/lib/Analysis/ScopInfo.cpp | 78 +- polly/lib/External/isl/AUTHORS | 5 +- polly/lib/External/isl/ChangeLog | 9 + polly/lib/External/isl/GIT_HEAD_ID | 2 +- polly/lib/External/isl/Makefile.am | 5 + polly/lib/External/isl/Makefile.in | 611 +- polly/lib/External/isl/aclocal.m4 | 199 +- .../External/isl/check_single_reference_templ.c | 19 + polly/lib/External/isl/compile | 13 +- polly/lib/External/isl/configure | 246 +- polly/lib/External/isl/configure.ac | 4 +- polly/lib/External/isl/depcomp | 8 +- polly/lib/External/isl/doc/Makefile.in | 13 +- polly/lib/External/isl/doc/user.pod | 62 +- polly/lib/External/isl/imath/gmp_compat.c | 252 +- polly/lib/External/isl/imath/imath.c | 2484 +- polly/lib/External/isl/imath/imath.h | 445 +- polly/lib/External/isl/imath/imrat.c | 772 +- polly/lib/External/isl/imath/imrat.h | 238 +- polly/lib/External/isl/include/isl/aff.h | 17 + polly/lib/External/isl/include/isl/cpp-checked.h | 208 +- polly/lib/External/isl/include/isl/cpp.h | 366 +- polly/lib/External/isl/include/isl/map.h | 16 +- polly/lib/External/isl/include/isl/multi.h | 1 + polly/lib/External/isl/include/isl/polynomial.h | 6 +- .../lib/External/isl/include/isl/polynomial_type.h | 2 + polly/lib/External/isl/include/isl/schedule.h | 1 + polly/lib/External/isl/include/isl/space.h | 5 + polly/lib/External/isl/include/isl/union_map.h | 12 + polly/lib/External/isl/install-sh | 36 +- polly/lib/External/isl/interface/Makefile.in | 80 +- polly/lib/External/isl/interface/aclocal.m4 | 189 +- polly/lib/External/isl/interface/compile | 13 +- polly/lib/External/isl/interface/configure | 222 +- polly/lib/External/isl/interface/cpp.cc | 12 +- polly/lib/External/isl/interface/depcomp | 8 +- polly/lib/External/isl/interface/generator.cc | 2 + polly/lib/External/isl/interface/install-sh | 36 +- polly/lib/External/isl/interface/isl.py | 374 +- polly/lib/External/isl/interface/ltmain.sh | 217 +- polly/lib/External/isl/interface/missing | 16 +- polly/lib/External/isl/isl_aff.c | 257 +- polly/lib/External/isl/isl_aff_lex_templ.c | 8 +- polly/lib/External/isl/isl_aff_private.h | 3 + polly/lib/External/isl/isl_arg.c | 1 + polly/lib/External/isl/isl_ast_codegen.c | 29 + polly/lib/External/isl/isl_bernstein.c | 50 +- polly/lib/External/isl/isl_bound.c | 101 +- polly/lib/External/isl/isl_bound.h | 9 + polly/lib/External/isl/isl_convex_hull.c | 1 + polly/lib/External/isl/isl_copy_tuple_id_templ.c | 33 + polly/lib/External/isl/isl_fold.c | 1197 +- polly/lib/External/isl/isl_input.c | 55 +- polly/lib/External/isl/isl_list_private.h | 10 + polly/lib/External/isl/isl_list_templ.c | 2 +- polly/lib/External/isl/isl_local_space.c | 11 +- polly/lib/External/isl/isl_map.c | 123 +- polly/lib/External/isl/isl_map_bound_templ.c | 4 + polly/lib/External/isl/isl_map_private.h | 4 + polly/lib/External/isl/isl_map_simplify.c | 3 + polly/lib/External/isl/isl_mat.c | 18 +- polly/lib/External/isl/isl_morph.c | 239 +- polly/lib/External/isl/isl_morph.h | 3 + polly/lib/External/isl/isl_opt_mpa_templ.c | 8 +- polly/lib/External/isl/isl_output.c | 28 +- polly/lib/External/isl/isl_polynomial.c | 14 +- polly/lib/External/isl/isl_polynomial_private.h | 16 +- polly/lib/External/isl/isl_pw_templ.c | 21 +- polly/lib/External/isl/isl_pw_union_opt.c | 258 +- polly/lib/External/isl/isl_seq.c | 9 +- polly/lib/External/isl/isl_space.c | 110 +- polly/lib/External/isl/isl_space_private.h | 11 +- polly/lib/External/isl/isl_tab.c | 14 +- polly/lib/External/isl/isl_tab.h | 1 - polly/lib/External/isl/isl_tab_pip.c | 1 + polly/lib/External/isl/isl_test.c | 364 +- polly/lib/External/isl/isl_test_imath.c | 1 - polly/lib/External/isl/isl_type_has_space_templ.c | 18 + polly/lib/External/isl/isl_union_eval.c | 62 +- polly/lib/External/isl/isl_union_map.c | 172 +- polly/lib/External/isl/isl_union_map_lex_templ.c | 23 + polly/lib/External/isl/isl_union_map_private.h | 4 + polly/lib/External/isl/isl_union_multi.c | 35 +- polly/lib/External/isl/isl_union_single.c | 53 +- polly/lib/External/isl/isl_union_templ.c | 23 +- polly/lib/External/isl/ltmain.sh | 217 +- polly/lib/External/isl/m4/libtool.m4 | 27 +- polly/lib/External/isl/missing | 16 +- polly/lib/External/isl/py-compile | 8 +- polly/lib/External/isl/test-driver | 10 +- .../isl/test_inputs/codegen/cloog/classen.c | 44 +- .../isl/test_inputs/codegen/cloog/dealII.c | 4 +- .../External/isl/test_inputs/codegen/cloog/dot2.c | 4 +- .../External/isl/test_inputs/codegen/cloog/faber.c | 26 +- .../isl/test_inputs/codegen/cloog/gesced.c | 4 +- .../isl/test_inputs/codegen/cloog/gesced3.c | 2 +- .../External/isl/test_inputs/codegen/cloog/mode.c | 4 +- .../codegen/cloog/reservoir-liu-zhuge1.c | 12 +- .../External/isl/test_inputs/codegen/cloog/test.c | 6 +- .../isl/test_inputs/codegen/cloog/vivien.c | 33 +- .../isl/test_inputs/codegen/cloog/vivien2.c | 28 +- .../External/isl/test_inputs/codegen/cloog/yosr.c | 4 +- .../External/isl/test_inputs/codegen/cloog/yosr2.c | 4 +- .../External/isl/test_inputs/codegen/correlation.c | 84 +- polly/lib/External/isl/test_inputs/codegen/empty.c | 2 +- polly/lib/External/isl/test_inputs/codegen/group.c | 2 +- .../isl/test_inputs/codegen/omega/if_then-1.c | 2 +- .../isl/test_inputs/codegen/omega/if_then-2.c | 2 +- .../isl/test_inputs/codegen/omega/if_then-3.c | 2 +- .../isl/test_inputs/codegen/omega/iter9-0.c | 4 +- .../External/isl/test_inputs/codegen/omega/m12-1.c | 4 +- .../isl/test_inputs/codegen/omega/wak1-0.c | 34 +- .../isl/test_inputs/codegen/pldi2012/figure7_b.c | 2 +- .../isl/test_inputs/codegen/pldi2012/figure7_c.c | 2 +- .../isl/test_inputs/codegen/pldi2012/figure7_d.c | 2 +- .../isl/test_inputs/codegen/pldi2012/figure8_b.in | 2 +- .../lib/External/isl/test_inputs/codegen/shift2.c | 90 +- polly/lib/External/isl/test_inputs/gist1.polylib | 14 - polly/lib/Support/ISLTools.cpp | 4 +- polly/lib/Support/RegisterPasses.cpp | 2 +- polly/lib/Support/ScopHelper.cpp | 4 +- polly/lib/Transform/DeLICM.cpp | 5 + polly/lib/Transform/ForwardOpTree.cpp | 3 + polly/lib/Transform/ZoneAlgo.cpp | 22 +- polly/test/DeLICM/pr41656.ll | 10 +- polly/test/DeLICM/pr48783.ll | 96 + polly/test/DeLICM/reduction_looprotate_hoisted.ll | 2 +- polly/test/DependenceInfo/computeout.ll | 4 +- .../different_schedule_dimensions.ll | 2 +- polly/test/DependenceInfo/fine_grain_dep_0.ll | 4 +- .../generate_may_write_dependence_info.ll | 4 +- .../may_writes_do_not_block_must_writes_for_war.ll | 2 +- .../reduction_multiple_reductions.ll | 2 +- .../reduction_multiple_reductions_2.ll | 6 +- .../DependenceInfo/reduction_privatization_deps.ll | 6 +- .../reduction_privatization_deps_3.ll | 6 +- .../reduction_privatization_deps_4.ll | 6 +- .../reduction_privatization_deps_5.ll | 6 +- polly/test/DependenceInfo/reduction_sequence.ll | 10 +- .../reduction_simple_privatization_deps_2.ll | 6 +- ...uction_simple_privatization_deps_w_parameter.ll | 4 +- polly/test/DependenceInfo/sequential_loops.ll | 14 +- polly/test/GPGPU/managed-pointers-preparation.ll | 2 +- polly/test/GPGPU/non-zero-array-offset.ll | 8 +- .../Isl/Ast/alias_checks_with_empty_context.ll | 2 +- polly/test/Isl/CodeGen/empty_domain_in_context.ll | 4 +- .../exprModDiv___%for.cond---%for.end.jscop | 2 +- .../exprModDiv___%for.cond---%for.end.jscop.pow2 | 2 +- .../invariant_load_parameters_cyclic_dependence.ll | 2 +- polly/test/Isl/CodeGen/param_div_div_div_2.ll | 2 +- .../focaltech_test_detail_threshold-7bc17e.ll | 14 +- ...non-affine-loop-condition-dependent-access_1.ll | 2 +- ...non-affine-loop-condition-dependent-access_2.ll | 4 +- ...non-affine-loop-condition-dependent-access_3.ll | 4 +- ...n_affine_conditional_surrounding_affine_loop.ll | 4 +- ...fine_conditional_surrounding_non_affine_loop.ll | 4 +- .../ScopInfo/NonAffine/non_affine_float_compare.ll | 2 +- .../NonAffine/non_affine_loop_condition.ll | 2 +- .../NonAffine/non_affine_loop_used_later.ll | 2 +- .../ScopInfo/avoid_new_parameters_from_geps.ll | 2 +- .../ScopInfo/constant_functions_as_unknowns.ll | 2 +- polly/test/ScopInfo/modulo_zext_1.ll | 2 +- polly/test/ScopInfo/modulo_zext_2.ll | 2 +- polly/test/ScopInfo/modulo_zext_3.ll | 2 +- .../test/ScopInfo/multidim_2d_with_modref_call.ll | 4 +- .../ScopInfo/multidim_2d_with_modref_call_2.ll | 4 +- .../ScopInfo/multidim_fold_constant_dim_zero.ll | 2 +- .../multidim_fortran_2d_with_modref_call.ll | 4 +- polly/test/ScopInfo/phi_not_grouped_at_top.ll | 2 +- polly/test/Simplify/coalesce_3partials.ll | 2 +- polly/test/Simplify/coalesce_disjointelements.ll | 4 +- polly/test/Simplify/coalesce_overlapping.ll | 2 +- polly/test/Simplify/coalesce_partial.ll | 2 +- runtimes/CMakeLists.txt | 203 + {llvm/runtimes => runtimes}/Components.cmake.in | 0 5876 files changed, 1540887 insertions(+), 457686 deletions(-) create mode 100644 .github/lockdown.yml create mode 100644 clang-tools-extra/clangd/ASTSignals.cpp create mode 100644 clang-tools-extra/clangd/ASTSignals.h create mode 100644 clang-tools-extra/clangd/unittests/ASTSignalsTests.cpp create mode 100644 clang/lib/Basic/OpenCLOptions.cpp create mode 100644 clang/test/AST/Inputs/cuda.h create mode 100644 clang/test/AST/ast-dump-managed-var.cu create mode 100644 clang/test/AST/pr47636.cpp create mode 100644 clang/test/CodeGen/aarch64-ls64.c create mode 100644 clang/test/CodeGenCUDA/managed-var.cu create mode 100644 clang/test/CodeGenCXX/debug-info-gline-tables-only-codeview.cpp create mode 100644 clang/test/CodeGenCXX/difile_entry.cpp create mode 100644 clang/test/CodeGenCXX/fdebug-info-for-profiling.cpp create mode 100644 clang/test/CodeGenCXX/ms-lookup-template-base-classes.cpp create mode 100644 clang/test/CodeGenCXX/ppc32-varargs-method.cpp delete mode 100644 clang/test/CodeGenCoroutines/coro-retcon-unreachable.ll create mode 100644 clang/test/CodeGenObjC/null-check-bool-ret.m create mode 100644 clang/test/CodeGenObjC/ppc32-varargs-id.m copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] create mode 100644 clang/test/Driver/aix-pragma-pack.c create mode 100644 clang/test/Driver/arm-machine-outliner.c create mode 100644 clang/test/Driver/fcs-profile-generate.c create mode 100644 clang/test/Driver/fdirect-access-external-data.c create mode 100644 clang/test/Driver/sigpipe-handling.c create mode 100644 clang/test/Format/access-modifiers.cpp create mode 100644 clang/test/Frontend/fixed_point_conversions_half.c create mode 100644 clang/test/Index/Inputs/preamble-reparse-changed-module/head.h create mode 100644 clang/test/Index/Inputs/preamble-reparse-changed-module/module. [...] create mode 100644 clang/test/Index/Inputs/preamble-reparse-changed-module/new-head.h create mode 100644 clang/test/Index/preamble-reparse-changed-module.m create mode 100644 clang/test/Layout/aix-power-natural-interaction.cpp create mode 100644 clang/test/OpenMP/declare_target_device_only_compilation.cpp create mode 100644 clang/test/OpenMP/declare_variant_ast_x86_64.c create mode 100644 clang/test/PCH/aix-pragma-pack.c create mode 100644 clang/test/Profile/profile-prefix-map.c create mode 100644 clang/test/Sema/Inputs/pragma-align-pack1.h create mode 100644 clang/test/Sema/aix-pragma-pack-and-align.c create mode 100644 clang/test/Sema/attr-enforce-tcb-errors.cpp create mode 100644 clang/test/Sema/attr-enforce-tcb.c create mode 100644 clang/test/Sema/attr-enforce-tcb.cpp create mode 100644 clang/test/Sema/incompatible-sign.cpp create mode 100644 clang/test/Sema/misleading-pragma-align-pack-diagnostics.c create mode 100644 clang/test/SemaCUDA/managed-var.cu create mode 100644 clang/test/SemaCXX/subst-func-type-invalid-ret-type.cpp create mode 100644 clang/test/SemaObjCXX/warn-called-once.mm delete mode 100644 clang/test/SemaOpenCL/logical-ops.cl create mode 100644 clang/test/SemaOpenCL/operators.cl create mode 100644 clang/test/SemaTemplate/instantiation-dependence.cpp create mode 100644 compiler-rt/lib/gwp_asan/optional/printf.h delete mode 100644 compiler-rt/lib/gwp_asan/tests/optional/printf_sanitizer_common.cpp create mode 100644 compiler-rt/lib/gwp_asan/tests/options.cpp create mode 100644 compiler-rt/lib/gwp_asan/tests/platform_specific/printf_sanitiz [...] create mode 100644 compiler-rt/test/msan/chained_origin_memmove.cpp create mode 100644 compiler-rt/tools/gwp_asan/options_parser_fuzzer.cpp create mode 100644 debuginfo-tests/dexter-tests/memvars/inline-escaping-function.c create mode 100644 debuginfo-tests/dexter-tests/memvars/merged-store.c create mode 100644 debuginfo-tests/dexter-tests/memvars/unused-merged-value.c create mode 100644 flang/include/flang/Frontend/PreprocessorOptions.h rename flang/test/Driver/{no_files.f90 => no-files.f90} (100%) rename flang/test/Driver/{version_test.f90 => version-test.f90} (100%) create mode 100644 flang/test/Flang-Driver/Inputs/basic-header-one.h create mode 100644 flang/test/Flang-Driver/Inputs/basic-header-two.h create mode 100644 flang/test/Flang-Driver/Inputs/basictestmoduleone.mod create mode 100644 flang/test/Flang-Driver/Inputs/fixed-form-test.f create mode 100644 flang/test/Flang-Driver/Inputs/free-form-test.f90 create mode 100644 flang/test/Flang-Driver/Inputs/header-dir/basic-header-one.h create mode 100644 flang/test/Flang-Driver/Inputs/header-dir/basic-header-two.h create mode 100644 flang/test/Flang-Driver/Inputs/module-dir/basictestmoduletwo.mod create mode 100644 flang/test/Flang-Driver/code-gen.f90 delete mode 100644 flang/test/Flang-Driver/emit-obj.f90 create mode 100644 flang/test/Flang-Driver/fixed-free-detection.f90 create mode 100644 flang/test/Flang-Driver/include-header.f90 create mode 100644 flang/test/Flang-Driver/include-module.f90 create mode 100644 flang/test/Flang-Driver/macro-def-undef.f90 create mode 100644 flang/test/Flang-Driver/macro-multiline.f90 create mode 100644 flang/test/Flang-Driver/phases.f90 create mode 100644 flang/test/Flang-Driver/predefined-macros-compiler-version.f90 copy {clang/test/CXX/cpp/cpp.module => flang/test/Frontend}/Inputs/empty.h (100%) create mode 100644 flang/test/Frontend/preprocessor-diag.f90 create mode 100644 flang/test/Semantics/acc-declare-validity.f90 create mode 100644 flang/test/Semantics/altreturn06.f90 create mode 100644 flang/test/Semantics/call17.f90 create mode 100644 flang/test/Semantics/modfile37.f90 create mode 100644 flang/test/Semantics/modfile38.f90 create mode 100644 flang/test/Semantics/modfile39.f90 create mode 100644 flang/test/Semantics/modifiable01.f90 create mode 100644 flang/test/Semantics/omp-do01-positivecase.f90 create mode 100644 flang/test/Semantics/omp-do05-positivecase.f90 create mode 100644 flang/test/Semantics/omp-workshare03.f90 create mode 100644 flang/test/Semantics/omp-workshare04.f90 create mode 100644 flang/test/Semantics/omp-workshare05.f90 create mode 100644 flang/test/Semantics/resolve100.f90 delete mode 100644 flang/tools/f18/f18_version.h.in delete mode 100644 flang/unittests/Frontend/InputOutputTest.cpp create mode 100644 libc/src/__support/common.h delete mode 100644 libc/src/__support/common.h.def create mode 100644 libc/src/ctype/isascii.cpp create mode 100644 libc/src/ctype/isascii.h create mode 100644 libc/src/ctype/toascii.cpp create mode 100644 libc/src/ctype/toascii.h create mode 100644 libc/src/math/fmaf.cpp create mode 100644 libc/src/math/fmaf.h create mode 100644 libc/src/string/memmove.cpp create mode 100644 libc/src/string/memmove.h create mode 100644 libc/test/src/ctype/isascii_test.cpp create mode 100644 libc/test/src/ctype/toascii_test.cpp create mode 100644 libc/test/src/math/FmaTest.h create mode 100644 libc/test/src/math/fmaf_test.cpp create mode 100644 libc/test/src/string/memmove_test.cpp create mode 100644 libc/utils/FPUtil/aarch64/FEnv.h create mode 100644 libc/utils/UnitTest/FuchsiaTest.h create mode 100644 libc/utils/UnitTest/LibcTest.cpp create mode 100644 libc/utils/UnitTest/LibcTest.h delete mode 100644 libc/utils/UnitTest/Test.cpp create mode 100644 libc/utils/testutils/RandUtils.cpp create mode 100644 libc/utils/testutils/RandUtils.h rename libcxx/cmake/caches/{Generic-cxx2a.cmake => Generic-cxx20.cmake} (100%) create mode 100644 libcxx/cmake/caches/Generic-cxx2b.cmake create mode 100644 libcxx/cmake/caches/Generic-no-filesystem.cmake create mode 100644 libcxx/include/__bits create mode 100644 libcxx/include/support/openbsd/xlocale.h create mode 100644 libcxx/test/libcxx/debug/extern-templates.sh.cpp create mode 100644 libcxx/test/std/algorithms/alg.modifying.operations/alg.shift/s [...] create mode 100644 libcxx/test/std/algorithms/alg.modifying.operations/alg.shift/s [...] create mode 100644 libcxx/test/std/concepts/concept.destructible/destructible.comp [...] create mode 100644 libcxx/test/std/language.support/support.limits/support.limits. [...] create mode 100644 libcxx/test/std/language.support/support.limits/support.limits. [...] create mode 100644 libcxx/test/std/language.support/support.limits/support.limits. [...] create mode 100644 libcxx/test/std/language.support/support.limits/support.limits. [...] delete mode 100644 libcxx/test/std/numerics/rand/rand.dis/rand.dist.uni/rand.dist. [...] create mode 100644 libcxx/test/std/numerics/rand/rand.dis/rand.dist.uni/rand.dist. [...] create mode 100644 libcxx/test/std/re/re.alg/re.alg.match/awk.locale.pass.cpp create mode 100644 libcxx/test/std/re/re.alg/re.alg.match/basic.locale.pass.cpp create mode 100644 libcxx/test/std/re/re.alg/re.alg.match/ecma.locale.pass.cpp create mode 100644 libcxx/test/std/re/re.alg/re.alg.match/extended.locale.pass.cpp create mode 100644 libcxx/test/std/re/re.alg/re.alg.search/awk.locale.pass.cpp create mode 100644 libcxx/test/std/re/re.alg/re.alg.search/basic.locale.pass.cpp create mode 100644 libcxx/test/std/re/re.alg/re.alg.search/ecma.locale.pass.cpp create mode 100644 libcxx/test/std/re/re.alg/re.alg.search/extended.locale.pass.cpp create mode 100644 libcxx/test/std/strings/basic.string/string.contains/contains.c [...] create mode 100644 libcxx/test/std/strings/basic.string/string.contains/contains.p [...] create mode 100644 libcxx/test/std/strings/basic.string/string.contains/contains.s [...] create mode 100644 libcxx/test/std/strings/string.view/string.view.template/contai [...] create mode 100644 libcxx/test/std/strings/string.view/string.view.template/contai [...] create mode 100644 libcxx/test/std/strings/string.view/string.view.template/contai [...] create mode 100644 libcxx/test/std/utilities/function.objects/func.wrap/func.wrap. [...] create mode 100644 libcxx/test/std/utilities/memory/util.smartptr/util.smartptr.sh [...] create mode 100644 libcxx/test/std/utilities/memory/util.smartptr/util.smartptr.sh [...] create mode 100644 libcxx/test/std/utilities/meta/meta.unary/meta.unary.prop/is_sc [...] create mode 100644 libcxx/test/std/utilities/variant/variant.visit/visit_return_ty [...] create mode 100644 libcxx/test/support/make_implicit.h create mode 100644 lld/test/COFF/Inputs/precomp-ghash-obj1.obj create mode 100644 lld/test/COFF/Inputs/precomp-ghash-obj2.obj create mode 100644 lld/test/COFF/Inputs/precomp-ghash-precomp.obj create mode 100644 lld/test/COFF/precomp-ghash.test delete mode 100644 lld/test/ELF/debug-gnu-pubnames.s create mode 100644 lld/test/ELF/exclude-libs-versym.s create mode 100644 lld/test/ELF/lto/exclude-libs-libcall.ll create mode 100644 lld/test/ELF/lto/pseudo-probe-lto.ll create mode 100644 lld/test/ELF/lto/wrap-defined.ll copy lld/test/ELF/{ppc64-reloc-addr.s => ppc64-reloc-addr-err.s} (100%) create mode 100644 lld/test/ELF/ppc64-reloc-addr16-err.s delete mode 100644 lld/test/ELF/tls-le-weak-undef.s create mode 100644 lld/test/ELF/tls-weak-undef.s create mode 100644 lld/test/ELF/wrap-defined.s create mode 100644 lld/test/MachO/objc-arc-contract.ll create mode 100644 lld/test/wasm/export-table-explicit.test create mode 100644 lld/wasm/InputTable.h create mode 100644 lldb/docs/_lldb/__init__.py create mode 100644 lldb/docs/python_api.rst create mode 100644 lldb/docs/python_api_enums.rst delete mode 100644 lldb/resources/LLDB-Info.plist create mode 100644 lldb/source/Commands/CommandOptionsProcessLaunch.cpp create mode 100644 lldb/source/Commands/CommandOptionsProcessLaunch.h copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] copy lldb/test/API/commands/expression/import-std-module/empty-module/root/usr/inc [...] rename lldb/test/API/commands/expression/import-std-module/forward_decl_from_modul [...] create mode 100644 lldb/test/API/commands/expression/import-std-module/missing-mod [...] create mode 100644 lldb/test/API/commands/expression/import-std-module/missing-mod [...] copy lldb/test/API/commands/expression/import-std-module/{forward_decl_from_module [...] copy lldb/test/API/commands/expression/import-std-module/{forward_decl_from_module [...] create mode 100644 lldb/test/API/commands/expression/import-std-module/missing-mod [...] rename lldb/test/API/commands/expression/import-std-module/{sysroot/root/usr/inclu [...] copy clang-tools-extra/clangd/test/Inputs/background-index/sub_dir/compile_flags.t [...] rename lldb/test/API/commands/expression/import-std-module/{empty-module/root/usr/ [...] create mode 100644 lldb/test/API/commands/register/register/aarch64_sve_registers/ [...] create mode 100644 lldb/test/API/commands/register/register/aarch64_sve_registers/ [...] create mode 100644 lldb/test/API/commands/register/register/aarch64_sve_registers/ [...] copy lldb/test/API/{functionalities/data-formatter/data-formatter-stl/libcxx/initi [...] create mode 100644 lldb/test/API/lang/cpp/break-on-initializers/TestBreakOnCPP11In [...] create mode 100644 lldb/test/API/lang/cpp/break-on-initializers/main.cpp create mode 100644 lldb/test/API/tools/lldb-server/TestGdbRemoteAttachOrWait.py create mode 100644 lldb/test/API/tools/lldb-server/TestGdbRemoteAttachWait.py create mode 100644 lldb/test/Shell/ObjectFile/ELF/riscv-arch.yaml create mode 100644 lldb/test/Shell/ScriptInterpreter/Lua/breakpoint_function_callb [...] create mode 100644 lldb/test/Shell/ScriptInterpreter/Lua/partial_statements.test create mode 100644 lldb/test/Shell/SymbolFile/DWARF/Inputs/subprogram_ranges.s create mode 100644 lldb/test/Shell/SymbolFile/DWARF/subprogram_ranges.test delete mode 100644 lldb/tools/debugserver/debugnub-exports rename lldb/tools/debugserver/{source => resources}/debugserver-entitlements.plist (100%) copy lldb/{ => tools/debugserver}/resources/debugserver-macosx-entitlements.plist (100%) rename lldb/tools/debugserver/{source/debugserver-macosx-entitlements.plist => res [...] delete mode 100644 lldb/tools/debugserver/source/com.apple.debugserver.applist.int [...] delete mode 100644 lldb/tools/debugserver/source/com.apple.debugserver.applist.plist delete mode 100644 lldb/tools/debugserver/source/com.apple.debugserver.internal.plist delete mode 100644 lldb/tools/debugserver/source/com.apple.debugserver.plist delete mode 100644 lldb/tools/debugserver/source/com.apple.debugserver.posix.inter [...] delete mode 100644 lldb/tools/debugserver/source/com.apple.debugserver.posix.plist delete mode 100644 lldb/tools/debugserver/source/com.apple.internal.xpc.remote.deb [...] create mode 100644 lldb/tools/lldb-vscode/FifoFiles.cpp create mode 100644 lldb/tools/lldb-vscode/FifoFiles.h create mode 100644 lldb/tools/lldb-vscode/RunInTerminal.cpp create mode 100644 lldb/tools/lldb-vscode/RunInTerminal.h create mode 100644 lldb/unittests/Host/PipeTest.cpp create mode 100644 llvm/include/llvm/Analysis/Utils/ImportedFunctionsInliningStatistics.h rename llvm/include/llvm/ExecutionEngine/Orc/{ => Shared}/OrcError.h (100%) create mode 100644 llvm/include/llvm/IR/ReplaceConstant.h delete mode 100644 llvm/include/llvm/Transforms/Utils/ImportedFunctionsInliningSta [...] create mode 100644 llvm/lib/Analysis/ImportedFunctionsInliningStatistics.cpp create mode 100644 llvm/lib/IR/ReplaceConstant.cpp create mode 100644 llvm/lib/Target/AArch64/AArch64SchedA64FX.td delete mode 100644 llvm/lib/Target/AMDGPU/AMDGPUInline.cpp create mode 100644 llvm/lib/Target/AMDGPU/AMDGPUMIRFormatter.cpp create mode 100644 llvm/lib/Target/AMDGPU/AMDGPUMIRFormatter.h create mode 100644 llvm/lib/Target/AMDGPU/GCNSubtarget.h create mode 100644 llvm/lib/Target/AMDGPU/R600Subtarget.h create mode 100644 llvm/lib/Target/ARM/ARMBlockPlacement.cpp rename llvm/lib/Target/RISCV/{Utils => MCTargetDesc}/RISCVBaseInfo.cpp (100%) create mode 100644 llvm/lib/Target/RISCV/MCTargetDesc/RISCVBaseInfo.h rename llvm/lib/Target/RISCV/{Utils => MCTargetDesc}/RISCVMatInt.cpp (100%) rename llvm/lib/Target/RISCV/{Utils => MCTargetDesc}/RISCVMatInt.h (100%) delete mode 100644 llvm/lib/Target/RISCV/Utils/CMakeLists.txt delete mode 100644 llvm/lib/Target/RISCV/Utils/RISCVBaseInfo.h create mode 100644 llvm/lib/Target/X86/X86InstrSNP.td delete mode 100644 llvm/lib/Transforms/Utils/ImportedFunctionsInliningStatistics.cpp create mode 100644 llvm/test/Analysis/BasicAA/noalias-scope-decl.ll create mode 100644 llvm/test/Analysis/CostModel/AArch64/arith-ssat.ll create mode 100644 llvm/test/Analysis/CostModel/AArch64/arith-usat.ll create mode 100644 llvm/test/Analysis/CostModel/AArch64/sve-cmpsel.ll create mode 100644 llvm/test/Analysis/CostModel/AArch64/sve-getIntrinsicInstrCost- [...] create mode 100644 llvm/test/Analysis/DDG/print-dot-ddg.ll create mode 100644 llvm/test/Analysis/MemorySSA/noalias-scope-decl.ll create mode 100644 llvm/test/Analysis/ScalarEvolution/incorrect-exit-count.ll delete mode 100644 llvm/test/Analysis/lit.local.cfg create mode 100644 llvm/test/Assembler/aarch64-intrinsics-attributes.ll create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/legalize-fp128-fconstant.mir create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/legalize-saddo.mir create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/legalize-ssubo.mir create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/legalize-uadde.mir create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/legalize-uaddo.mir create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/legalize-usube.mir create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/legalize-usubo.mir create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/prelegalizer-combiner-load [...] create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/prelegalizer-combiner-load [...] create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/select-saddo.mir create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/select-ssubo.mir create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/select-usubo.mir create mode 100644 llvm/test/CodeGen/AArch64/aarch64-dup-ext-crash.ll create mode 100644 llvm/test/CodeGen/AArch64/aarch64-dup-ext-scalable.ll create mode 100644 llvm/test/CodeGen/AArch64/aarch64-dup-ext-vectortype-crash.ll create mode 100644 llvm/test/CodeGen/AArch64/aarch64-dup-ext.ll create mode 100644 llvm/test/CodeGen/AArch64/aarch64-matrix-umull-smull.ll create mode 100644 llvm/test/CodeGen/AArch64/dag-combine-insert-subvector.ll create mode 100644 llvm/test/CodeGen/AArch64/ilp32-tlsdesc.ll create mode 100644 llvm/test/CodeGen/AArch64/ilp32-va.ll delete mode 100644 llvm/test/CodeGen/AArch64/legalize-uaddo.mir create mode 100644 llvm/test/CodeGen/AArch64/ls64-intrinsics.ll create mode 100644 llvm/test/CodeGen/AArch64/mla_mls_merge.ll create mode 100644 llvm/test/CodeGen/AArch64/sve-bit-counting-pred.ll create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/combine-urem-pow-2.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/fdiv.f16.ll create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/fdiv.f32.ll create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/fdiv.f64.ll create mode 100644 llvm/test/CodeGen/AMDGPU/debug_frame.ll create mode 100644 llvm/test/CodeGen/AMDGPU/early-term.mir create mode 100644 llvm/test/CodeGen/AMDGPU/memory-legalizer-flat-volatile.ll create mode 100644 llvm/test/CodeGen/AMDGPU/memory-legalizer-global-volatile.ll create mode 100644 llvm/test/CodeGen/AMDGPU/memory-legalizer-local-volatile.ll create mode 100644 llvm/test/CodeGen/AMDGPU/memory-legalizer-private-volatile.ll create mode 100644 llvm/test/CodeGen/ARM/machine-outliner-stack-fixup-arm.mir create mode 100644 llvm/test/CodeGen/ARM/machine-outliner-stack-fixup-thumb.mir create mode 100644 llvm/test/CodeGen/Hexagon/autohvx/vector-align-store-mask.ll create mode 100644 llvm/test/CodeGen/Hexagon/autohvx/widen-setcc.ll create mode 100644 llvm/test/CodeGen/MIR/AMDGPU/custom-pseudo-source-values.ll create mode 100644 llvm/test/CodeGen/PowerPC/fold_swtest_br.ll create mode 100644 llvm/test/CodeGen/PowerPC/legalize-invert-br_cc.ll create mode 100644 llvm/test/CodeGen/PowerPC/non-debug-mi-search-frspxsrsp.ll create mode 100644 llvm/test/CodeGen/PowerPC/register-pressure-reduction.ll create mode 100644 llvm/test/CodeGen/PowerPC/sign-ext-atomics.ll create mode 100644 llvm/test/CodeGen/PowerPC/xxpermdi_mnemonics.s delete mode 100644 llvm/test/CodeGen/RISCV/bare-select.ll create mode 100644 llvm/test/CodeGen/RISCV/out-of-reach-emergency-slot.mir create mode 100644 llvm/test/CodeGen/RISCV/rv32Zba.ll create mode 100644 llvm/test/CodeGen/RISCV/rv64Zba.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/extractelt-fp-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/extractelt-fp-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/extractelt-int-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/extractelt-int-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/insertelt-fp-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/insertelt-fp-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/insertelt-int-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/insertelt-int-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/mask-exts-truncs-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/mask-exts-truncs-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/rvv-vscale.i32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/rvv-vscale.i64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/saddo-sdnode.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/setcc-fp-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/setcc-fp-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/setcc-integer-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/setcc-integer-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vamoadd-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vamoadd-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vamoand-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vamoand-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vamomax-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vamomax-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vamomaxu-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vamomaxu-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vamomin-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vamomin-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vamominu-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vamominu-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vamoor-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vamoor-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vamoswap-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vamoswap-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vamoxor-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vamoxor-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vexts-sdnode-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vexts-sdnode-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfadd-sdnode-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfadd-sdnode-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfclass-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfclass-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfdiv-sdnode-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfdiv-sdnode-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfmul-sdnode-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfmul-sdnode-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfsqrt-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfsqrt-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfsub-sdnode-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfsub-sdnode-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vloxei-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vloxei-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vloxseg-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vloxseg-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vlseg-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vlseg-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vlsegff-rv32-dead.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vlsegff-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vlsegff-rv64-dead.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vlsegff-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vlsseg-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vlsseg-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vluxei-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vluxei-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vluxseg-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vluxseg-rv64.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vlxe-rv32.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vlxe-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmarith-sdnode.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmulh-sdnode-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vrgatherei16-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vrgatherei16-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vselect-fp-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vselect-fp-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vselect-int-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vselect-int-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vsoxei-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vsoxei-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vsoxseg-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vsoxseg-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vsplats-fp.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vsplats-i1.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vsseg-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vsseg-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vssseg-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vssseg-rv64.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vsuxe-rv32.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vsuxe-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vsuxei-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vsuxei-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vsuxseg-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vsuxseg-rv64.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vsxe-rv32.ll delete mode 100644 llvm/test/CodeGen/RISCV/rvv/vsxe-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vtruncs-sdnode-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vtruncs-sdnode-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/scalable-vector-struct.ll create mode 100644 llvm/test/CodeGen/RISCV/select-bare.ll create mode 100644 llvm/test/CodeGen/RISCV/vfrece7-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/vfrece7-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/vfrsqrte7-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/vfrsqrte7-rv64.ll create mode 100644 llvm/test/CodeGen/SPARC/fp128-split.ll create mode 100644 llvm/test/CodeGen/SystemZ/misched-cutoff.ll create mode 100644 llvm/test/CodeGen/Thumb2/LowOverheadLoops/constbound.ll create mode 100644 llvm/test/CodeGen/Thumb2/aligned-nonfallthrough.ll create mode 100644 llvm/test/CodeGen/Thumb2/block-placement.mir create mode 100644 llvm/test/CodeGen/Thumb2/mve-blockplacement.ll create mode 100644 llvm/test/CodeGen/Thumb2/mve-pred-vselect.ll create mode 100644 llvm/test/CodeGen/VE/VELIntrinsics/extract.ll create mode 100644 llvm/test/CodeGen/VE/VELIntrinsics/insert.ll create mode 100644 llvm/test/CodeGen/VE/VELIntrinsics/pack.ll create mode 100644 llvm/test/CodeGen/VE/VELIntrinsics/svob.ll create mode 100644 llvm/test/CodeGen/VE/Vector/expand_single_elem_build_vec.ll create mode 100644 llvm/test/CodeGen/VE/Vector/extract_elt.ll create mode 100644 llvm/test/CodeGen/VE/Vector/insert_elt.ll delete mode 100644 llvm/test/CodeGen/WebAssembly/eh-labels.mir create mode 100644 llvm/test/CodeGen/WebAssembly/exception.mir create mode 100644 llvm/test/CodeGen/X86/AMX/amx-spill-merge.ll create mode 100644 llvm/test/CodeGen/X86/call-rv-marker.ll delete mode 100644 llvm/test/CodeGen/X86/fast-isel-constant.ll create mode 100644 llvm/test/CodeGen/X86/fast-isel-prolog-dbgloc.ll create mode 100644 llvm/test/CodeGen/X86/horizontal-shuffle-2.ll create mode 100644 llvm/test/CodeGen/X86/horizontal-shuffle-3.ll create mode 100644 llvm/test/CodeGen/X86/horizontal-sum.ll create mode 100644 llvm/test/CodeGen/X86/innermost-loop-alignment.ll create mode 100644 llvm/test/CodeGen/X86/lzcnt-cmp.ll create mode 100644 llvm/test/CodeGen/X86/pr48727.ll create mode 100644 llvm/test/CodeGen/X86/select-ext.ll create mode 100644 llvm/test/CodeGen/X86/statepoint-fixup-undef.mir create mode 100644 llvm/test/CodeGen/X86/win64_regcall.ll delete mode 100644 llvm/test/CodeGen/X86/xray-typed-event-log.ll create mode 100644 llvm/test/DebugInfo/MIR/Mips/call-site-info-update-delay-slot-f [...] create mode 100644 llvm/test/DebugInfo/X86/LLVM_implicit_pointer.ll create mode 100644 llvm/test/DebugInfo/llvm-symbolizer-bbsections-test.s create mode 100644 llvm/test/ExecutionEngine/JITLink/X86/ELF_ehframe_basic.s create mode 100644 llvm/test/ExecutionEngine/JITLink/X86/ELF_skip_debug_sections.s create mode 100644 llvm/test/ExecutionEngine/JITLink/X86/ELF_weak_definitions.s create mode 100644 llvm/test/ExecutionEngine/JITLink/X86/Inputs/ELF_weak_defs_extra.s create mode 100644 llvm/test/LTO/X86/objc-arc-contract.ll create mode 100644 llvm/test/LTO/X86/tli-nobuiltin.ll create mode 100644 llvm/test/Linker/Inputs/appending-global.ll create mode 100644 llvm/test/Linker/appending-global-crash.ll create mode 100644 llvm/test/Linker/appending-global-err1.ll create mode 100644 llvm/test/Linker/appending-global-err2.ll create mode 100644 llvm/test/Linker/appending-global-err3.ll create mode 100644 llvm/test/Linker/appending-global-err4.ll create mode 100644 llvm/test/Linker/appending-global-err5.ll create mode 100644 llvm/test/Linker/appending-global-proto.ll create mode 100644 llvm/test/MC/AArch64/armv8.3a-pauth.s create mode 100644 llvm/test/MC/AArch64/armv8.4a-flagm.s create mode 100644 llvm/test/MC/PowerPC/modern-aix-as.s create mode 100644 llvm/test/MC/RISCV/rv32zba-invalid.s create mode 100644 llvm/test/MC/RISCV/rv32zba-valid.s create mode 100644 llvm/test/MC/RISCV/rv64zba-invalid.s create mode 100644 llvm/test/MC/RISCV/rv64zba-valid.s delete mode 100644 llvm/test/MC/RISCV/rv64zbc-invalid.s create mode 100644 llvm/test/MC/RISCV/rvv/aliases.s create mode 100644 llvm/test/MC/WebAssembly/debug-byval-struct.ll create mode 100644 llvm/test/MC/X86/SNP-32.s create mode 100644 llvm/test/MC/X86/SNP-64.s create mode 100644 llvm/test/MC/X86/addr16-32.s create mode 100644 llvm/test/MC/X86/segment-prefix.s create mode 100644 llvm/test/MachineVerifier/verifier-statepoint.mir create mode 100644 llvm/test/Object/Inputs/WASM/bad-reloc-type.wasm create mode 100644 llvm/test/Object/Inputs/WASM/bad-symbol-type.wasm create mode 100644 llvm/test/Object/wasm-bad-reloc-type.test create mode 100644 llvm/test/Object/wasm-bad-symbol-type.test create mode 100644 llvm/test/Other/copy-metadata-of-declaration.ll delete mode 100644 llvm/test/Other/new-pm-module-inliner-wrapper.ll create mode 100644 llvm/test/Other/scalable-vector-struct-intrinsic.ll delete mode 100644 llvm/test/Other/scalable-vector-struct.ll create mode 100644 llvm/test/Reduce/lit.local.cfg create mode 100644 llvm/test/TableGen/assert.td create mode 100644 llvm/test/TableGen/cast-string.td create mode 100644 llvm/test/TableGen/spurious-semi.td create mode 100644 llvm/test/Transforms/Coroutines/coro-async-unreachable.ll create mode 100644 llvm/test/Transforms/Coroutines/coro-elide-musttail.ll create mode 100644 llvm/test/Transforms/Coroutines/coro-frame-reuse-alloca-04.ll create mode 100644 llvm/test/Transforms/Coroutines/coro-frame-reuse-alloca-05.ll create mode 100644 llvm/test/Transforms/Coroutines/coro-retcon-unreachable.ll create mode 100644 llvm/test/Transforms/Coroutines/coro-spill-promise.ll create mode 100644 llvm/test/Transforms/Coroutines/coro-split-recursive.ll create mode 100644 llvm/test/Transforms/DeadStoreElimination/MSSA/stores-of-existi [...] create mode 100644 llvm/test/Transforms/EarlyCSE/noalias-scope-decl.ll create mode 100644 llvm/test/Transforms/FunctionAttrs/willreturn.ll create mode 100644 llvm/test/Transforms/GVN/critical-edge-split-failure.ll create mode 100644 llvm/test/Transforms/IROutliner/outlining-bitcasts.ll create mode 100644 llvm/test/Transforms/Inline/Inputs/cgscc-inline-replay.txt create mode 100644 llvm/test/Transforms/Inline/cgscc-inline-replay.ll create mode 100644 llvm/test/Transforms/Inline/dead-calls-willreturn.ll create mode 100644 llvm/test/Transforms/Inline/noalias-calls2.ll create mode 100644 llvm/test/Transforms/InstCombine/X86/x86-amx-load-store.ll create mode 100644 llvm/test/Transforms/InstCombine/ashr-or-mul-abs.ll create mode 100644 llvm/test/Transforms/InstCombine/debuginfo-scalable-typesize.ll create mode 100644 llvm/test/Transforms/InstCombine/noalias-scope-decl.ll create mode 100644 llvm/test/Transforms/InstCombine/select-safe-transforms.ll create mode 100644 llvm/test/Transforms/InstCombine/sink-not-into-another-hand-of-and.ll create mode 100644 llvm/test/Transforms/InstCombine/sink-not-into-another-hand-of-or.ll create mode 100644 llvm/test/Transforms/InstSimplify/ConstProp/active-lane-mask.ll create mode 100644 llvm/test/Transforms/InstSimplify/fptoi-sat.ll create mode 100644 llvm/test/Transforms/LoopDeletion/zero-btc.ll create mode 100644 llvm/test/Transforms/LoopIdiom/memcpy.ll create mode 100644 llvm/test/Transforms/LoopRotate/call-prepare-for-lto.ll create mode 100644 llvm/test/Transforms/LoopRotate/noalias.ll create mode 100644 llvm/test/Transforms/LoopStrengthReduce/X86/pr46943.ll create mode 100644 llvm/test/Transforms/LoopStrengthReduce/callbr-critical-edge-sp [...] create mode 100644 llvm/test/Transforms/LoopStrengthReduce/callbr-critical-edge-sp [...] create mode 100644 llvm/test/Transforms/LoopUnroll/noalias.ll create mode 100644 llvm/test/Transforms/LoopUnroll/unroll-after-peel.ll create mode 100644 llvm/test/Transforms/LoopUnswitch/partial-unswitch-mssa-threshold.ll create mode 100644 llvm/test/Transforms/LoopVectorize/AArch64/intrinsiccost.ll create mode 100644 llvm/test/Transforms/LoopVectorize/AArch64/scalable-vf-hint.ll create mode 100644 llvm/test/Transforms/LoopVectorize/AArch64/sve-basic-vec.ll create mode 100644 llvm/test/Transforms/LoopVectorize/ARM/mve-saddsatcost.ll create mode 100644 llvm/test/Transforms/LoopVectorize/X86/intrinsiccost.ll delete mode 100644 llvm/test/Transforms/LoopVectorize/dont-fold-tail-for-assumed-d [...] create mode 100644 llvm/test/Transforms/LoopVectorize/multiple-exits-versioning.ll create mode 100644 llvm/test/Transforms/LoopVectorize/noalias-scope-decl.ll create mode 100644 llvm/test/Transforms/LoopVectorize/optimal-epilog-vectorization [...] create mode 100644 llvm/test/Transforms/LoopVectorize/scalable-vf-hint.ll create mode 100644 llvm/test/Transforms/MemCpyOpt/aa-recursion-assertion-failure.ll create mode 100644 llvm/test/Transforms/PhaseOrdering/X86/pr48844-br-to-switch-vec [...] create mode 100644 llvm/test/Transforms/PhaseOrdering/pr44461-br-to-switch-rotate.ll create mode 100644 llvm/test/Transforms/SampleProfile/Inputs/bad.extbinary.afdo create mode 100644 llvm/test/Transforms/SampleProfile/Inputs/ctxsplit.extbinary.afdo create mode 100644 llvm/test/Transforms/SampleProfile/ctxsplit.ll create mode 100644 llvm/test/Transforms/SimpleLoopUnswitch/pipeline.ll create mode 100644 llvm/test/Transforms/SimplifyCFG/FoldValueComparisonIntoPredece [...] delete mode 100644 llvm/test/Transforms/SimplifyCFG/X86/fold-branch-debuginvariant.ll create mode 100644 llvm/test/Transforms/SimplifyCFG/change-to-unreachable-matching [...] create mode 100644 llvm/test/Transforms/SimplifyCFG/pr48778-sdiv-speculation.ll create mode 100644 llvm/test/Transforms/SimplifyCFG/switchToSelect-domtree-preserv [...] create mode 100644 llvm/test/Transforms/SimplifyCFG/unreachable-matching-successor.ll create mode 100644 llvm/test/Transforms/UniqueInternalLinkageNames/unique-internal [...] delete mode 100644 llvm/test/Transforms/UniqueLinkageNames/unique-internal-linkage [...] delete mode 100644 llvm/test/Transforms/lit.local.cfg create mode 100644 llvm/test/Verifier/noalias_scope_decl.ll create mode 100644 llvm/test/Verifier/scalable-vector-struct-alloca.ll create mode 100644 llvm/test/Verifier/scalable-vector-struct-load.ll create mode 100644 llvm/test/Verifier/scalable-vector-struct-store.ll create mode 100644 llvm/test/tools/dsymutil/Inputs/private/tmp/dwarf5/dwarf5.o create mode 100755 llvm/test/tools/dsymutil/Inputs/private/tmp/dwarf5/dwarf5.out create mode 100644 llvm/test/tools/dsymutil/Inputs/private/tmp/eh_frame/eh_frame.o create mode 100755 llvm/test/tools/dsymutil/Inputs/private/tmp/eh_frame/eh_frame.out create mode 100644 llvm/test/tools/dsymutil/X86/dwarf5.test create mode 100644 llvm/test/tools/dsymutil/X86/eh_frame.test create mode 100644 llvm/test/tools/dsymutil/X86/timestamp-mismatch.test create mode 100644 llvm/test/tools/llvm-cov/Inputs/branch-c-general.c delete mode 100644 llvm/test/tools/llvm-cov/branch-c-general.c create mode 100644 llvm/test/tools/llvm-cov/branch-c-general.test create mode 100644 llvm/test/tools/llvm-dwp/WebAssembly/lit.local.cfg create mode 100644 llvm/test/tools/llvm-dwp/WebAssembly/simple_dwo.s copy llvm/test/{Analysis/CostModel => tools/llvm-mca/JSON}/X86/lit.local.cfg (100%) create mode 100644 llvm/test/tools/llvm-mca/JSON/X86/views.s create mode 100644 llvm/test/tools/llvm-pdbutil/Inputs/unknown-record.obj create mode 100644 llvm/test/tools/llvm-pdbutil/unknown-records.test create mode 100755 llvm/test/tools/llvm-profgen/Inputs/inline-cs-pseudoprobe.perfbin create mode 100644 llvm/test/tools/llvm-profgen/Inputs/inline-cs-pseudoprobe.perfscript create mode 100755 llvm/test/tools/llvm-profgen/Inputs/noinline-cs-pseudoprobe.perfbin create mode 100644 llvm/test/tools/llvm-profgen/Inputs/noinline-cs-pseudoprobe.perfscript create mode 100644 llvm/test/tools/llvm-profgen/inline-cs-pseudoprobe.test create mode 100644 llvm/test/tools/llvm-profgen/noinline-cs-pseudoprobe.test create mode 100644 llvm/test/tools/llvm-profgen/pseudoprobe-decoding.test create mode 100644 llvm/test/tools/llvm-readobj/ELF/symtab-shndx.test create mode 100644 llvm/tools/llvm-mca/Views/InstructionView.cpp create mode 100644 llvm/tools/llvm-mca/Views/InstructionView.h create mode 100644 llvm/tools/llvm-profgen/PseudoProbe.cpp create mode 100644 llvm/tools/llvm-profgen/PseudoProbe.h delete mode 100644 llvm/utils/gn/secondary/llvm/lib/Target/RISCV/Utils/BUILD.gn create mode 100644 mlir/docs/BufferDeallocationInternals.md create mode 100644 mlir/include/mlir-c/Dialect/Linalg.h create mode 100644 mlir/include/mlir-c/Dialect/SCF.h create mode 100644 mlir/include/mlir-c/Dialect/Shape.h create mode 100644 mlir/include/mlir-c/Dialect/Standard.h create mode 100644 mlir/include/mlir-c/Dialect/Tensor.h create mode 100644 mlir/include/mlir-c/IntegerSet.h delete mode 100644 mlir/include/mlir-c/StandardDialect.h create mode 100644 mlir/include/mlir/Analysis/LinearTransform.h create mode 100644 mlir/include/mlir/CAPI/IntegerSet.h create mode 100644 mlir/include/mlir/CAPI/Registration.h create mode 100644 mlir/include/mlir/Conversion/ComplexToLLVM/ComplexToLLVM.h create mode 100644 mlir/include/mlir/Conversion/TosaToLinalg/TosaToLinalg.h copy mlir/include/mlir/Dialect/{PDL => Complex}/CMakeLists.txt (100%) create mode 100644 mlir/include/mlir/Dialect/Complex/IR/CMakeLists.txt create mode 100644 mlir/include/mlir/Dialect/Complex/IR/Complex.h create mode 100644 mlir/include/mlir/Dialect/Complex/IR/ComplexBase.td create mode 100644 mlir/include/mlir/Dialect/Complex/IR/ComplexOps.td create mode 100644 mlir/include/mlir/Dialect/LLVMIR/LLVMOpsInterfaces.td delete mode 100644 mlir/include/mlir/Dialect/PDL/IR/PDLBase.td create mode 100644 mlir/include/mlir/Dialect/PDL/IR/PDLDialect.td create mode 100644 mlir/include/mlir/Dialect/PDL/IR/PDLOps.h create mode 100644 mlir/include/mlir/Dialect/PDL/IR/PDLTypes.td create mode 100644 mlir/include/mlir/Dialect/SPIRV/IR/SPIRVBarrierOps.td create mode 100644 mlir/include/mlir/Dialect/SPIRV/IR/SPIRVMemoryOps.td create mode 100644 mlir/include/mlir/Dialect/SPIRV/IR/SPIRVMiscOps.td create mode 100644 mlir/include/mlir/Dialect/SPIRV/IR/SPIRVOpTraits.h create mode 100644 mlir/include/mlir/Dialect/StandardOps/Utils/Utils.h create mode 100644 mlir/include/mlir/Interfaces/CastInterfaces.h create mode 100644 mlir/include/mlir/Interfaces/CastInterfaces.td create mode 100644 mlir/include/mlir/TableGen/Builder.h create mode 100644 mlir/integration_test/Sparse/CPU/frostt-example.mlir create mode 100644 mlir/integration_test/data/test.tns create mode 100644 mlir/lib/Analysis/LinearTransform.cpp create mode 100644 mlir/lib/Bindings/Python/.style.yapf create mode 100644 mlir/lib/Bindings/Python/BuiltinOps.td create mode 100644 mlir/lib/Bindings/Python/LinalgOps.td create mode 100644 mlir/lib/Bindings/Python/ShapeOps.td create mode 100644 mlir/lib/Bindings/Python/TensorOps.td create mode 100644 mlir/lib/Bindings/Python/mlir/dialects/_builtin.py create mode 100644 mlir/lib/Bindings/Python/mlir/dialects/_linalg.py create mode 100644 mlir/lib/CAPI/Dialect/CMakeLists.txt create mode 100644 mlir/lib/CAPI/Dialect/Linalg.cpp create mode 100644 mlir/lib/CAPI/Dialect/SCF.cpp create mode 100644 mlir/lib/CAPI/Dialect/Shape.cpp create mode 100644 mlir/lib/CAPI/Dialect/Standard.cpp create mode 100644 mlir/lib/CAPI/Dialect/Tensor.cpp create mode 100644 mlir/lib/CAPI/IR/IntegerSet.cpp delete mode 100644 mlir/lib/CAPI/Standard/CMakeLists.txt delete mode 100644 mlir/lib/CAPI/Standard/StandardDialect.cpp create mode 100644 mlir/lib/Conversion/ComplexToLLVM/CMakeLists.txt create mode 100644 mlir/lib/Conversion/ComplexToLLVM/ComplexToLLVM.cpp create mode 100644 mlir/lib/Conversion/TosaToLinalg/CMakeLists.txt create mode 100644 mlir/lib/Conversion/TosaToLinalg/TosaToLinalg.cpp create mode 100644 mlir/lib/Conversion/TosaToLinalg/TosaToLinalgPass.cpp copy mlir/{include/mlir/Dialect/PDL => lib/Dialect/Complex}/CMakeLists.txt (100%) create mode 100644 mlir/lib/Dialect/Complex/IR/CMakeLists.txt create mode 100644 mlir/lib/Dialect/Complex/IR/ComplexDialect.cpp create mode 100644 mlir/lib/Dialect/Complex/IR/ComplexOps.cpp create mode 100644 mlir/lib/Dialect/StandardOps/Utils/Utils.cpp create mode 100644 mlir/lib/Interfaces/CastInterfaces.cpp create mode 100644 mlir/lib/TableGen/Builder.cpp create mode 100644 mlir/lib/Target/SPIRV/CMakeLists.txt delete mode 100644 mlir/lib/Target/SPIRV/Deserialization.cpp create mode 100644 mlir/lib/Target/SPIRV/Deserialization/CMakeLists.txt create mode 100644 mlir/lib/Target/SPIRV/Deserialization/Deserialization.cpp create mode 100644 mlir/lib/Target/SPIRV/Deserialization/DeserializeOps.cpp create mode 100644 mlir/lib/Target/SPIRV/Deserialization/Deserializer.cpp create mode 100644 mlir/lib/Target/SPIRV/Deserialization/Deserializer.h delete mode 100644 mlir/lib/Target/SPIRV/Serialization.cpp create mode 100644 mlir/lib/Target/SPIRV/Serialization/CMakeLists.txt create mode 100644 mlir/lib/Target/SPIRV/Serialization/Serialization.cpp create mode 100644 mlir/test/Bindings/Python/.style.yapf create mode 100644 mlir/test/Bindings/Python/dialects/builtin.py create mode 100644 mlir/test/Bindings/Python/dialects/linalg.py create mode 100644 mlir/test/Bindings/Python/ir_affine_expr.py create mode 100644 mlir/test/Bindings/Python/ods_helpers.py create mode 100644 mlir/test/Conversion/AsyncToLLVM/convert-coro-to-llvm.mlir create mode 100644 mlir/test/Conversion/AsyncToLLVM/convert-runtime-to-llvm.mlir create mode 100644 mlir/test/Conversion/ComplexToLLVM/convert-to-llvm.mlir create mode 100644 mlir/test/Conversion/TosaToLinalg/tosa-to-linalg.mlir delete mode 100644 mlir/test/Dialect/Affine/SuperVectorize/normalize_maps.mlir create mode 100644 mlir/test/Dialect/Async/coro.mlir create mode 100644 mlir/test/Dialect/Async/runtime.mlir create mode 100644 mlir/test/Dialect/Builtin/canonicalize.mlir create mode 100644 mlir/test/Dialect/Builtin/invalid.mlir create mode 100644 mlir/test/Dialect/Builtin/ops.mlir create mode 100644 mlir/test/Dialect/Complex/ops.mlir create mode 100644 mlir/test/Dialect/Linalg/hoist-padding.mlir create mode 100644 mlir/test/Dialect/Linalg/loop-order.mlir create mode 100644 mlir/test/Dialect/Linalg/sparse_nd.mlir create mode 100644 mlir/test/Dialect/Linalg/sparse_vector.mlir create mode 100644 mlir/test/Dialect/Linalg/tile-and-pad-tensors.mlir create mode 100644 mlir/test/Dialect/SPIRV/IR/barrier-ops.mlir create mode 100644 mlir/test/Dialect/SPIRV/IR/cast-ops.mlir create mode 100644 mlir/test/Dialect/SPIRV/IR/memory-ops.mlir create mode 100644 mlir/test/Dialect/SPIRV/IR/misc-ops.mlir delete mode 100644 mlir/test/Dialect/SPIRV/IR/ops.mlir create mode 100644 mlir/test/Target/SPIRV/barrier-ops.mlir delete mode 100644 mlir/test/Target/SPIRV/barrier.mlir create mode 100644 mlir/test/Transforms/test-pattern-selective-replacement.mlir create mode 100644 mlir/test/mlir-tblgen/directive-common.td delete mode 100644 mlir/test/mlir-tblgen/openmp-common.td create mode 100644 mlir/tools/mlir-tblgen/DirectiveCommonGen.cpp delete mode 100644 mlir/tools/mlir-tblgen/OpenMPCommonGen.cpp create mode 100644 mlir/unittests/Analysis/LinearTransformTest.cpp delete mode 100644 openmp/libomptarget/deviceRTLs/amdgcn/src/hip_atomics.h delete mode 100644 openmp/libomptarget/deviceRTLs/common/target_atomic.h create mode 100644 openmp/libomptarget/include/dlwrap.h create mode 100644 openmp/libomptarget/plugins/common/CMakeLists.txt create mode 100644 openmp/libomptarget/plugins/common/MemoryManager/CMakeLists.txt create mode 100644 openmp/libomptarget/plugins/common/MemoryManager/MemoryManager.h delete mode 100644 openmp/libomptarget/plugins/common/elf_common.c create mode 100644 openmp/libomptarget/plugins/common/elf_common/CMakeLists.txt create mode 100644 openmp/libomptarget/plugins/common/elf_common/elf_common.h create mode 100644 openmp/libomptarget/plugins/cuda/dynamic_cuda/cuda.cpp create mode 100644 openmp/libomptarget/plugins/cuda/dynamic_cuda/cuda.h delete mode 100644 openmp/libomptarget/src/MemoryManager.cpp delete mode 100644 openmp/libomptarget/src/MemoryManager.h create mode 100644 openmp/runtime/test/env/omp_alloc_env_invalid.c create mode 100644 openmp/runtime/test/tasking/hidden_helper_task/common.h create mode 100644 openmp/runtime/test/tasking/hidden_helper_task/depend.cpp create mode 100644 openmp/runtime/test/tasking/hidden_helper_task/gtid.cpp create mode 100644 openmp/runtime/test/tasking/hidden_helper_task/taskgroup.cpp create mode 100644 polly/lib/External/isl/check_single_reference_templ.c create mode 100644 polly/lib/External/isl/isl_copy_tuple_id_templ.c create mode 100644 polly/lib/External/isl/isl_list_private.h create mode 100644 polly/lib/External/isl/isl_type_has_space_templ.c create mode 100644 polly/lib/External/isl/isl_union_map_lex_templ.c delete mode 100644 polly/lib/External/isl/test_inputs/gist1.polylib create mode 100644 polly/test/DeLICM/pr48783.ll create mode 100644 runtimes/CMakeLists.txt rename {llvm/runtimes => runtimes}/Components.cmake.in (100%) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 10 months

[toolchain/ci/glibc] branch linaro-local/ci/tcwg_bmk_tk1/llvm-master-arm-spec2k6-O2_LTO updated (ecdb06cdf2 -> 04c6a8073d)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk_tk1/llvm-master-arm-spec2k6-O2_LTO in repository toolchain/ci/glibc. from ecdb06cdf2 support: Add support_small_thread_stack_size adds 3016596a81 Add SEGV_MTEAERR and SEGV_MTESERR from Linux 5.10. adds caa884dda7 Remove dbl-64/wordsize-64 adds 9e97f239ea Remove dbl-64/wordsize-64 (part 2) adds ecce11aa07 x86: Support GNU_PROPERTY_X86_ISA_1_V[234] marker [BZ #26717] adds 18b640c570 Update NEWS for CVE-2019-25013. adds 2f056e8a5d aarch64: define PI_STATIC_AND_HIDDEN adds eeaa19f75e mntent: Use __putc_unlocked instead of fputc_unlocked adds 1b5c9dfeb2 ARC: Regenerate ulps adds c6e2ca2c3f POSIX locale: Fix typo in comment adds a7e9dbb774 Add xchdir to libsupport. adds 7a72265436 Add xfchmod to libsupport adds 2cd361b511 posix: Correct attribute access mode on readlinkat [BZ #27024]. adds c31b1f5231 riscv: support GNU indirect function adds 313bfd505e riscv: Initialize $gp before resolving the IRELATIVE relocation adds 1c426b1d59 Update STATX_ATTR_DAX value from Linux 5.10. adds 7b9c3260bc support: Add xchmod wrapper adds 42dda89dcb posix: Fix return value of system if shell can not be execut [...] adds 4dddd7e9cb posix: Sync tempname with gnulib [BZ #26648] adds bf7db6d369 math: Add BZ#18980 fix back on dbl-64 cosh adds 87d583c6e8 install: Replace scripts/output-format.sed with objdump -f [ [...] adds 0400f92833 Makerules: Do not require startup files for format.lds probe object adds f430293d84 posix: consume less entropy on tempname adds 2ef23b5205 x86: Set header.feature_1 in TCB for always-on CET [BZ #27177] adds 86a4d3fa7d elf: work around a gcc bug in elf_get_dynamic_info adds efbbd9c33a ldconfig/x86: Store ISA level in cache and aux cache adds cf12900645 Use the right argument code in unnormal tests adds 7137d682eb ifuncmain6pie: Remove the circular IFUNC dependency [BZ #20019] adds d18f59bf92 Fix x86 build with --enable-tunable=no adds 2d651eb926 x86: Move x86 processor cache info to cpu_features adds cc528f9a7e math/test-tgmath2: Fix fabs failure when no long double adds 86f65dffc2 ld.so: Add --list-tunables to print tunable values adds 96f17e6e63 ARC: nofpu: Regenerate ulps adds f678099de9 Update hppa libm-test-ulps adds a031b3abad Update powerpc-nofpu libm-test-ulps. adds 07169fcac7 Update arm libm-test-ulps. adds 202586f73e Update MIPS libm-test-ulps. adds 0887fff0b0 Hurd: Add rtld-strncpy-c.c adds 0ec583d926 libmvec: Add extra-test-objs to test-extras adds cabc8a2916 elf: Avoid RELATIVE relocation for _dl_sysinfo adds 22b79ed7f4 Use <startup.h> in __libc_init_secure adds 1006250ea2 posix: Fix regex_internal.h on bootstrap adds 961d7cff51 stdlib: Add testcase for BZ #26241 adds d7ee6bd8c2 posix: Fix fnmatch.c on bootstrap adds ff6d62e9ed <sys/platform/x86.h>: Remove the C preprocessor magic adds 058308066c elf: Make the tunable struct definition internal only adds bfe04789a8 elf: Avoid RELATIVE relocs in __tunables_init adds 374cef32ac configure: Check for static PIE support adds 04af1eb313 csu: Avoid weak ref for __ehdr_start in static PIE adds 47618209d0 Use hidden visibility for early static PIE code adds 86d439b06f csu: Move static pie self relocation later [BZ #27072] adds 2682695e5c Make libc symbols hidden in static PIE adds 28f2ce2772 aarch64: revert memcpy optimze for kunpeng to avoid performa [...] adds 46c1c765d1 Revert "linux: Move {f}xstat{at} to compat symbols" for stat [...] adds 7a5ab88e21 x86: Check ifunc resolver with CPU_FEATURE_USABLE [BZ #27072] adds 527c89cd32 powerpc64: Select POWER9 machine for the scv instruction adds f543259500 x86-64: Update tst-glibc-hwcaps-2.c for x86-64 baseline adds 5f478eb0fb x86: Properly match CPU features in /proc/cpuinfo [BZ #27222] adds 42d6270439 linux: mips: Fix getdents64 fallback on mips64-n32 adds 56ef6ab0cd manual: Correct argument order in mount examples [BZ #27207] adds fcfa4bb48d Update C-SKY libm-test-ulps adds 31f6488722 Fix misplaced const adds c3c4a25e65 aarch64: Move and update the definition of MTE_ENABLED adds ad47748992 Update INSTALL with package versions that are known to work adds 04c6a8073d aarch64: Fix the list of tested IFUNC variants [BZ #26818] No new revisions were added by this update. Summary of changes: INSTALL | 26 +- Makerules | 16 +- NEWS | 7 + benchtests/strcoll-inputs/filelist#en_US.UTF-8 | 1 - config.h.in | 6 + config.make.in | 1 - configure | 32 +- configure.ac | 15 +- csu/libc-start.c | 15 +- elf/Makefile | 13 + elf/cache.c | 39 +- elf/dl-cache.c | 4 + elf/dl-main.h | 2 +- elf/dl-reloc-static-pie.c | 2 + elf/dl-support.c | 16 +- elf/dl-tunable-types.h | 42 +- elf/dl-tunables.c | 49 +- elf/dl-tunables.h | 37 +- elf/dl-usage.c | 7 +- elf/elf.h | 35 +- elf/enbl-secure.c | 10 +- elf/get-dynamic-info.h | 41 +- elf/ifuncmain6pie.c | 14 +- elf/ifuncmod6.c | 8 +- elf/ldconfig.c | 18 +- elf/readelflib.c | 81 ++- elf/readlib.c | 7 +- elf/rtld.c | 19 + elf/tst-glibc-hwcaps-2-cache.c | 45 ++ .../etc/ld.so.conf | 0 .../postclean.req | 0 elf/tst-glibc-hwcaps-2-cache.script | 8 + elf/tst-rtld-list-tunables.exp | 14 + elf/tst-rtld-list-tunables.sh | 34 + include/libc-symbols.h | 9 +- include/shlib-compat.h | 23 +- io/bits/statx-generic.h | 2 +- libc-abis | 1 + localedata/locales/POSIX | 2 +- manual/install.texi | 24 +- manual/platform.texi | 7 +- manual/sysinfo.texi | 4 +- manual/tunables.texi | 38 + math/libm-test-driver.c | 12 +- math/libm-test-fpclassify.inc | 14 +- math/libm-test-isinf.inc | 14 +- math/libm-test-isnan.inc | 14 +- math/libm-test-issignaling.inc | 14 +- math/test-tgmath2.c | 4 +- misc/mntent_r.c | 12 +- misc/sbrk.c | 4 + posix/fnmatch.c | 2 +- posix/regex_internal.h | 6 +- posix/unistd.h | 2 +- scripts/gen-tunables.awk | 16 +- scripts/output-format.sed | 35 - stdlib/Makefile | 3 +- stdlib/tst-canon-bz26341.c | 101 +++ stdlib/tst-system.c | 17 + support/Makefile | 3 + .../linux/aarch64/libc-start.c => support/xchdir.c | 22 +- .../linux/aarch64/libc-start.c => support/xchmod.c | 22 +- .../aarch64/libc-start.c => support/xfchmod.c | 22 +- support/xunistd.h | 3 + sysdeps/aarch64/Implies | 1 - sysdeps/aarch64/configure | 9 + sysdeps/aarch64/configure.ac | 7 + sysdeps/aarch64/multiarch/ifunc-impl-list.c | 8 +- sysdeps/aarch64/multiarch/init-arch.h | 13 +- sysdeps/aarch64/multiarch/memcpy.c | 2 +- sysdeps/aarch64/multiarch/strlen.c | 11 +- sysdeps/alpha/Implies | 1 - sysdeps/arc/fpu/libm-test-ulps | 8 +- sysdeps/arc/nofpu/libm-test-ulps | 11 +- sysdeps/arm/libm-test-ulps | 23 +- sysdeps/csky/fpu/libm-test-ulps | 82 ++- sysdeps/csky/nofpu/libm-test-ulps | 33 +- sysdeps/generic/dl-cache.h | 16 +- .../libc-start.c => generic/dl-isa-level.h} | 21 +- .../hurd/fxstat64.c => generic/elf-read-prop.h} | 30 +- sysdeps/generic/ldconfig.h | 22 +- sysdeps/generic/startup.h | 26 + sysdeps/hppa/fpu/libm-test-ulps | 23 +- sysdeps/i386/configure | 3 + sysdeps/i386/configure.ac | 3 + sysdeps/ieee754/dbl-64/e_acosh.c | 50 +- sysdeps/ieee754/dbl-64/e_cosh.c | 76 +- sysdeps/ieee754/dbl-64/e_fmod.c | 202 ++---- sysdeps/ieee754/dbl-64/e_log10.c | 42 +- sysdeps/ieee754/dbl-64/s_frexp.c | 81 ++- sysdeps/ieee754/dbl-64/s_getpayload.c | 15 +- sysdeps/ieee754/dbl-64/s_issignaling.c | 14 +- sysdeps/ieee754/dbl-64/s_llround.c | 49 +- sysdeps/ieee754/dbl-64/s_lround.c | 57 +- sysdeps/ieee754/dbl-64/s_modf.c | 80 +-- sysdeps/ieee754/dbl-64/s_remquo.c | 43 +- sysdeps/ieee754/dbl-64/s_roundeven.c | 79 +-- sysdeps/ieee754/dbl-64/s_scalbln.c | 63 +- sysdeps/ieee754/dbl-64/s_scalbn.c | 63 +- sysdeps/ieee754/dbl-64/s_setpayload_main.c | 42 +- sysdeps/ieee754/dbl-64/s_totalorder.c | 32 +- sysdeps/ieee754/dbl-64/s_totalordermag.c | 24 +- sysdeps/ieee754/dbl-64/wordsize-64/e_acosh.c | 68 -- sysdeps/ieee754/dbl-64/wordsize-64/e_cosh.c | 85 --- sysdeps/ieee754/dbl-64/wordsize-64/e_fmod.c | 106 --- sysdeps/ieee754/dbl-64/wordsize-64/e_log10.c | 87 --- sysdeps/ieee754/dbl-64/wordsize-64/s_frexp.c | 66 -- sysdeps/ieee754/dbl-64/wordsize-64/s_getpayload.c | 35 - sysdeps/ieee754/dbl-64/wordsize-64/s_issignaling.c | 43 -- sysdeps/ieee754/dbl-64/wordsize-64/s_llround.c | 75 -- sysdeps/ieee754/dbl-64/wordsize-64/s_lround.c | 86 --- sysdeps/ieee754/dbl-64/wordsize-64/s_modf.c | 65 -- sysdeps/ieee754/dbl-64/wordsize-64/s_remquo.c | 111 --- sysdeps/ieee754/dbl-64/wordsize-64/s_roundeven.c | 71 -- sysdeps/ieee754/dbl-64/wordsize-64/s_scalbln.c | 60 -- sysdeps/ieee754/dbl-64/wordsize-64/s_scalbn.c | 60 -- .../ieee754/dbl-64/wordsize-64/s_setpayload_main.c | 54 -- sysdeps/ieee754/dbl-64/wordsize-64/s_totalorder.c | 76 -- .../ieee754/dbl-64/wordsize-64/s_totalordermag.c | 73 -- sysdeps/mach/hurd/fxstat.c | 4 +- sysdeps/mach/hurd/fxstat64.c | 2 +- sysdeps/mach/hurd/fxstatat.c | 3 +- sysdeps/mach/hurd/fxstatat64.c | 3 +- .../mach/hurd/i386/i686/multiarch/rtld-strncpy-c.c | 1 + sysdeps/mach/hurd/i386/ld.abilist | 1 - sysdeps/mach/hurd/i386/libc.abilist | 1 + sysdeps/mach/hurd/lxstat.c | 2 +- sysdeps/mach/hurd/lxstat64.c | 3 +- sysdeps/mach/hurd/xstat.c | 2 +- sysdeps/mach/hurd/xstat64.c | 2 +- sysdeps/mips/mips32/libm-test-ulps | 23 +- sysdeps/mips/mips64/Implies | 1 - sysdeps/mips/mips64/libm-test-ulps | 23 +- sysdeps/posix/system.c | 4 + sysdeps/posix/tempname.c | 291 +++++--- sysdeps/powerpc/nofpu/libm-test-ulps | 33 +- sysdeps/powerpc/powerpc64/sysdep.h | 3 + sysdeps/riscv/dl-irel.h | 56 ++ sysdeps/riscv/dl-machine.h | 44 +- sysdeps/s390/s390-64/Implies | 1 - sysdeps/sparc/sparc64/Implies | 1 - sysdeps/unix/sysv/linux/aarch64/libc-start.c | 5 + sysdeps/unix/sysv/linux/arm/readelflib.c | 22 +- sysdeps/unix/sysv/linux/bits/siginfo-consts.h | 6 +- sysdeps/unix/sysv/linux/fxstat.c | 4 +- sysdeps/unix/sysv/linux/fxstat64.c | 4 +- sysdeps/unix/sysv/linux/fxstatat.c | 4 +- sysdeps/unix/sysv/linux/fxstatat64.c | 4 +- sysdeps/unix/sysv/linux/i386/ld.abilist | 1 - sysdeps/unix/sysv/linux/i386/libc.abilist | 1 + sysdeps/unix/sysv/linux/i386/startup.h | 29 +- sysdeps/unix/sysv/linux/ia64/readelflib.c | 22 +- sysdeps/unix/sysv/linux/lxstat.c | 2 +- sysdeps/unix/sysv/linux/lxstat64.c | 4 +- sysdeps/unix/sysv/linux/mips/mips64/getdents64.c | 37 +- sysdeps/unix/sysv/linux/mips/readelflib.c | 22 +- sysdeps/unix/sysv/linux/powerpc/powerpc64/clone.S | 3 + sysdeps/unix/sysv/linux/powerpc/readelflib.c | 22 +- sysdeps/unix/sysv/linux/powerpc/sysdep.h | 5 +- sysdeps/unix/sysv/linux/riscv/readelflib.c | 22 +- sysdeps/unix/sysv/linux/s390/readelflib.c | 22 +- sysdeps/unix/sysv/linux/sparc/readelflib.c | 22 +- sysdeps/unix/sysv/linux/tst-getdents64.c | 29 +- sysdeps/unix/sysv/linux/x86/elf-read-prop.h | 60 ++ sysdeps/unix/sysv/linux/x86/readelflib.c | 23 +- sysdeps/unix/sysv/linux/x86_64/64/ld.abilist | 1 - sysdeps/unix/sysv/linux/x86_64/64/libc.abilist | 1 + sysdeps/unix/sysv/linux/x86_64/Makefile | 51 ++ .../unix/sysv/linux/x86_64/tst-glibc-hwcaps-2.c | 83 +++ sysdeps/unix/sysv/linux/x86_64/x32/ld.abilist | 1 - sysdeps/unix/sysv/linux/x86_64/x32/libc.abilist | 1 + .../sysv/linux/x86_64/x86-64-isa-level-VALUE.c | 4 + sysdeps/unix/sysv/linux/xstat.c | 6 +- sysdeps/unix/sysv/linux/xstat64.c | 5 +- sysdeps/x86/Makefile | 51 ++ sysdeps/x86/Versions | 7 +- sysdeps/{mach/hurd/fxstat.c => x86/abi-note.c} | 34 +- sysdeps/x86/bits/platform/x86.h | 299 ++++++++ sysdeps/x86/cacheinfo.c | 48 +- sysdeps/x86/cacheinfo.h | 400 +---------- sysdeps/x86/configure | 79 +++ sysdeps/x86/configure.ac | 66 ++ sysdeps/x86/cpu-features.c | 106 ++- sysdeps/x86/dl-cacheinfo.h | 460 ++++++++++++ sysdeps/x86/dl-cet.c | 17 +- sysdeps/x86/dl-get-cpu-features.c | 8 +- .../{mach/hurd/fxstat64.c => x86/dl-isa-level.h} | 27 +- sysdeps/x86/dl-prop.h | 113 ++- .../libc-start.c => x86/get-cpuid-feature-leaf.c} | 24 +- sysdeps/x86/get-isa-level.h | 67 ++ sysdeps/x86/include/cpu-features.h | 783 ++++++++++++++++++++- sysdeps/x86/isa-level.c | 97 +++ sysdeps/x86/libc-start.c | 5 + sysdeps/x86/link_map.h | 18 +- sysdeps/x86/sys/platform/x86.h | 777 +------------------- sysdeps/x86/tst-cpu-features-cpuinfo.c | 43 +- sysdeps/x86/tst-get-cpu-features.c | 29 +- sysdeps/x86/tst-ifunc-isa-1-static.c | 1 + .../aarch64/libc-start.c => x86/tst-ifunc-isa-1.c} | 22 +- sysdeps/x86/tst-ifunc-isa-2-static.c | 1 + .../hurd/fxstat64.c => x86/tst-ifunc-isa-2.c} | 30 +- sysdeps/x86/tst-ifunc-isa.h | 104 +++ sysdeps/x86/tst-isa-level-1.c | 103 +++ sysdeps/x86/tst-isa-level-mod-1-baseline.c | 1 + sysdeps/x86/tst-isa-level-mod-1-v2.c | 1 + sysdeps/x86/tst-isa-level-mod-1-v3.c | 1 + sysdeps/x86/tst-isa-level-mod-1-v4.c | 1 + .../libc-start.c => x86/tst-isa-level-mod-1.c} | 19 +- sysdeps/x86/tst-setjmp-cet.c | 1 + sysdeps/x86_64/Implies | 1 - sysdeps/x86_64/configure | 3 + sysdeps/x86_64/configure.ac | 3 + sysdeps/x86_64/dl-hwcaps-subdirs.c | 30 +- sysdeps/x86_64/fpu/Makefile | 8 + sysdeps/x86_64/tst-glibc-hwcaps.c | 44 +- 215 files changed, 4652 insertions(+), 4014 deletions(-) create mode 100644 elf/tst-glibc-hwcaps-2-cache.c copy elf/{tst-glibc-hwcaps-cache.root => tst-glibc-hwcaps-2-cache.root}/etc/ld.so. [...] copy elf/{tst-glibc-hwcaps-cache.root => tst-glibc-hwcaps-2-cache.root}/postclean. [...] create mode 100644 elf/tst-glibc-hwcaps-2-cache.script create mode 100644 elf/tst-rtld-list-tunables.exp create mode 100755 elf/tst-rtld-list-tunables.sh delete mode 100644 scripts/output-format.sed create mode 100644 stdlib/tst-canon-bz26341.c copy sysdeps/unix/sysv/linux/aarch64/libc-start.c => support/xchdir.c (68%) copy sysdeps/unix/sysv/linux/aarch64/libc-start.c => support/xchmod.c (68%) copy sysdeps/unix/sysv/linux/aarch64/libc-start.c => support/xfchmod.c (68%) copy sysdeps/{unix/sysv/linux/aarch64/libc-start.c => generic/dl-isa-level.h} (68%) copy sysdeps/{mach/hurd/fxstat64.c => generic/elf-read-prop.h} (59%) delete mode 100644 sysdeps/ieee754/dbl-64/wordsize-64/e_acosh.c delete mode 100644 sysdeps/ieee754/dbl-64/wordsize-64/e_cosh.c delete mode 100644 sysdeps/ieee754/dbl-64/wordsize-64/e_fmod.c delete mode 100644 sysdeps/ieee754/dbl-64/wordsize-64/e_log10.c delete mode 100644 sysdeps/ieee754/dbl-64/wordsize-64/s_frexp.c delete mode 100644 sysdeps/ieee754/dbl-64/wordsize-64/s_getpayload.c delete mode 100644 sysdeps/ieee754/dbl-64/wordsize-64/s_issignaling.c delete mode 100644 sysdeps/ieee754/dbl-64/wordsize-64/s_llround.c delete mode 100644 sysdeps/ieee754/dbl-64/wordsize-64/s_lround.c delete mode 100644 sysdeps/ieee754/dbl-64/wordsize-64/s_modf.c delete mode 100644 sysdeps/ieee754/dbl-64/wordsize-64/s_remquo.c delete mode 100644 sysdeps/ieee754/dbl-64/wordsize-64/s_roundeven.c delete mode 100644 sysdeps/ieee754/dbl-64/wordsize-64/s_scalbln.c delete mode 100644 sysdeps/ieee754/dbl-64/wordsize-64/s_scalbn.c delete mode 100644 sysdeps/ieee754/dbl-64/wordsize-64/s_setpayload_main.c delete mode 100644 sysdeps/ieee754/dbl-64/wordsize-64/s_totalorder.c delete mode 100644 sysdeps/ieee754/dbl-64/wordsize-64/s_totalordermag.c create mode 100644 sysdeps/mach/hurd/i386/i686/multiarch/rtld-strncpy-c.c create mode 100644 sysdeps/riscv/dl-irel.h create mode 100644 sysdeps/unix/sysv/linux/x86/elf-read-prop.h create mode 100644 sysdeps/unix/sysv/linux/x86_64/tst-glibc-hwcaps-2.c create mode 100644 sysdeps/unix/sysv/linux/x86_64/x86-64-isa-level-VALUE.c copy sysdeps/{mach/hurd/fxstat.c => x86/abi-note.c} (52%) create mode 100644 sysdeps/x86/bits/platform/x86.h copy sysdeps/{mach/hurd/fxstat64.c => x86/dl-isa-level.h} (56%) copy sysdeps/{unix/sysv/linux/aarch64/libc-start.c => x86/get-cpuid-feature-leaf.c} (64%) create mode 100644 sysdeps/x86/get-isa-level.h create mode 100644 sysdeps/x86/isa-level.c create mode 100644 sysdeps/x86/tst-ifunc-isa-1-static.c copy sysdeps/{unix/sysv/linux/aarch64/libc-start.c => x86/tst-ifunc-isa-1.c} (68%) create mode 100644 sysdeps/x86/tst-ifunc-isa-2-static.c copy sysdeps/{mach/hurd/fxstat64.c => x86/tst-ifunc-isa-2.c} (60%) create mode 100644 sysdeps/x86/tst-ifunc-isa.h create mode 100644 sysdeps/x86/tst-isa-level-1.c create mode 100644 sysdeps/x86/tst-isa-level-mod-1-baseline.c create mode 100644 sysdeps/x86/tst-isa-level-mod-1-v2.c create mode 100644 sysdeps/x86/tst-isa-level-mod-1-v3.c create mode 100644 sysdeps/x86/tst-isa-level-mod-1-v4.c copy sysdeps/{unix/sysv/linux/aarch64/libc-start.c => x86/tst-isa-level-mod-1.c} (68%) create mode 100644 sysdeps/x86/tst-setjmp-cet.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 10 months

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_bmk_tk1/llvm-master-arm-spec2k6-O2_LTO updated (6d0b075d662 -> 667c8e33270)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk_tk1/llvm-master-arm-spec2k6-O2_LTO in repository toolchain/ci/gcc. from 6d0b075d662 Fix libcody build on hppa*-*-hpux11.11. adds e6a5daae7ec c++: Fix g++.dg/warn/Wmismatched-dealloc.C for C++11 [PR98566] adds 8b6f1e8f97f PR fortran/78746 - invalid access after error recovery adds 334a295fafd testsuite, coroutines : Fix a bad testcase [PR96504]. adds fd64f348a6b PR c++/98305 spurious -Wmismatched-new-delete on template instance adds abb1b6058c0 PR c++/95768 - pretty-printer ICE on -Wuninitialized with a [...] adds 15a47f437d2 [PR97978] LRA: Permit temporary allocation incorrectness af [...] adds f05bbca3d95 sync libctf toplevel from binutils-gdb adds 942ae5be662 Daily bump. adds cffe6dd2ce3 analyzer: fix missing bitmap_clear [PR98564] adds be6c485b24f analyzer: fix false leak reports when merging states [PR97074] adds 1b566975242 Adjust testcase for PR 92658 adds d02a8b63e5a bswap: Fix up recent vector CONSTRUCTOR optimization [PR98568] adds d54be5ad210 i386: Merge various insn name mapping code attributes adds 78595e918ee gimple-isel: Fall back to using vcond_mask [PR98560] adds 298e76e6562 gimple-isel: Check whether IFN_VCONDEQ is supported [PR98560] adds 0f9d2c1a318 aarch64: Support conditional unpacked integer unary arithme [...] adds 6bca2ebf106 i386: Optimize blsi followed by comparison [PR98567] adds d54029179cb fix GIMPLE parser for loops adds dddea6d4d81 d: Merge upstream dmd 9038e64c5. adds 85fb1d7d5f4 Fortran: Improve resolution of associate variables. [PR93701]. adds 19f3c433cdc libstdc++: Fix long double to_chars testcase [PR98384] adds c8d2ed112e7 Update cpplib es.po. adds b87ec922c40 test: add new Go tests from source repo adds 0677759f753 analyzer: fix ICE when DECL_INITIAL is error_mark_node [PR98580] adds b7c3f201be5 libstdc++: Add support for C++20 barriers adds 4d65a07d54b c++: Add some conversion sanity checking. adds 6c59b8a93cf c++: Add TARGET_EXPR comments adds 2f359597e49 c++: Fix thinko in auto return type checking [PR98441] adds 178f0afce36 PR middle-end/98578 - ICE warning on uninitialized VLA access adds aa4db31dd2a c++: Fix up tsubst of BIT_CAST_EXPR [PR98329] adds 7d187e4f6f5 Daily bump. adds 0b7b4710111 RISC-V: Move class riscv_subset_list and riscv_subset_t to [...] adds e3354b6de7a RISC-V: Implement new style of architecture extension test macros. adds 01d92cfd798 Fix array-quals-1.c for RISC-V adds c231fca5de8 Fortran:Fix simplification of constructors with implied-do [...] adds 21c1a30fc73 Fortran: Allow pointer deferred length associate selectors. [...] adds c9d25aa7489 aarch64: Fix RTL patterns for UABA/SABA adds cab822d4ea7 aarch64: Reimplement vaba* intrinsics using builtins adds 79db5945ade aarch64: Reimplement vabd* intrinsics using builtins adds e811f10b61a aarch64: Reimplement most vpadal intrinsics using builtins adds 07fb24a3daf SVE2: Fix aarch64-sve2-acle-asm tests. adds f3c5d1fa53a aarch64: Support conditional unpacked UXT on SVE adds 5fe3e6bf061 aarch64: Support unpacked CNOT on SVE adds 8f1cb70d7ca i386: Fix -mcmodel= vs. target attribute [PR98585] adds 1b885264a48 x86-64: Use R10 for profiling large model adds bdcde150450 tree-optimization/98544 - more permute optimization fixes adds b407f233d7c fix vectorizer memleaks adds 77a375a3ebf reset the SCEV htab after FRE in loop pipeline adds 76be18f4429 x86-64: Use R10 and R11 for profiling large model with PIC adds 98a1fb705ea c++: Fix access checking of scoped non-static member [PR98515] adds bb1f0b50abb c++: ICE with constexpr call that returns a PMF [PR98551] adds 98546324c79 Tweak dg-prune-output regex for out-of-build-tree contexts adds f47df2af313 IBM Z: Introduce __LONG_DOUBLE_VX__ macro adds 745d04e796c x86-64: Require lp64 for PR target/98482 tests adds 0e47d6c808f IBM Z: Fix constraints in vpdi patterns adds 0b874e0ffd5 ipa-modref: avoid linebreak split in debug print adds bf5cbb9edff Daily bump. adds 57450da2fef final: accept markers at line 0 adds 16dae48e9cd vregs: Fix up instantiate_virtual_regs_in_insn for asm goto [...] adds 991656092f7 tree-cfg: Allow enum types as result of POINTER_DIFF_EXPR [ [...] adds 859be2e44ac RTL: Update `const_double_zero' handling for mode and calla [...] adds be7e807242b PDP11: Use a mode with `const_double_zero' expressions adds c38bbf5eed1 VAX: Use a mode with `const_double_zero' expressions adds 7f5c4d23db8 VAX: Remove a duplicate `cc' mode attribute adds f2a5346244a VAX/testsuite: Remove notsi comparison elimination regressions adds acae7b21bc0 d: Implement expression-based contract syntax adds 7a103daef78 d: Support deprecated, @disable, and user-defined attribute [...] adds 7da827c99c0 d: Synchronize testsuite with upstream dmd adds 872373360da Daily bump. adds 4a1d7f7e203 libstdc++: Suppress more vstring testsuite warnings. [PR 98613] adds 366f86bd429 Daily bump. adds bcb3065b2ba ira: Skip some pseudos in move_unallocated_pseudos adds fa4586d8545 if-to-switch: remove memory leaks adds 4e275dccfc2 Add pytest for a GCOV test-case adds 64dc013853b aarch64: Reimplement vmovl*/vmovn* intrinsics using __built [...] adds a2106317cd6 widening_mul: Pattern recognize unsigned multiplication wit [...] adds 9febe9e4be7 widening_mul: Pattern recognize also signed multiplication [...] adds 9a6c37e6ae5 reassoc: Reassociate integral multiplies [PR95867] adds 39666d2b885 slp: fix is_linear_load_p to prevent multiple answers adds bd4298e1927 slp: handle externals correctly in linear_loads_p adds 0c18faac3fb slp: upgrade complex add to new format and fix memory leaks adds 300a3ce5c56 tree-optimization/98221 - fix wrong unpack operation used f [...] adds 928e96bbe98 d: Remove visibility and lookup deprecation adds 04bff1bbfc1 tree-optimization/98526 - fix vectorizer reduction cost adds 6ebf79fcd4c testsuite: Fix test failures from outputs.exp [PR98225] adds 84684e0f78c tree-optimization/91403 - avoid excessive code-generation adds 3b25e83536b Port update-copyright.py to Python3 adds 8c09b788a96 Make the serialized link target more verbose adds 3dd0d3ee1d2 c++, abi: Fix abi_tag attribute handling [PR98481] adds cbe9758ff49 Properly release symtab::m_clones. adds b81fbfe1eb5 aarch64: Add support for unpacked SVE shifts adds 48c7f5b8811 aarch64: Add support for unpacked SVE mult, max and min adds ab76e3db6b8 aarch64: Add general unpacked SVE conditional binary arithmetic adds 3f8b0bba035 aarch64: Add support for unpacked SVE ADR adds 907ea379559 aarch64: Add support for unpacked SVE ABD adds 7446de5a2af aarch64: Add support for unpacked SVE MULH adds 37426e0f060 aarch64: Add support for unpacked SVE conditional BIC adds a958b2fc6da aarch64: Add support for unpacked SVE ASRD adds 67fbb7f0fda Daily bump. adds ab88f360723 analyzer: fix ICE merging dereferencing unknown ptrs [PR98628] adds 640296c367f make FOR_EACH_IMM_USE_STMT safe for early exits adds 240f0a490da Delete dead code in ix86_expand_sse_comi. adds 814299a9d49 c++: -Wmissing-field-initializers in unevaluated ctx [PR98620] adds ab96073df00 MAINTAINERS: Add myself for write after approval adds ff99d05f40f configure, make: Fix up --enable-link-serialization adds 13d47c37a2c reassoc: Optimize in reassoc x < 0 && y < 0 to (x | y) < 0 [...] adds 24ea113f75c widening_mul: Fix up ICE caused by my signed multiplication [...] adds b2230210f17 gcov: add more debugging facility adds e91910d3576 options: properly compare string arguments adds 52a170b1a18 tree-optimization/98550 - fix BB vect unrolling check adds e0bec6ceac4 c++: Fix ICE with CTAD in concept [PR98611] adds cf2ac1c30af [PR97969] LRA: Transform pattern `plus (plus (hard reg, con [...] adds 25bef68902f arm: Add movmisalign patterns for MVE (PR target/97875) adds 1aff68d54c3 Fix typo in function-abi.h adds 248feb2fa2c gcov: fix printf format for 32-bit hosts adds e2aa8a5f982 libcody: Simplify configure [PR 98414, 98509] adds 728fee7a798 MAINTAINERS: Fix spacing adds 5a9cfad2de9 Avoid a couple more ICEs in print_mem_ref (PR c/98597). adds cfaaa6a1ca7 syscall: ensure openat uses variadic libc wrapper adds 6851dda2e79 Daily bump. adds abb3993e49c amdgcn: Fix subdf3 pattern adds c8812bac8ee amdgcn: Improve FP division accuracy adds 3df6fac0080 amdgcn: Fix exec register live-on-entry to BB in md-reorg adds 7993fe1877a amdgcn: Remove dead code for fixed v0 register adds b668a06e37f i386: Optimize _mm_unpacklo_epi8 of 0 vector as second argu [...] adds 3f325179b32 [PATCH v2] aarch64: Add cpu cost tables for A64FX adds 6b70fa678b1 ipa: remove a dead code adds 5d057bfeff7 i386: Add define_insn_and_split patterns for btrl [PR96938] adds ffd28c265e6 tree-optimization/98640 - fix bogus sign-extension with VN adds 4c598b038df doc: Fix typos in C++ Modules documentation adds 0db5f488486 libstdc++: Remove <debug/array> from Doxygen config adds 7875e8dc831 if-to-switch: fix also virtual phis adds b1d1e2b54c6 i386, expand: Optimize also 256-bit and 512-bit permutatati [...] adds 2b356e689c3 hurd: libgcc unwinding over signal trampolines with SIGINFO adds c23aea6edc9 gcc-changelog: Allow modifications to old ChangeLogs without entry adds f04e7e540e2 libstdc++: Fix typo in ChangeLog-2020 adds e9cb89b936f Hurd: Enable ifunc by default adds 40b371a7c2f sh: Remove match_scratch operand test adds 6d75168146f rtl-ssa: Fix reversed comparisons in accesses.h comment adds 5ab67cdee61 aarch64: Tighten condition on sve/sel* tests adds 3ddc18251a8 tree-optimization/92645 - improve SLP with existing vectors adds cf7a3353061 aarch64: Add support for unpacked SVE MLA and MAD adds 264a1269b44 aarch64: Add support for unpacked SVE MLS and MSB adds 11cbea852b0 c++: Fix cp_build_function_call_vec [PR 98626] adds a2d04f3d2c9 mklog: support define_insn_and_split format adds 285fa338b06 tree-optimization/92645 - avoid harmful early BIT_FIELD_REF [...] adds 7d7ef413ef1 gcc-changelog: Support multiline parentheses wrapping adds 8fc183ccd06 match.pd: Fold (~X | C) ^ D into (X | C) ^ (~D ^ C) if (~D [...] adds 796ead19f85 c++: Failure to lookup using-decl name [PR98231] adds 8cba7cb3202 or1k: Implement profile hook calling _mcount adds e1171c32502 or1k: Add builtin define to detect hard float adds b77f6d2fa84 or1k: Support for softfloat to emulate hw exceptions adds 6ed637c585b or1k: Add note to indicate execstack adds e40fdcc4f42 or1k: Fixup exception header data encodings adds be0851b8e93 Daily bump. adds c7f1ff01a23 aarch64: Reimplement vmovn_high_* intrinsics using builtins adds 52cd1cd1b67 aarch64: reimplement vqmovn_high* intrinsics using builtins adds 48f8d1d48f2 aarch64: Reimplememnt vmovn/vmovl intrinsics with builtins instead adds e45c41988bf vect: Account for unused IFN_LOAD_LANES results adds 8f8762a2e86 match.pd: Optimize ~(X >> Y) to ~X >> Y if ~X can be simpli [...] adds 0efdc7b31c2 i386: Fix the pmovzx SSE4.1 define_insn_and_split patterns [...] adds 08a4adcf2b6 i386: Remove reduntand assignment in i386-options.c [PR98671] adds d61d2a5f3ce c++: Fix erroneous parm comparison logic [PR 98372] adds 194a9d67be4 libstdc++: Update copyright dates on new files adds a802a2ef5f1 arm: Replace calls to __builtin_vcge* by <=,>= in arm_neon. [...] adds a512079ef40 i386: Update PR target/95021 tests adds 2182274f510 tree-optimization/98674 - improve dependence analysis adds 5ebdd53534d i386: Resolve variable shadowing in i386-options.c [PR98671] adds 77d372abec0 x86: Error on -fcf-protection with incompatible target adds 236d6a33ca6 mklog: skip unsupported files adds 7624c58c6b7 gcov: add one more pytest adds aa3d33dccb5 RTEMS: Fix Ada build for riscv adds 57a4f5e4eac libstdc++: Define function to throw filesystem_error [PR 98471] adds 6106dfb9f73 [nvptx libgomp plugin] Build only in supported configurations adds 9ac3e2feb3d libgo: update hurd support adds d0d2becf2df PR fortran/98661 - valgrind issues with error recovery adds c1a2cf88059 Revert "PR fortran/98661 - valgrind issues with error recovery" adds 9e1e6e63104 PR fortran/98661 - valgrind issues with error recovery adds 05a30af3f23 libstdc++: Implement N3644 for _GLIBCXX_DEBUG iterators adds 505caa7295b [gcn offloading] Only supported in 64-bit configurations adds 088e46b8d4d declare getpass in analyzer/sensitive-1.c test adds 6541fcadc86 use sigjmp_buf for analyzer sigsetjmp tests adds 3651c1b5c9c calibrate intervals to avoid zero in futures poll test adds bdd1b1f5552 PR fortran/93340 - fix missed substring simplifications adds f6ffd449e0c c++: Tweak g++.dg/template/pr98372.C. adds 8a18261afd9 analyzer: const fixes [PR98679] adds dea4a32b24f analyzer: fixes to -fdump-analyzer-json adds fe701195313 slp: elide intermediate nodes for complex add and avoid truncate adds 500600c7840 slp: Support optimizing load distribution adds e09173d84da slp: support complex multiply and complex multiply conjugate adds 31fac31800b slp: support complex FMA and complex FMA conjugate adds 478e571a3ee slp: support complex FMS and complex FMS conjugate adds b50df1e749b slp: Add complex operations class to share first match amon [...] adds 59832db9a71 slp: Add Tests for complex mul, mls and mla" adds f1096055854 Add GCC_EXTRA_DIAGNOSTIC_OUTPUT environment variable for fi [...] adds 02e7af1122c libstdc++: Implement N3644 for _GLIBCXX_DEBUG iterators adds 387f6c15d30 Handle fancy_abort before diagnostic initialization [PR98586] adds f1fc27b6c51 c++: Minor refactoring in process_init_constructor_record adds b95d97f1a5f jit: remove "Alpha" warning from docs adds 5fff80fd79c Daily bump. adds b0ccd3922f5 compiler: add support for reading embedcfg files adds c4eec1efae0 testsuite: Fix sed script errors in complex tests adds 2ea6f4a377e tree-optimization/98685 - fix placement of extern converts adds 7432f255b70 arm: Auto-vectorization for MVE: vshl adds bfab355012c arm: Auto-vectorization for MVE: vshr adds 0411ae7f08e libatomic, libgomp, libitc: Fix bootstrap [PR70454] adds cb60334b716 testsuite/96098 - remove redundant testcase adds 1a630642009 arm: Implement vceqq_p64, vceqz_p64 and vceqzq_p64 intrinsics adds d03f14c354a testsuite/96147 - remove scanning for ! vect_hw_misalign adds e1bd80fb706 testsuite/96147 - key scanning on vect_hw_misalign adds aa4ee5798fe testsuite/96147 - scan for vectorized load adds b36c9cd0947 testsuite/96147 - align vector access adds dc8475e3348 Pytest in tests: improve adds 446703ccc2c tree-optimization/96376 - do not check alignment for invari [...] adds f1d054017ef Revert "arm: Implement vceqq_p64, vceqz_p64 and vceqzq_p64 [...] adds 63999d751df arm: Implement vceqq_p64, vceqz_p64 and vceqzq_p64 intrinsics adds f9a577927eb IBM Z: Fix linking to libatomic in target test cases adds 7f6cdaa9a8d rtl-ssa: Fix a silly typo adds f2cc526f47a recog: Fix insn_change_watermark destructor adds 5a783f42d77 aarch64: Add a minipass for fusing CC insns [PR88836] adds 492b90f33df c++: Fix langspecs with -fsyntax-only [PR98591] adds 1ba71fabb78 preprocessor: Make quoting : [PR 95253] adds 7d0df0aeb67 i386: Use cpp_define_formatted for __SIZEOF_FLOAT80__ definition adds d3959070aa4 [PATCH] aarch64: Implement vmlsl[_high]* intrinsics using builtins adds 50dbced2f37 openmp: Change the way of building of reduction array type adds adb520606ce c-family: Improve MEM_REF printing for diagnostics [PR98597] adds a3128bf0128 bootstrap: fix failing diagnostic selftest on Windows [PR98696] adds aaec739250b testsuite: Add testcase coverage for already fixed [PR96671] adds c0194736b47 gcc.dg/analyzer tests: use __builtin_alloca, not alloca.h adds cd09079cfd5 c++: Fix list-init of array of no-copy type [PR63707] adds ad260343385 AArch64: Add NEON, SVE and SVE2 RTL patterns for Multiply, [...] adds 424deca72b6 c++: Fix copy elision for base initialization adds d75199f7823 c++: Avoid redundant copy in {} init [PR98642] adds e63c2161d09 drop -dumpbase-ext from producer string adds 5c046034e3e match.pd: Optimize (x < 0) ^ (y < 0) to (x ^ y) < 0 etc. [PR96681] adds 0425f4c1b63 match.pd: Generalize the PR64309 simplifications [PR96669] adds e1efa6af61a preprocessor: Make quoting : [PR 95253] adds 9beb6d88eff c++: Fix qualified array-type construction [PR 98538] adds b90e4a97419 fortran: Fixes a bug in ISO_Fortran_binding.c. adds c029fcb5680 Reset force_source_line in final.c adds f1ad419ebfd rs6000, vector integer multiply/divide/modulo instructions adds 2f7f0d32e74 Daily bump. adds 2c356f221bb libstdc++-v3: Add -fcf-protection=none to -march=i486 adds b673e7547fb cd_dce: Return TODO_update_address_taken from last cd_dce [ [...] adds e2559c3945a match.pd: Optimize ((cst << x) & 1) [PR96669] adds 7e02426ba0c nios2: Remove custom instruction warnings adds 42f4e239924 nios2: Add -mcustom-fpu-cfg=fph2 adds 5e5d56919dd RTEMS: Add -mcustom-fpu-cfg=fph2 multilib adds a6d22fb21c6 openmp: Add support for the OpenMP 5.0 task detach clause adds a2960a04d51 testsuite: Fix up a testcase to find the right ISO_Fortran_ [...] adds 59cf67d1cf7 Daily bump. adds 3804e937b0e Default to DWARF5 adds 0f4c8f517b7 ipa: Adjust cgraph verifier to materialization on demand (P [...] adds 192105b6a2a Avoid assuming SSA_NAME_IDENTIFIER is nonnull. adds 56b5d13e278 aix: default to DWARF 4. adds b654d23a470 testsuite: Skip DWARF 5 testcases on AIX. adds 4c9bcd5c81a Daily bump. adds 4905f404018 Fix ChangeLog entries. adds 994fb69ac1b testsuite: powerpc fold-vec and sse updates. adds d3b41bde961 libgomp: Don't access gomp_sem_t as int using atomics uncon [...] adds 0f951b3dd34 RTEMS: Fix libgomp build adds 2e43880dbd4 libstd++: : Add workaround for as Error: file number less t [...] adds a81d2f1e414 libstdc++: Fix narrow char test to use stringbuf not wstringbuf adds 104304cd246 testsuite/97299 - fix test condition of gcc.dg/vect/slp-reduc-3.c adds acdc49fabf0 [arm,testsuite]: Fix options for vceqz_p64.c and vceqzq_p64.c adds b8c3f5196e1 libgomp: enable linux-futex on riscv64 adds e393f03b1a7 testsuite/97494 - adjust gcc.dg/vect/slp-11b.c adds ec153f96f89 libstdc++: Only test writing to wostream if supported [PR 98725] adds c7e276b869b analyzer: use "malloc" attribute adds 66cbe54960c Avoid no-stack-protector-attr fails on hppa*-*-*. adds 76c1dd15e4a Skip asm goto tests on hppa*-*-*. adds f56e14101b9 aix: document dwarf 4 default (and TPF default) adds 9675ccd64ef widening_mul: Fix up signed multiplication overflow check h [...] adds 32b6e917ac4 c++: Add CTAD + pack expansion testcase adds a89c5d3539c [PR97847] IRA: Skip abnormal critical edge splitting adds 325e70b47c6 libbacktrace: use correct directory/filename for DWARF 5 adds bfde774667f libbacktrace: don't fail tests if dwz fails adds 9a3ab93ceb2 [committed] Minor fix to pr41445-7 testcase adds ef1f8ee67d4 Daily bump. adds c907e439413 compiler: read embedcfg files, parse go:embed directives adds 9ee33d7c33f RISC-V: The 'multilib-generator' enhancement. adds 665e80ca5ec Fix PR ada/98740 adds 9b8741c98f2 ipa-sra: Do not remove return values needed because of non-call EH adds 049bfd186fa OpenMP/Fortran: Fixes for {use,is}_device_ptr adds 7d6f7e92c3b ipa/97673 - fix input_location leak adds 4b690f161b8 sparc,rtems: add __FIX_LEON3FT_TN0018 for affected targets adds f27cd6f4226 middle-end/98638 - avoid SSA reference to stmts after SSA d [...] adds 66dd412feea ipa/98330 - avoid ICEing on call indirect call adds 8227106f566 [committed] Fix dwarf-float.c test in testsuite adds 763b865a17d aarch64: Remove testing of saturation cumulative QC bit adds 04b472ad0e1 aarch64: Relax flags of saturation builtins adds 04cdb132020 [PATCH, rs6000] Update pr88233.c test (pr91799) adds 6a2a38620cf alias: Fix offset checks involving section anchors [PR92294] adds 6e6f3ed47e5 c++: Fix null this pointer [PR 98624] adds 7266ff2a243 c++: Remove unused fn adds c37f1d4081f c++: ICE when late parsing noexcept/NSDMI [PR98333] adds 29853c65324 c++: Always check access during late-parsing of members [PR58993] adds 9693e255ee2 PR middle-end/98664 - inconsistent -Wfree-nonheap-object fo [...] adds d89b00c095e c++: ICE with USING_DECL redeclaration [PR98687] adds eed40bca6f2 compiler: initialize variables with go:embed directives adds 2b27f37f90c c++: Crash when deducing template arguments [PR98659] adds a311dfaf92c Update gcc de.po. adds 6bc6094fa3f testsuite: aix testsuite adjustments adds f35a4f96373 Daily bump. adds b83604c75fe dwarf2out: reset generation count in toplev::finalize [PR98751] adds c05cdfb3f63 OpenMP/Fortran: Fix gfortran.dg/gomp/is_device_ptr-2.f90 adds 7ab1abf3b82 openmp: Don't ICE on detach clause with erroneous decl [PR98742] adds 34599780d0d tree-optimization/98758 - fix integer arithmetic in data-re [...] adds 4d2ecd960a0 builtins: Fix up two bugs in access_ref::inform_access [PR98721] adds a95538b6c5a Fix gfortran.dg/gomp/task-detach-1.f90 for non 64bit pointers adds ea74a3f548e vect: Fix VLA SLP invariant optimisation [PR98535] adds 79e1251b642 c++: Defer access checking when processing bases [PR82613] adds cafcfcb5840 c++: Fix tsubsting CLASS_PLACEHOLDER_TEMPLATE [PR95434] adds 49e8c14ef6f Optimize combination of comparisons to dec+compare adds 261cdd23195 Handle overflow in dependence analysis lambda ops gracefully adds 4334b524274 [PR98722] LRA: Check that target has no 3-op add insn to tr [...] adds 27c792895bd debug: Fix up DWARF 5 -g -flto -ffat-lto-objects [PR98765] adds f8c67777661 rs6000: Fix rs6000_emit_le_vsx_store (PR98549) adds e140f5fd3e2 aarch64: Split vec_selects of bottom elements into simple move adds 911f797a9be c++: Avoid UB in signed shift [PR 98625] adds 0bb27b81a76 libgomp: Fix up GOMP_task on s390x adds 842afc4e289 Re: trapv question adds fb39c4fe445 aix: make ctype_inline.h thread-safe and avoid _OBJ_DATA ch [...] adds b93d0e36c0a Daily bump. adds e711b67a908 Fix incorrect optimization by cprop_hardreg. adds fa9d1ad2ff6 testsuite/98224 - un-XFAIL Walloca-2.c on ilp32 adds 8afef308b49 testsuite/98241 - remove ilp32 XFAIL of gcc.dg/pr78973.c adds f46a40112ca testsuite/97299 - more gcc.dg/vect/slp-reduc-3.c massaging adds eaf883710c0 Fortran: This patch fixes comments 23 and 24 of PR96320. adds a1a967ce1ff libstdc++: Regenerate Makefile.in adds 3c1cf7350bf c++: Stat-hack for members [PR 98530] adds 9be0a89c95c gcc/fortran/intrinsic.texi: Fix typo adds 0568f801eff arm: [testuiste] Fix ivopts.c target test [PR96372] adds e154009f35a Fix typo in arm_mve.h __arm_vcmpneq_s8 return type adds 279d3a89b79 d: Enable private member access for __traits adds 43705f3fa34 aarch64: Use canonical RTL for sqdmlal patterns adds 0fb7aa205af c++: Fix up potential_constant_expression_1 FOR/WHILE_STMT [...] adds 7944753fad5 c++: Fix null this pointer [PR 98624] adds f645da0e4ab c++: Fix excessive instantiation inside decltype [PR71879] adds efb6bc55a93 fwprop: Allow (subreg (mem)) simplifications adds 68ba1039c7d [PR98777] LRA: Use preliminary created pseudo for in LRA el [...] adds 9929d04ee24 testsuite: Adjust cpp2a/lambda-uneval regrex adds 7559d465fda Daily bump. adds 070a1fb5f52 MAINTAINERS: Update my e-mail address adds bca467e56fe c++: ICE with delayed noexcept and attribute used [PR97966] adds ee78c20e74d Lower AVX512 vector comparison to AVX version when dest is vector. adds 4e3beaca15c arm: Fix ICE with incompatible values for -mfp16-format [PR98636]. adds fd61ca67f97 tree-optimization/98786 - fix issue with phiopt and abnormals adds e287a2a11d7 on ARRAY_REFs sign-extend offsets only from sizetype's prec [...] adds 36fe1cdc953 match.pd: Replace incorrect simplifications into copysign [ [...] adds 8bad25eb56b middle-end/98773 - always sign extend CHREC_RIGHT adds 4804de453e7 driver: do not check file existence here [PR 98452] adds b46027c6544 Drop time profile for multi-threaded training run. adds b2922559758 rs6000: Support variable insert and Expand vec_insert in ex [...] adds e3a8ef8ef2a rs6000: Enable vec_insert for P8 with rs6000_expand_vector_ [...] adds 4be156d6bef middle-end/98793 - properly handle BLKmode vectors in vecto [...] adds eee8ed2f22b testsuite: Uniquify test names [PR 98795] adds 9d33785f57d tree-ssa-mathopts: Use proper poly_int64 comparison with pa [...] adds d7e681fc3af Testcase for old PR 47059 adds bf8ee9e4eed Fortran: Fix for class functions as associated target [PR98565]. adds 25fc4d01a8e c++: ICE when mangling operator name [PR98545] adds a9ed18295bf c++: Fix up ubsan false positives on references [PR95693] adds 90cbc769006 c++: Fix base copy elision thinko [PR98744] adds 32a93eac7ad MAINTAINERS: Add myself for write after approval adds b485fa167ef dwarf2out: Always emit required 0 entries for DWARF 5 in *. [...] adds d08677c11dc testsuite: Fix sse2-andnpd-1.c and sse-andnps-1.c testscase [...] adds b30e19b517f testsuite: Fix a typo - UINON_TYPE to UNION_TYPE - in gcc.t [...] adds 70ab52b8caf testsuite: Fix a typo - UINON_TYPE to UNION_TYPE - in gcc.t [...] adds 9cead790738 doc: ensure GCC_EXTRA_DIAGNOSTIC_OUTPUT gets an HTML anchor adds ab8cde87cac testsuite: Enable spbp.C on AIX. adds 89100826ace c++: ICE with noexcept in class in member function [PR96623] adds 16b7b8a32d4 aarch64: Use RTL builtins for integer mla intrinsics adds 8502e23d1f2 Daily bump. adds eb9883c1312 testsuite: fix gcc.target/powerpc ilp32 failures adds a8cef3cba69 c++: 'this' injection and static member functions [PR97399] adds c63f091db89 rs6000: Fix up __m64 typedef in mmintrin.h [PR97301] adds 7e0f147a29f c++: private inheritance access diagnostics fix [PR17314] adds 81f928ec8e8 libphobos: Fix executables segfault on mipsel architecture adds 6b1633378b7 Daily bump. adds 02551aa9996 Daily bump. adds 389b67feac7 Arm: Add NEON and MVE complex mul, mla and mls patterns. adds b7a0507ad9f fold: Fix up strn{case,}cmp folding [PR98771] adds 28229916e1b RTEMS: Fix GCC specification adds c6b0e33febb Fortran: Fix deferred character lengths in array constructo [...] adds 5d01fc7c116 Fix internal error on extension with interface at -O2 adds 0433fc2d7d4 RTEMS: Fix default linker script adds defc40db9e0 middle-end/98807 - more vector_element_bits fixes adds 5089df534b8 Restore profile reproducibility. adds e05a117dc4b Enable -fprofile-reproducible=parallel-runs for profiledbootstrap. adds fe5cb7f94d4 configure: Add workaround for buggy binutils 2.35 [PR98811] adds 10c83fb7131 gcc/fortran/intrinsic.texi: Fix typos adds 94ff4c9dd98 c++: [[no_unique_address]] in empty base [PR98463] adds d9ad3b422f0 Fix wrong format for fprintf. adds 0194e2f02d7 libgomp: Add documentation for omp_fulfill_event runtime function adds a43e0dfb63f Add test case for PR 96843. adds 7d54cccad33 Commit test case for PR 96386. adds d6f1cf644c4 PR c++/98646 - spurious -Wnonnull calling a member on the r [...] adds a61efd46937 PR fortran/70070 - ICE on initializing character data beyon [...] new 161e4c08624 Daily bump. new 667c8e33270 skip asan-poisoning of discarded vars The 2 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: ChangeLog | 30 + MAINTAINERS | 10 +- Makefile.def | 5 +- Makefile.in | 44 +- contrib/ChangeLog | 38 + contrib/gcc-changelog/git_commit.py | 44 +- contrib/gcc-changelog/test_email.py | 12 + contrib/gcc-changelog/test_patches.txt | 82 + contrib/mklog.py | 15 +- contrib/test_mklog.py | 42 + contrib/update-copyright.py | 25 +- gcc/ChangeLog | 1661 +++++++++++++ gcc/DATESTAMP | 2 +- gcc/Makefile.in | 9 +- gcc/ada/ChangeLog | 20 + gcc/ada/Makefile.rtl | 5 + gcc/ada/gcc-interface/trans.c | 35 +- gcc/ada/gcc-interface/utils.c | 12 +- gcc/alias.c | 47 +- gcc/analyzer/ChangeLog | 157 ++ gcc/analyzer/analyzer.h | 3 +- gcc/analyzer/diagnostic-manager.cc | 15 +- gcc/analyzer/engine.cc | 30 +- gcc/analyzer/exploded-graph.h | 4 + gcc/analyzer/pending-diagnostic.h | 2 +- gcc/analyzer/region-model-impl-calls.cc | 9 + gcc/analyzer/region-model.cc | 9 + gcc/analyzer/region-model.h | 1 + gcc/analyzer/region.cc | 5 + gcc/analyzer/sm-malloc.cc | 767 +++++- gcc/analyzer/store.cc | 28 +- gcc/analyzer/store.h | 6 +- gcc/analyzer/supergraph.cc | 29 +- gcc/analyzer/svalue.cc | 16 + gcc/analyzer/svalue.h | 2 + gcc/attribs.h | 2 + gcc/builtin-types.def | 8 +- gcc/builtins.c | 245 +- gcc/c-family/ChangeLog | 57 + gcc/c-family/c-common.c | 2 +- gcc/c-family/c-pragma.h | 3 +- gcc/c-family/c-pretty-print.c | 356 ++- gcc/c/ChangeLog | 20 + gcc/c/c-parser.c | 57 +- gcc/c/c-typeck.c | 62 +- gcc/c/gimple-parser.c | 5 +- gcc/cgraph.c | 4 +- gcc/cgraphunit.c | 2 - gcc/common.opt | 4 +- gcc/common/config/i386/i386-common.c | 2 +- gcc/common/config/riscv/riscv-common.c | 72 +- gcc/config.gcc | 6 +- gcc/config/aarch64/aarch64-cc-fusion.cc | 296 +++ gcc/config/aarch64/aarch64-cost-tables.h | 103 + gcc/config/aarch64/aarch64-passes.def | 1 + gcc/config/aarch64/aarch64-protos.h | 1 + gcc/config/aarch64/aarch64-simd-builtins.def | 160 +- gcc/config/aarch64/aarch64-simd.md | 381 ++- gcc/config/aarch64/aarch64-sve.md | 731 +++--- gcc/config/aarch64/aarch64-sve2.md | 42 + gcc/config/aarch64/aarch64.c | 79 +- gcc/config/aarch64/arm_neon.h | 589 +---- gcc/config/aarch64/iterators.md | 124 +- gcc/config/aarch64/t-aarch64 | 6 + gcc/config/arm/arm.c | 9 + gcc/config/arm/arm.h | 40 + gcc/config/arm/arm_mve.h | 2 +- gcc/config/arm/arm_neon.h | 87 +- gcc/config/arm/arm_neon_builtins.def | 2 - gcc/config/arm/iterators.md | 40 + gcc/config/arm/mve.md | 83 +- gcc/config/arm/neon.md | 97 +- gcc/config/arm/unspecs.md | 3 + gcc/config/arm/vec-common.md | 138 ++ gcc/config/gcn/gcn-valu.md | 62 +- gcc/config/gcn/gcn.c | 28 +- gcc/config/gcn/gcn.md | 3 +- gcc/config/gcn/mkoffload.c | 260 +- gcc/config/i386/i386-builtins.c | 2 +- gcc/config/i386/i386-builtins.h | 4 - gcc/config/i386/i386-c.c | 9 +- gcc/config/i386/i386-expand.c | 45 +- gcc/config/i386/i386-options.c | 37 +- gcc/config/i386/i386-options.h | 2 +- gcc/config/i386/i386.c | 36 +- gcc/config/i386/i386.h | 6 +- gcc/config/i386/i386.md | 191 +- gcc/config/i386/i386.opt | 32 +- gcc/config/i386/mmx.md | 14 +- gcc/config/i386/predicates.md | 79 + gcc/config/i386/sse.md | 532 ++++- gcc/config/ia64/ia64.c | 9 + gcc/config/mips/mips.c | 9 + gcc/config/nios2/nios2.c | 51 +- gcc/config/nios2/t-rtems | 146 +- gcc/config/or1k/linux.h | 2 + gcc/config/or1k/or1k.h | 21 +- gcc/config/pdp11/pdp11.md | 10 +- gcc/config/riscv/arch-canonicalize | 14 +- gcc/config/riscv/multilib-generator | 12 +- gcc/config/riscv/riscv-c.c | 32 + gcc/config/riscv/riscv-subset.h | 95 + gcc/config/riscv/t-riscv | 4 +- gcc/config/rs6000/aix71.h | 3 + gcc/config/rs6000/aix72.h | 3 + gcc/config/rs6000/altivec.h | 4 + gcc/config/rs6000/altivec.md | 2 - gcc/config/rs6000/mmintrin.h | 3 +- gcc/config/rs6000/rs6000-builtin.def | 21 + gcc/config/rs6000/rs6000-c.c | 44 +- gcc/config/rs6000/rs6000-call.c | 53 + gcc/config/rs6000/rs6000-protos.h | 1 + gcc/config/rs6000/rs6000.c | 184 +- gcc/config/rs6000/rs6000.md | 5 +- gcc/config/rs6000/vsx.md | 211 +- gcc/config/rtems.h | 8 +- gcc/config/s390/s390-c.c | 59 +- gcc/config/s390/vector.md | 8 +- gcc/config/sh/sh.md | 3 +- gcc/config/sparc/rtemself.h | 2 + gcc/config/sparc/sparc.c | 6 + gcc/config/vax/vax.md | 19 +- gcc/configure | 13 +- gcc/configure.ac | 15 +- gcc/cp/ChangeLog | 313 +++ gcc/cp/call.c | 220 +- gcc/cp/class.c | 8 + gcc/cp/constexpr.c | 124 +- gcc/cp/cp-tree.h | 9 +- gcc/cp/cvt.c | 9 +- gcc/cp/decl.c | 8 +- gcc/cp/decl2.c | 7 +- gcc/cp/error.c | 28 +- gcc/cp/init.c | 5 +- gcc/cp/lang-specs.h | 40 +- gcc/cp/mangle.c | 13 +- gcc/cp/module.cc | 66 +- gcc/cp/name-lookup.c | 104 +- gcc/cp/name-lookup.h | 1 + gcc/cp/parser.c | 145 +- gcc/cp/pt.c | 55 +- gcc/cp/search.c | 63 +- gcc/cp/semantics.c | 126 +- gcc/cp/tree.c | 49 +- gcc/cp/typeck.c | 3 +- gcc/cp/typeck2.c | 56 +- gcc/d/ChangeLog | 32 + gcc/d/d-builtins.cc | 2 +- gcc/d/d-lang.cc | 8 - gcc/d/dmd/MERGE | 2 +- gcc/d/dmd/access.c | 21 +- gcc/d/dmd/arrayop.c | 8 +- gcc/d/dmd/arraytypes.h | 2 + gcc/d/dmd/clone.c | 16 +- gcc/d/dmd/cond.c | 2 +- gcc/d/dmd/declaration.c | 47 +- gcc/d/dmd/declaration.h | 20 +- gcc/d/dmd/denum.c | 34 +- gcc/d/dmd/dscope.c | 75 +- gcc/d/dmd/dsymbol.c | 46 +- gcc/d/dmd/dsymbol.h | 2 +- gcc/d/dmd/dtemplate.c | 2 +- gcc/d/dmd/enum.h | 2 + gcc/d/dmd/expression.c | 63 +- gcc/d/dmd/expression.h | 5 +- gcc/d/dmd/expressionsem.c | 61 +- gcc/d/dmd/func.c | 228 +- gcc/d/dmd/globals.h | 2 - gcc/d/dmd/hdrgen.c | 93 +- gcc/d/dmd/mtype.c | 120 +- gcc/d/dmd/mtype.h | 7 +- gcc/d/dmd/parse.c | 383 ++- gcc/d/dmd/scope.h | 1 - gcc/d/dmd/statement.c | 27 +- gcc/d/dmd/statement.h | 1 + gcc/d/dmd/statementsem.c | 24 +- gcc/d/dmd/traits.c | 55 +- gcc/d/gdc.texi | 10 - gcc/d/lang.opt | 8 - gcc/diagnostic.c | 189 +- gcc/diagnostic.h | 23 +- gcc/doc/extend.texi | 172 ++ gcc/doc/install.texi | 2 +- gcc/doc/invoke.texi | 77 +- gcc/doc/md.texi | 134 ++ gcc/doc/rtl.texi | 4 +- gcc/doc/sourcebuild.texi | 9 + gcc/doc/tree-ssa.texi | 16 +- gcc/dwarf2out.c | 156 +- gcc/final.c | 12 +- gcc/fold-const-call.c | 22 +- gcc/fortran/ChangeLog | 125 + gcc/fortran/data.c | 15 + gcc/fortran/decl.c | 3 +- gcc/fortran/dump-parse-tree.c | 6 + gcc/fortran/expr.c | 3 + gcc/fortran/frontend-passes.c | 1 + gcc/fortran/gfortran.h | 3 + gcc/fortran/intrinsic.texi | 12 +- gcc/fortran/openmp.c | 127 +- gcc/fortran/primary.c | 55 + gcc/fortran/resolve.c | 27 +- gcc/fortran/simplify.c | 34 +- gcc/fortran/trans-expr.c | 2 +- gcc/fortran/trans-intrinsic.c | 8 +- gcc/fortran/trans-openmp.c | 16 + gcc/fortran/trans-types.c | 3 + gcc/fortran/types.def | 8 +- gcc/function-abi.h | 2 +- gcc/function.c | 8 +- gcc/fwprop.c | 33 +- gcc/gcc.c | 36 +- gcc/gcov.c | 43 +- gcc/genemit.c | 8 + gcc/gimple-fold.c | 2 +- gcc/gimple-if-to-switch.cc | 108 +- gcc/gimple-isel.cc | 32 +- gcc/gimple-ssa-store-merging.c | 25 +- gcc/gimple-ssa-strength-reduction.c | 2 +- gcc/gimplify.c | 22 +- gcc/go/ChangeLog | 4 + gcc/go/Make-lang.in | 1 + gcc/go/gofrontend/MERGE | 2 +- gcc/go/gofrontend/embed.cc | 963 ++++++++ gcc/go/gofrontend/go.cc | 2 + gcc/go/gofrontend/gogo.cc | 15 +- gcc/go/gofrontend/gogo.h | 34 + gcc/go/gofrontend/lex.cc | 94 + gcc/go/gofrontend/lex.h | 20 + gcc/go/gofrontend/parse.cc | 99 +- gcc/go/gofrontend/parse.h | 15 +- gcc/graphite-scop-detection.c | 4 +- gcc/hwint.h | 42 + gcc/internal-fn.c | 22 +- gcc/internal-fn.def | 10 +- gcc/ipa-modref.c | 24 +- gcc/ipa-pure-const.c | 8 +- gcc/ipa-sra.c | 42 +- gcc/ira.c | 21 +- gcc/jit/ChangeLog | 6 + gcc/jit/docs/_build/texinfo/libgccjit.texi | 10 +- gcc/jit/docs/cp/index.rst | 4 - gcc/jit/docs/index.rst | 4 - gcc/lra-assigns.c | 9 +- gcc/lra-eliminations.c | 31 +- gcc/lra-int.h | 2 + gcc/lra.c | 9 + gcc/match.pd | 132 +- gcc/omp-builtins.def | 2 +- gcc/omp-expand.c | 19 +- gcc/omp-low.c | 53 +- gcc/optabs.c | 8 +- gcc/optabs.def | 6 + gcc/optc-save-gen.awk | 8 +- gcc/opts.c | 5 +- gcc/passes.def | 8 +- gcc/po/ChangeLog | 4 + gcc/po/de.po | 23 +- gcc/profile.c | 17 +- gcc/read-rtl.c | 9 + gcc/recog.h | 8 +- gcc/regcprop.c | 29 + gcc/rtl-ssa/accesses.h | 8 +- gcc/rtl-ssa/functions.h | 2 +- gcc/rtl-ssa/member-fns.inl | 2 +- gcc/ssa-iterators.h | 39 +- gcc/symtab-clones.h | 2 +- gcc/testsuite/ChangeLog | 1337 +++++++++++ gcc/testsuite/c-c++-common/gomp/task-detach-1.c | 37 + gcc/testsuite/c-c++-common/gomp/task-detach-2.c | 9 + gcc/testsuite/c-c++-common/pr98556.c | 11 + gcc/testsuite/g++.dg/abi/abi-tag24.C | 17 + gcc/testsuite/g++.dg/abi/mangle76.C | 40 + .../g++.dg/coroutines/torture/pr95519-05-gro.C | 2 +- gcc/testsuite/g++.dg/cpp0x/auto55.C | 13 + gcc/testsuite/g++.dg/cpp0x/constexpr-52830.C | 1 + gcc/testsuite/g++.dg/cpp0x/constexpr-pmf2.C | 9 + gcc/testsuite/g++.dg/cpp0x/decltype-71879.C | 5 + gcc/testsuite/g++.dg/cpp0x/initlist-array13.C | 16 + gcc/testsuite/g++.dg/cpp0x/noexcept62.C | 10 + gcc/testsuite/g++.dg/cpp0x/noexcept63.C | 63 + gcc/testsuite/g++.dg/cpp0x/noexcept64.C | 24 + gcc/testsuite/g++.dg/cpp0x/this2.C | 8 + gcc/testsuite/g++.dg/cpp1y/constexpr-98672.C | 92 + gcc/testsuite/g++.dg/cpp1z/class-deduction77.C | 6 + gcc/testsuite/g++.dg/cpp1z/elide4.C | 24 + gcc/testsuite/g++.dg/cpp1z/elide5.C | 15 + gcc/testsuite/g++.dg/cpp2a/bit-cast10.C | 42 + gcc/testsuite/g++.dg/cpp2a/concepts-ctad1.C | 16 + gcc/testsuite/g++.dg/cpp2a/concepts-ctad2.C | 13 + gcc/testsuite/g++.dg/cpp2a/lambda-generic9.C | 9 + gcc/testsuite/g++.dg/cpp2a/lambda-uneval1.C | 2 +- gcc/testsuite/g++.dg/cpp2a/lambda-uneval5.C | 2 +- gcc/testsuite/g++.dg/cpp2a/no_unique_address8.C | 11 + gcc/testsuite/g++.dg/debug/dwarf2/inline-ns-2.C | 1 + gcc/testsuite/g++.dg/debug/dwarf2/inline-var-2.C | 1 + gcc/testsuite/g++.dg/debug/dwarf2/inline-var-3.C | 1 + gcc/testsuite/g++.dg/debug/dwarf2/lang-cpp11.C | 1 + gcc/testsuite/g++.dg/debug/dwarf2/lang-cpp14.C | 1 + gcc/testsuite/g++.dg/debug/dwarf2/lang-cpp17.C | 1 + gcc/testsuite/g++.dg/debug/dwarf2/lang-cpp20.C | 1 + gcc/testsuite/g++.dg/eh/spbp.C | 2 +- gcc/testsuite/g++.dg/gcov/gcov-17.C | 40 + gcc/testsuite/g++.dg/gcov/gcov.py | 10 + gcc/testsuite/g++.dg/gcov/pr98273.C | 24 + gcc/testsuite/g++.dg/gcov/test-gcov-17.py | 37 + gcc/testsuite/g++.dg/gcov/test-pr98273.py | 27 + gcc/testsuite/g++.dg/gomp/task-detach-1.C | 29 + gcc/testsuite/g++.dg/init/elide7.C | 9 + gcc/testsuite/g++.dg/ipa/pr98690.C | 27 + gcc/testsuite/g++.dg/lookup/scoped1.C | 4 +- gcc/testsuite/g++.dg/lookup/using63.C | 17 + gcc/testsuite/g++.dg/lookup/using64.C | 69 + gcc/testsuite/g++.dg/lookup/using65.C | 17 + gcc/testsuite/g++.dg/modules/dep-1_a.C | 4 +- gcc/testsuite/g++.dg/modules/dep-1_b.C | 4 +- gcc/testsuite/g++.dg/modules/dep-2.C | 6 +- gcc/testsuite/g++.dg/modules/modules.exp | 18 +- gcc/testsuite/g++.dg/modules/pr98591.H | 3 + gcc/testsuite/g++.dg/modules/stat-mem-1.h | 6 + gcc/testsuite/g++.dg/modules/stat-mem-1_a.H | 5 + gcc/testsuite/g++.dg/modules/stat-mem-1_b.C | 4 + gcc/testsuite/g++.dg/no-stack-protector-attr-3.C | 2 +- gcc/testsuite/g++.dg/no-stack-protector-attr.C | 2 +- gcc/testsuite/g++.dg/opt/pr87974.C | 1 + gcc/testsuite/g++.dg/opt/pr98550.C | 96 + gcc/testsuite/g++.dg/parse/access12.C | 24 + gcc/testsuite/g++.dg/pr95768.C | 32 + gcc/testsuite/g++.dg/pr98330.C | 7 + gcc/testsuite/g++.dg/tc1/dr142.C | 8 +- gcc/testsuite/g++.dg/tc1/dr52.C | 6 +- gcc/testsuite/g++.dg/template/access32.C | 8 + gcc/testsuite/g++.dg/template/access33.C | 9 + gcc/testsuite/g++.dg/template/access34.C | 29 + gcc/testsuite/g++.dg/template/access35.C | 19 + gcc/testsuite/g++.dg/template/deduce8.C | 21 + gcc/testsuite/g++.dg/template/friend68.C | 13 + gcc/testsuite/g++.dg/template/friend69.C | 18 + gcc/testsuite/g++.dg/template/pr97399.C | 23 + gcc/testsuite/g++.dg/template/pr98372.C | 28 + gcc/testsuite/g++.dg/template/pr98538.C | 18 + gcc/testsuite/g++.dg/torture/pr98568.C | 37 + gcc/testsuite/g++.dg/ubsan/pr95693.C | 26 + gcc/testsuite/g++.dg/warn/Wfree-nonheap-object-5.C | 129 + gcc/testsuite/g++.dg/warn/Wmismatched-dealloc.C | 4 +- .../g++.dg/warn/Wmismatched-new-delete-3.C | 159 ++ .../g++.dg/warn/Wmissing-field-initializers-2.C | 44 + gcc/testsuite/g++.dg/warn/Wnonnull10.C | 63 + gcc/testsuite/g++.dg/warn/Wnonnull5.C | 10 +- gcc/testsuite/g++.dg/warn/Wnonnull9.C | 117 + gcc/testsuite/g++.dg/warn/Wuninitialized-12.C | 40 + gcc/testsuite/g++.dg/warn/Wuninitialized-13.C | 28 + .../g++.old-deja/g++.brendan/visibility6.C | 4 +- .../g++.old-deja/g++.brendan/visibility8.C | 4 +- gcc/testsuite/g++.old-deja/g++.jason/access8.C | 5 +- gcc/testsuite/g++.old-deja/g++.law/access4.C | 5 +- gcc/testsuite/g++.old-deja/g++.law/visibility12.C | 7 +- gcc/testsuite/g++.old-deja/g++.law/visibility4.C | 5 +- gcc/testsuite/g++.old-deja/g++.law/visibility8.C | 5 +- gcc/testsuite/g++.old-deja/g++.other/access4.C | 4 +- gcc/testsuite/g++.target/aarch64/sve/abd_1.C | 38 + gcc/testsuite/g++.target/aarch64/sve/cond_abd_1.C | 60 + gcc/testsuite/g++.target/aarch64/sve/cond_abd_2.C | 60 + gcc/testsuite/g++.target/aarch64/sve/cond_abd_3.C | 49 + gcc/testsuite/g++.target/aarch64/sve/cond_abd_4.C | 43 + .../g++.target/aarch64/sve/cond_arith_1.C | 89 + .../g++.target/aarch64/sve/cond_arith_2.C | 89 + .../g++.target/aarch64/sve/cond_arith_3.C | 91 + .../g++.target/aarch64/sve/cond_arith_4.C | 91 + gcc/testsuite/g++.target/aarch64/sve/cond_bic_1.C | 40 + gcc/testsuite/g++.target/aarch64/sve/cond_bic_2.C | 31 + gcc/testsuite/g++.target/aarch64/sve/cond_bic_3.C | 36 + gcc/testsuite/g++.target/aarch64/sve/cond_bic_4.C | 36 + gcc/testsuite/g++.target/aarch64/sve/cond_mla_1.C | 33 + gcc/testsuite/g++.target/aarch64/sve/cond_mla_2.C | 33 + gcc/testsuite/g++.target/aarch64/sve/cond_mla_3.C | 33 + gcc/testsuite/g++.target/aarch64/sve/cond_mla_4.C | 36 + gcc/testsuite/g++.target/aarch64/sve/cond_mla_5.C | 33 + gcc/testsuite/g++.target/aarch64/sve/cond_mls_1.C | 33 + gcc/testsuite/g++.target/aarch64/sve/cond_mls_2.C | 33 + gcc/testsuite/g++.target/aarch64/sve/cond_mls_3.C | 33 + gcc/testsuite/g++.target/aarch64/sve/cond_mls_4.C | 36 + gcc/testsuite/g++.target/aarch64/sve/cond_mls_5.C | 33 + .../g++.target/aarch64/sve/cond_shift_1.C | 92 + .../g++.target/aarch64/sve/cond_shift_2.C | 91 + .../g++.target/aarch64/sve/cond_shift_3.C | 94 + .../g++.target/aarch64/sve/cond_shift_4.C | 94 + gcc/testsuite/g++.target/aarch64/sve/max_1.C | 73 + gcc/testsuite/g++.target/aarch64/sve/min_1.C | 73 + .../aarch64/sve2/acle/aarch64-sve2-acle-asm.exp | 2 +- gcc/testsuite/g++.target/i386/avx512f-pr96891-1.C | 37 + gcc/testsuite/g++.target/s390/pr98722.C | 12 + gcc/testsuite/gcc.c-torture/compile/asmgoto-2.c | 1 + gcc/testsuite/gcc.c-torture/compile/asmgoto-5.c | 1 + gcc/testsuite/gcc.c-torture/compile/pr98629.c | 11 + gcc/testsuite/gcc.c-torture/execute/pr95731.c | 40 + gcc/testsuite/gcc.c-torture/execute/pr98727.c | 20 + gcc/testsuite/gcc.dg/Walloca-2.c | 6 +- gcc/testsuite/gcc.dg/Wfree-nonheap-object-4.c | 107 + gcc/testsuite/gcc.dg/Wvla-larger-than-4.c | 6 +- gcc/testsuite/gcc.dg/analyzer/alloca-leak.c | 4 +- gcc/testsuite/gcc.dg/analyzer/attr-malloc-1.c | 75 + gcc/testsuite/gcc.dg/analyzer/attr-malloc-2.c | 24 + gcc/testsuite/gcc.dg/analyzer/attr-malloc-4.c | 21 + gcc/testsuite/gcc.dg/analyzer/attr-malloc-5.c | 12 + gcc/testsuite/gcc.dg/analyzer/attr-malloc-6.c | 228 ++ .../analyzer/attr-malloc-CVE-2019-19078-usb-leak.c | 224 ++ .../gcc.dg/analyzer/attr-malloc-misuses.c | 18 + gcc/testsuite/gcc.dg/analyzer/data-model-1.c | 5 +- gcc/testsuite/gcc.dg/analyzer/malloc-1.c | 3 +- gcc/testsuite/gcc.dg/analyzer/malloc-paths-8.c | 7 +- gcc/testsuite/gcc.dg/analyzer/pr97074.c | 32 + gcc/testsuite/gcc.dg/analyzer/pr98564.c | 6 + gcc/testsuite/gcc.dg/analyzer/pr98580-a.c | 9 + gcc/testsuite/gcc.dg/analyzer/pr98580-b.c | 2 + gcc/testsuite/gcc.dg/analyzer/pr98628.c | 19 + gcc/testsuite/gcc.dg/analyzer/sensitive-1.c | 5 + gcc/testsuite/gcc.dg/analyzer/sigsetjmp-5.c | 2 +- gcc/testsuite/gcc.dg/analyzer/sigsetjmp-6.c | 2 +- gcc/testsuite/gcc.dg/array-quals-1.c | 40 +- gcc/testsuite/gcc.dg/cpp/ucs.c | 4 +- gcc/testsuite/gcc.dg/debug/dwarf2/dwarf-float.c | 10 +- gcc/testsuite/gcc.dg/debug/dwarf2/inline6.c | 2 +- gcc/testsuite/gcc.dg/debug/dwarf2/pr41445-7.c | 7 +- gcc/testsuite/gcc.dg/debug/pr97714.c | 11 + gcc/testsuite/gcc.dg/gomp/task-detach-1.c | 20 + gcc/testsuite/gcc.dg/ipa/pr98222.c | 19 + .../gcc.dg/plugin/diagnostic-test-inlining-3.c | 3 +- ...w-locus-GCC_EXTRA_DIAGNOSTIC_OUTPUT-fixits-v1.c | 71 + ...w-locus-GCC_EXTRA_DIAGNOSTIC_OUTPUT-fixits-v2.c | 71 + gcc/testsuite/gcc.dg/plugin/gil-1.c | 4 +- gcc/testsuite/gcc.dg/plugin/plugin.exp | 2 + gcc/testsuite/gcc.dg/pr69047.c | 4 +- gcc/testsuite/gcc.dg/pr78973.c | 2 +- gcc/testsuite/gcc.dg/pr90248.c | 73 + gcc/testsuite/gcc.dg/pr96674.c | 40 + gcc/testsuite/gcc.dg/pr98255.c | 49 + gcc/testsuite/gcc.dg/pr98330.c | 7 + gcc/testsuite/gcc.dg/pr98721-1.c | 14 + gcc/testsuite/gcc.dg/pr98721-2.c | 8 + gcc/testsuite/gcc.dg/pr98766.c | 12 + gcc/testsuite/gcc.dg/pr98793.c | 38 + gcc/testsuite/gcc.dg/pr98807.c | 35 + gcc/testsuite/gcc.dg/torture/ftrapv-2.c | 4 +- gcc/testsuite/gcc.dg/torture/pr98640.c | 22 + gcc/testsuite/gcc.dg/torture/pr98758.c | 13 + gcc/testsuite/gcc.dg/torture/pr98773.c | 19 + gcc/testsuite/gcc.dg/torture/pr98786.c | 23 + .../gcc.dg/tree-ssa/builtin-sprintf-warn-20.c | 7 +- gcc/testsuite/gcc.dg/tree-ssa/copy-sign-1.c | 2 +- gcc/testsuite/gcc.dg/tree-ssa/pr47059.c | 45 + gcc/testsuite/gcc.dg/tree-ssa/pr95731.c | 22 + gcc/testsuite/gcc.dg/tree-ssa/pr95867.c | 14 + gcc/testsuite/gcc.dg/tree-ssa/pr96669-1.c | 59 + gcc/testsuite/gcc.dg/tree-ssa/pr96669-2.c | 30 + gcc/testsuite/gcc.dg/tree-ssa/pr96671-1.c | 51 + gcc/testsuite/gcc.dg/tree-ssa/pr96671-2.c | 51 + gcc/testsuite/gcc.dg/tree-ssa/pr96681.c | 35 + gcc/testsuite/gcc.dg/tree-ssa/pr96688.c | 24 + gcc/testsuite/gcc.dg/tree-ssa/pr96691.c | 21 + gcc/testsuite/gcc.dg/tree-ssa/pr98455.c | 19 + gcc/testsuite/gcc.dg/tree-ssa/reassoc-37.c | 2 +- gcc/testsuite/gcc.dg/tree-ssa/ssa-fre-54.c | 6 +- gcc/testsuite/gcc.dg/uninit-38.c | 87 + gcc/testsuite/gcc.dg/uninit-39.c | 47 + gcc/testsuite/gcc.dg/uninit-40.c | 50 + gcc/testsuite/gcc.dg/uninit-pr98578.c | 110 + gcc/testsuite/gcc.dg/vect/bb-slp-32.c | 1 + gcc/testsuite/gcc.dg/vect/bb-slp-9.c | 2 +- gcc/testsuite/gcc.dg/vect/bb-slp-pr68892.c | 20 - gcc/testsuite/gcc.dg/vect/bb-slp-pr98544.c | 32 + gcc/testsuite/gcc.dg/vect/bb-slp-pr98685.c | 15 + .../gcc.dg/vect/complex/complex-mla-template.c | 101 + .../gcc.dg/vect/complex/complex-mls-template.c | 101 + .../gcc.dg/vect/complex/complex-mul-template.c | 71 + .../complex/fast-math-bb-slp-complex-mla-double.c | 9 + .../complex/fast-math-bb-slp-complex-mla-float.c | 8 + .../fast-math-bb-slp-complex-mla-half-float.c | 9 + .../complex/fast-math-bb-slp-complex-mls-double.c | 9 + .../complex/fast-math-bb-slp-complex-mls-float.c | 8 + .../fast-math-bb-slp-complex-mls-half-float.c | 9 + .../complex/fast-math-bb-slp-complex-mul-double.c | 9 + .../complex/fast-math-bb-slp-complex-mul-float.c | 8 + .../fast-math-bb-slp-complex-mul-half-float.c | 9 + .../vect/complex/fast-math-complex-mla-double.c | 8 + .../vect/complex/fast-math-complex-mla-float.c | 8 + .../complex/fast-math-complex-mla-half-float.c | 8 + .../vect/complex/fast-math-complex-mls-double.c | 8 + .../vect/complex/fast-math-complex-mls-float.c | 8 + .../complex/fast-math-complex-mls-half-float.c | 8 + .../vect/complex/fast-math-complex-mul-double.c | 8 + .../vect/complex/fast-math-complex-mul-float.c | 8 + .../complex/fast-math-complex-mul-half-float.c | 8 + gcc/testsuite/gcc.dg/vect/pr91403.c | 11 + gcc/testsuite/gcc.dg/vect/pr98560-1.c | 17 + gcc/testsuite/gcc.dg/vect/pr98560-2.c | 17 + gcc/testsuite/gcc.dg/vect/pr98674.c | 16 + gcc/testsuite/gcc.dg/vect/slp-11b.c | 12 +- gcc/testsuite/gcc.dg/vect/slp-43.c | 4 +- gcc/testsuite/gcc.dg/vect/slp-45.c | 2 +- gcc/testsuite/gcc.dg/vect/slp-reduc-3.c | 8 +- gcc/testsuite/gcc.misc-tests/outputs.exp | 23 +- .../aarch64/advsimd-intrinsics/arm-neon-ref.h | 67 - .../aarch64/advsimd-intrinsics/binary_sat_op.inc | 43 +- .../aarch64/advsimd-intrinsics/p64_p128.c | 46 +- .../aarch64/advsimd-intrinsics/unary_sat_op.inc | 21 +- .../gcc.target/aarch64/advsimd-intrinsics/vqabs.c | 29 +- .../gcc.target/aarch64/advsimd-intrinsics/vqadd.c | 91 +- .../aarch64/advsimd-intrinsics/vqdmlXl.inc | 17 +- .../aarch64/advsimd-intrinsics/vqdmlXl_lane.inc | 21 +- .../aarch64/advsimd-intrinsics/vqdmlXl_n.inc | 17 +- .../aarch64/advsimd-intrinsics/vqdmlal.c | 9 - .../aarch64/advsimd-intrinsics/vqdmlal_lane.c | 14 - .../aarch64/advsimd-intrinsics/vqdmlal_n.c | 9 - .../aarch64/advsimd-intrinsics/vqdmlsl.c | 9 - .../aarch64/advsimd-intrinsics/vqdmlsl_lane.c | 14 - .../aarch64/advsimd-intrinsics/vqdmlsl_n.c | 9 - .../aarch64/advsimd-intrinsics/vqdmulh.c | 42 +- .../aarch64/advsimd-intrinsics/vqdmulh_lane.c | 42 +- .../aarch64/advsimd-intrinsics/vqdmulh_n.c | 42 +- .../aarch64/advsimd-intrinsics/vqdmull.c | 30 +- .../aarch64/advsimd-intrinsics/vqdmull_lane.c | 30 +- .../aarch64/advsimd-intrinsics/vqdmull_n.c | 29 +- .../gcc.target/aarch64/advsimd-intrinsics/vqmovn.c | 49 +- .../aarch64/advsimd-intrinsics/vqmovun.c | 31 +- .../gcc.target/aarch64/advsimd-intrinsics/vqneg.c | 29 +- .../aarch64/advsimd-intrinsics/vqrdmlXh.inc | 42 +- .../aarch64/advsimd-intrinsics/vqrdmlXh_lane.inc | 45 +- .../aarch64/advsimd-intrinsics/vqrdmlah.c | 20 - .../aarch64/advsimd-intrinsics/vqrdmlah_lane.c | 20 - .../aarch64/advsimd-intrinsics/vqrdmlsh.c | 20 - .../aarch64/advsimd-intrinsics/vqrdmlsh_lane.c | 20 - .../aarch64/advsimd-intrinsics/vqrdmulh.c | 57 +- .../aarch64/advsimd-intrinsics/vqrdmulh_lane.c | 65 +- .../aarch64/advsimd-intrinsics/vqrdmulh_n.c | 65 +- .../gcc.target/aarch64/advsimd-intrinsics/vqrshl.c | 521 ++-- .../aarch64/advsimd-intrinsics/vqrshrn_n.c | 74 +- .../aarch64/advsimd-intrinsics/vqrshrun_n.c | 72 +- .../gcc.target/aarch64/advsimd-intrinsics/vqshl.c | 376 +-- .../aarch64/advsimd-intrinsics/vqshl_n.c | 117 +- .../aarch64/advsimd-intrinsics/vqshlu_n.c | 118 +- .../aarch64/advsimd-intrinsics/vqshrn_n.c | 75 +- .../aarch64/advsimd-intrinsics/vqshrun_n.c | 46 +- .../gcc.target/aarch64/advsimd-intrinsics/vqsub.c | 92 +- .../gcc.target/aarch64/narrow_high-intrinsics.c | 6 +- gcc/testsuite/gcc.target/aarch64/pr98603.c | 11 + .../gcc.target/aarch64/sve/acle/general/ldff1_8.c | 32 + gcc/testsuite/gcc.target/aarch64/sve/adr_6.c | 43 + gcc/testsuite/gcc.target/aarch64/sve/asrdiv_4.c | 29 + gcc/testsuite/gcc.target/aarch64/sve/cnot_2.c | 29 + gcc/testsuite/gcc.target/aarch64/sve/cond_asrd_1.c | 32 + .../gcc.target/aarch64/sve/cond_asrd_1_run.c | 26 + gcc/testsuite/gcc.target/aarch64/sve/cond_asrd_2.c | 35 + .../gcc.target/aarch64/sve/cond_asrd_2_run.c | 26 + gcc/testsuite/gcc.target/aarch64/sve/cond_asrd_3.c | 35 + .../gcc.target/aarch64/sve/cond_asrd_3_run.c | 26 + gcc/testsuite/gcc.target/aarch64/sve/cond_cnot_4.c | 32 + .../gcc.target/aarch64/sve/cond_cnot_4_run.c | 26 + gcc/testsuite/gcc.target/aarch64/sve/cond_cnot_5.c | 32 + .../gcc.target/aarch64/sve/cond_cnot_5_run.c | 26 + gcc/testsuite/gcc.target/aarch64/sve/cond_cnot_6.c | 31 + .../gcc.target/aarch64/sve/cond_cnot_6_run.c | 26 + .../gcc.target/aarch64/sve/cond_unary_5.c | 49 + .../gcc.target/aarch64/sve/cond_unary_5_run.c | 26 + .../gcc.target/aarch64/sve/cond_unary_6.c | 53 + .../gcc.target/aarch64/sve/cond_unary_6_run.c | 27 + .../gcc.target/aarch64/sve/cond_unary_7.c | 48 + .../gcc.target/aarch64/sve/cond_unary_7_run.c | 26 + .../gcc.target/aarch64/sve/cond_unary_8.c | 50 + .../gcc.target/aarch64/sve/cond_unary_8_run.c | 28 + gcc/testsuite/gcc.target/aarch64/sve/cond_uxt_5.c | 33 + .../gcc.target/aarch64/sve/cond_uxt_5_run.c | 26 + gcc/testsuite/gcc.target/aarch64/sve/cond_uxt_6.c | 33 + .../gcc.target/aarch64/sve/cond_uxt_6_run.c | 26 + gcc/testsuite/gcc.target/aarch64/sve/cond_uxt_7.c | 29 + .../gcc.target/aarch64/sve/cond_uxt_7_run.c | 26 + gcc/testsuite/gcc.target/aarch64/sve/cond_uxt_8.c | 32 + .../gcc.target/aarch64/sve/cond_uxt_8_run.c | 26 + .../gcc.target/aarch64/sve/cost_model_11.c | 12 + .../gcc.target/aarch64/sve/mask_struct_load_5.c | 2 +- gcc/testsuite/gcc.target/aarch64/sve/mla_2.c | 34 + gcc/testsuite/gcc.target/aarch64/sve/mls_2.c | 34 + gcc/testsuite/gcc.target/aarch64/sve/mul_2.c | 52 + .../gcc.target/aarch64/sve/mul_highpart_3.c | 34 + gcc/testsuite/gcc.target/aarch64/sve/pr98535.c | 18 + gcc/testsuite/gcc.target/aarch64/sve/ptest_1.c | 10 + gcc/testsuite/gcc.target/aarch64/sve/sel_1.c | 2 +- gcc/testsuite/gcc.target/aarch64/sve/sel_2.c | 2 +- gcc/testsuite/gcc.target/aarch64/sve/sel_3.c | 2 +- gcc/testsuite/gcc.target/aarch64/sve/shift_2.c | 81 + .../aarch64/sve2/acle/aarch64-sve2-acle-asm.exp | 2 +- gcc/testsuite/gcc.target/aarch64/usaba_1.c | 29 + gcc/testsuite/gcc.target/aarch64/vdup_lane_2.c | 2 +- gcc/testsuite/gcc.target/arm/ivopts.c | 2 +- gcc/testsuite/gcc.target/arm/pr97969.c | 54 + gcc/testsuite/gcc.target/arm/pr98636.c | 6 + gcc/testsuite/gcc.target/arm/simd/mve-vneg.c | 3 + gcc/testsuite/gcc.target/arm/simd/mve-vshl.c | 62 + gcc/testsuite/gcc.target/arm/simd/mve-vshr.c | 59 + gcc/testsuite/gcc.target/arm/simd/vceqz_p64.c | 18 + gcc/testsuite/gcc.target/arm/simd/vceqzq_p64.c | 18 + gcc/testsuite/gcc.target/gcn/fpdiv.c | 38 + gcc/testsuite/gcc.target/i386/avx512bw-pr96891-1.c | 75 + gcc/testsuite/gcc.target/i386/avx512f-pr96891-1.c | 40 + gcc/testsuite/gcc.target/i386/avx512f-pr96891-2.c | 30 + gcc/testsuite/gcc.target/i386/avx512f-pr96891-3.c | 39 + gcc/testsuite/gcc.target/i386/bitwise_mask_op-3.c | 1 - gcc/testsuite/gcc.target/i386/m128-check.h | 8 +- gcc/testsuite/gcc.target/i386/m256-check.h | 4 +- gcc/testsuite/gcc.target/i386/m512-check.h | 4 +- gcc/testsuite/gcc.target/i386/pr66821.c | 2 +- gcc/testsuite/gcc.target/i386/pr92645-6.c | 34 + gcc/testsuite/gcc.target/i386/pr92645-7.c | 24 + gcc/testsuite/gcc.target/i386/pr92658-avx512bw-2.c | 2 +- gcc/testsuite/gcc.target/i386/pr92658-avx512bw.c | 2 +- gcc/testsuite/gcc.target/i386/pr95021-1.c | 2 +- gcc/testsuite/gcc.target/i386/pr95021-3.c | 2 +- gcc/testsuite/gcc.target/i386/pr95852-1.c | 266 +++ gcc/testsuite/gcc.target/i386/pr95852-2.c | 266 +++ gcc/testsuite/gcc.target/i386/pr95852-3.c | 266 +++ gcc/testsuite/gcc.target/i386/pr95852-4.c | 266 +++ gcc/testsuite/gcc.target/i386/pr95905-1.c | 26 + gcc/testsuite/gcc.target/i386/pr95905-2.c | 82 + gcc/testsuite/gcc.target/i386/pr95905-3.c | 82 + gcc/testsuite/gcc.target/i386/pr95905-4.c | 82 + gcc/testsuite/gcc.target/i386/pr96271.c | 11 + gcc/testsuite/gcc.target/i386/pr96938.c | 66 + gcc/testsuite/gcc.target/i386/pr97978.c | 22 + gcc/testsuite/gcc.target/i386/pr98482-1.c | 9 + gcc/testsuite/gcc.target/i386/pr98482-2.c | 10 + gcc/testsuite/gcc.target/i386/pr98567-1.c | 31 + gcc/testsuite/gcc.target/i386/pr98567-2.c | 31 + gcc/testsuite/gcc.target/i386/pr98585.c | 14 + gcc/testsuite/gcc.target/i386/pr98603.c | 11 + gcc/testsuite/gcc.target/i386/pr98667-1.c | 9 + gcc/testsuite/gcc.target/i386/pr98667-2.c | 9 + gcc/testsuite/gcc.target/i386/pr98667-3.c | 7 + gcc/testsuite/gcc.target/i386/pr98670.c | 16 + gcc/testsuite/gcc.target/i386/pr98694.c | 41 + .../gcc.target/powerpc/builtins-1-p10-runnable.c | 398 ++++ .../gcc.target/powerpc/fold-vec-extract-char.p7.c | 2 +- .../powerpc/fold-vec-extract-double.p7.c | 3 +- .../gcc.target/powerpc/fold-vec-extract-float.p7.c | 3 +- .../gcc.target/powerpc/fold-vec-extract-float.p8.c | 2 +- .../gcc.target/powerpc/fold-vec-extract-int.p7.c | 3 +- .../gcc.target/powerpc/fold-vec-extract-int.p8.c | 2 +- .../gcc.target/powerpc/fold-vec-extract-short.p7.c | 3 +- .../gcc.target/powerpc/fold-vec-extract-short.p8.c | 2 +- .../gcc.target/powerpc/fold-vec-insert-char-p8.c | 11 +- .../gcc.target/powerpc/fold-vec-insert-char-p9.c | 19 +- .../gcc.target/powerpc/fold-vec-insert-double.c | 11 +- .../gcc.target/powerpc/fold-vec-insert-float-p8.c | 6 +- .../gcc.target/powerpc/fold-vec-insert-float-p9.c | 15 +- .../gcc.target/powerpc/fold-vec-insert-int-p8.c | 9 +- .../gcc.target/powerpc/fold-vec-insert-int-p9.c | 16 +- .../gcc.target/powerpc/fold-vec-insert-longlong.c | 12 +- .../gcc.target/powerpc/fold-vec-insert-short-p8.c | 9 +- .../gcc.target/powerpc/fold-vec-insert-short-p9.c | 12 +- gcc/testsuite/gcc.target/powerpc/m128-check.h | 9 +- gcc/testsuite/gcc.target/powerpc/pr79251-run.c | 28 + gcc/testsuite/gcc.target/powerpc/pr79251.h | 19 + gcc/testsuite/gcc.target/powerpc/pr79251.p8.c | 17 + gcc/testsuite/gcc.target/powerpc/pr79251.p9.c | 24 + gcc/testsuite/gcc.target/powerpc/pr88233.c | 2 +- gcc/testsuite/gcc.target/powerpc/sse-andnps-1.c | 2 +- gcc/testsuite/gcc.target/powerpc/sse-movhps-1.c | 2 +- gcc/testsuite/gcc.target/powerpc/sse-movlps-1.c | 2 +- gcc/testsuite/gcc.target/powerpc/sse2-andnpd-1.c | 2 +- gcc/testsuite/gcc.target/powerpc/vsx-builtin-7.c | 2 +- gcc/testsuite/gcc.target/riscv/pr98777.c | 31 + gcc/testsuite/gcc.target/riscv/predef-10.c | 43 + gcc/testsuite/gcc.target/riscv/predef-11.c | 43 + gcc/testsuite/gcc.target/riscv/predef-12.c | 43 + gcc/testsuite/gcc.target/riscv/predef-13.c | 43 + .../gcc.target/s390/md/atomic_exchange-1.c | 2 +- gcc/testsuite/gcc.target/s390/s390.exp | 4 + .../s390/vector/long-double-vx-macro-off-on.c | 11 + .../s390/vector/long-double-vx-macro-on-off.c | 11 + gcc/testsuite/gcc.target/vax/cmpelim-eq-notsi.c | 4 +- gcc/testsuite/gcc.target/vax/cmpelim-le-notsi.c | 4 +- gcc/testsuite/gcc.target/vax/cmpelim-lt-notsi.c | 4 +- gcc/testsuite/gdc.test/compilable/99bottles.d | 505 +++- gcc/testsuite/gdc.test/compilable/b16382.d | 6 + gcc/testsuite/gdc.test/compilable/b17111.d | 7 + gcc/testsuite/gdc.test/compilable/checkimports3.d | 12 + gcc/testsuite/gdc.test/compilable/compile1.d | 29 +- gcc/testsuite/gdc.test/compilable/ddoc14633.d | 6 - gcc/testsuite/gdc.test/compilable/ddoc3.d | 2 +- gcc/testsuite/gdc.test/compilable/deprecate14283.d | 6 - gcc/testsuite/gdc.test/compilable/diag11066.d | 6 - gcc/testsuite/gdc.test/compilable/diag12598.d | 19 + gcc/testsuite/gdc.test/compilable/diag3243.d | 6 - gcc/testsuite/gdc.test/compilable/dip22d.d | 10 + .../gdc.test/compilable/extra-files/header1.d | 49 +- .../imports/checkimports3a.d | 0 .../imports/checkimports3b.d | 0 .../imports/checkimports3c.d | 0 .../imports/diag12598a.d | 0 .../imports/dip22d.d | 0 .../imports/dip22e.d | 0 .../gdc.test/compilable/imports/test15371.d | 9 + gcc/testsuite/gdc.test/compilable/interpret3.d | 9 +- gcc/testsuite/gdc.test/compilable/test11563.d | 2 +- gcc/testsuite/gdc.test/compilable/test12527.d | 2 - gcc/testsuite/gdc.test/compilable/test12567a.d | 5 - gcc/testsuite/gdc.test/compilable/test12567b.d | 5 - gcc/testsuite/gdc.test/compilable/test12567d.d | 5 - gcc/testsuite/gdc.test/compilable/test12567e.d | 5 - gcc/testsuite/gdc.test/compilable/test13053.d | 6 - gcc/testsuite/gdc.test/compilable/test14375.d | 6 +- gcc/testsuite/gdc.test/compilable/test15019.d | 18 +- gcc/testsuite/gdc.test/compilable/test15177.d | 23 - gcc/testsuite/gdc.test/compilable/test15326.d | 8 +- gcc/testsuite/gdc.test/compilable/test15371.d | 10 + gcc/testsuite/gdc.test/compilable/test15785.d | 5 - gcc/testsuite/gdc.test/compilable/test15856.d | 2 +- gcc/testsuite/gdc.test/compilable/test15925.d | 18 - gcc/testsuite/gdc.test/compilable/test16525.d | 8 +- gcc/testsuite/gdc.test/compilable/test17143.d | 4 +- gcc/testsuite/gdc.test/compilable/test17791.d | 7 +- gcc/testsuite/gdc.test/compilable/test17908.d | 17 + gcc/testsuite/gdc.test/compilable/test7815.d | 6 - gcc/testsuite/gdc.test/compilable/test9701.d | 58 + gcc/testsuite/gdc.test/compilable/testDIP37.d | 1 - gcc/testsuite/gdc.test/compilable/testInference.d | 4 +- .../gdc.test/compilable/testcheckimports.d | 8 +- gcc/testsuite/gdc.test/compilable/testheader1.d | 8 +- gcc/testsuite/gdc.test/compilable/testheader1i.d | 8 +- .../gdc.test/compilable/testheaderudamodule.d | 2 + gcc/testsuite/gdc.test/compilable/testparse.d | 2 +- gcc/testsuite/gdc.test/compilable/vcg-ast.d | 43 + gcc/testsuite/gdc.test/compilable/warn3882.d | 6 - gcc/testsuite/gdc.test/fail_compilation/bug5.d | 7 +- gcc/testsuite/gdc.test/fail_compilation/bug5b.d | 7 +- gcc/testsuite/gdc.test/fail_compilation/bug8150a.d | 9 +- gcc/testsuite/gdc.test/fail_compilation/bug8150b.d | 10 +- .../gdc.test/fail_compilation/checkimports1a.d | 20 - .../gdc.test/fail_compilation/checkimports1b.d | 20 - .../gdc.test/fail_compilation/checkimports1c.d | 20 - .../gdc.test/fail_compilation/checkimports2a.d | 15 +- .../gdc.test/fail_compilation/checkimports2b.d | 13 +- .../gdc.test/fail_compilation/checkimports2c.d | 14 +- .../gdc.test/fail_compilation/checkimports3.d | 15 - .../gdc.test/fail_compilation/diag10169.d | 3 +- .../gdc.test/fail_compilation/diag10327.d | 10 + .../gdc.test/fail_compilation/diag12598.d | 22 - .../gdc.test/fail_compilation/diag15713.d | 1 + gcc/testsuite/gdc.test/fail_compilation/diag5385.d | 24 +- gcc/testsuite/gdc.test/fail_compilation/dip22a.d | 17 +- gcc/testsuite/gdc.test/fail_compilation/dip22b.d | 4 +- gcc/testsuite/gdc.test/fail_compilation/dip22d.d | 12 - gcc/testsuite/gdc.test/fail_compilation/dip22e.d | 6 +- gcc/testsuite/gdc.test/fail_compilation/disable.d | 26 +- .../gdc.test/fail_compilation/fail10207.d | 2 +- gcc/testsuite/gdc.test/fail_compilation/fail104.d | 8 + .../gdc.test/fail_compilation/fail10528.d | 20 +- .../gdc.test/fail_compilation/fail10905.d | 6 + .../gdc.test/fail_compilation/fail10968.d | 12 +- .../gdc.test/fail_compilation/fail11355.d | 2 +- gcc/testsuite/gdc.test/fail_compilation/fail115.d | 9 +- .../gdc.test/fail_compilation/fail11503a.d | 6 + .../gdc.test/fail_compilation/fail11503b.d | 6 + .../gdc.test/fail_compilation/fail11503c.d | 6 + .../gdc.test/fail_compilation/fail11503d.d | 7 + gcc/testsuite/gdc.test/fail_compilation/fail12.d | 6 + gcc/testsuite/gdc.test/fail_compilation/fail121.d | 7 + .../gdc.test/fail_compilation/fail12485.d | 12 - gcc/testsuite/gdc.test/fail_compilation/fail137.d | 23 - gcc/testsuite/gdc.test/fail_compilation/fail14.d | 6 + .../gdc.test/fail_compilation/fail14486.d | 39 + gcc/testsuite/gdc.test/fail_compilation/fail15.d | 6 + .../gdc.test/fail_compilation/fail15044.d | 2 +- .../gdc.test/fail_compilation/fail15616b.d | 1 + gcc/testsuite/gdc.test/fail_compilation/fail16.d | 7 + gcc/testsuite/gdc.test/fail_compilation/fail17.d | 8 + .../gdc.test/fail_compilation/fail17502.d | 8 +- gcc/testsuite/gdc.test/fail_compilation/fail196.d | 22 + .../gdc.test/fail_compilation/fail19890a.d | 1 + .../gdc.test/fail_compilation/fail19890b.d | 1 + gcc/testsuite/gdc.test/fail_compilation/fail199.d | 7 + gcc/testsuite/gdc.test/fail_compilation/fail200.d | 7 + gcc/testsuite/gdc.test/fail_compilation/fail201.d | 7 + gcc/testsuite/gdc.test/fail_compilation/fail202.d | 7 + gcc/testsuite/gdc.test/fail_compilation/fail203.d | 7 + gcc/testsuite/gdc.test/fail_compilation/fail204.d | 6 + gcc/testsuite/gdc.test/fail_compilation/fail205.d | 6 + gcc/testsuite/gdc.test/fail_compilation/fail206.d | 6 + gcc/testsuite/gdc.test/fail_compilation/fail217.d | 7 + gcc/testsuite/gdc.test/fail_compilation/fail220.d | 10 + gcc/testsuite/gdc.test/fail_compilation/fail225.d | 7 + gcc/testsuite/gdc.test/fail_compilation/fail232.d | 11 + gcc/testsuite/gdc.test/fail_compilation/fail239.d | 6 + gcc/testsuite/gdc.test/fail_compilation/fail252.d | 6 + gcc/testsuite/gdc.test/fail_compilation/fail257.d | 7 + gcc/testsuite/gdc.test/fail_compilation/fail258.d | 10 + gcc/testsuite/gdc.test/fail_compilation/fail262.d | 2 +- gcc/testsuite/gdc.test/fail_compilation/fail2740.d | 6 + gcc/testsuite/gdc.test/fail_compilation/fail276.d | 7 + gcc/testsuite/gdc.test/fail_compilation/fail279.d | 10 +- gcc/testsuite/gdc.test/fail_compilation/fail280.d | 9 +- gcc/testsuite/gdc.test/fail_compilation/fail281.d | 9 +- gcc/testsuite/gdc.test/fail_compilation/fail308.d | 6 + gcc/testsuite/gdc.test/fail_compilation/fail313.d | 8 +- gcc/testsuite/gdc.test/fail_compilation/fail3150.d | 6 + gcc/testsuite/gdc.test/fail_compilation/fail316.d | 6 + gcc/testsuite/gdc.test/fail_compilation/fail324.d | 2 +- gcc/testsuite/gdc.test/fail_compilation/fail3290.d | 8 +- gcc/testsuite/gdc.test/fail_compilation/fail341.d | 4 +- gcc/testsuite/gdc.test/fail_compilation/fail344.d | 14 +- gcc/testsuite/gdc.test/fail_compilation/fail346.d | 9 + gcc/testsuite/gdc.test/fail_compilation/fail356a.d | 7 + gcc/testsuite/gdc.test/fail_compilation/fail356b.d | 7 + gcc/testsuite/gdc.test/fail_compilation/fail356c.d | 7 + .../gdc.test/fail_compilation/fail3581a.d | 6 + .../gdc.test/fail_compilation/fail3581b.d | 6 + gcc/testsuite/gdc.test/fail_compilation/fail359.d | 7 + .../gdc.test/fail_compilation/fail3673a.d | 6 + .../gdc.test/fail_compilation/fail3673b.d | 10 + gcc/testsuite/gdc.test/fail_compilation/fail3731.d | 6 + gcc/testsuite/gdc.test/fail_compilation/fail3753.d | 1 + gcc/testsuite/gdc.test/fail_compilation/fail3895.d | 9 +- gcc/testsuite/gdc.test/fail_compilation/fail4206.d | 6 + .../gdc.test/fail_compilation/fail4269a.d | 8 + .../gdc.test/fail_compilation/fail4269b.d | 7 + .../gdc.test/fail_compilation/fail4269c.d | 7 + .../gdc.test/fail_compilation/fail4269d.d | 6 + .../gdc.test/fail_compilation/fail4269e.d | 7 + .../gdc.test/fail_compilation/fail4269f.d | 6 + .../gdc.test/fail_compilation/fail4269g.d | 6 + .../gdc.test/fail_compilation/fail4375a.d | 8 +- .../gdc.test/fail_compilation/fail4375b.d | 8 +- .../gdc.test/fail_compilation/fail4375c.d | 8 +- .../gdc.test/fail_compilation/fail4375d.d | 8 +- .../gdc.test/fail_compilation/fail4375e.d | 8 +- .../gdc.test/fail_compilation/fail4375f.d | 8 +- .../gdc.test/fail_compilation/fail4375g.d | 8 +- .../gdc.test/fail_compilation/fail4375h.d | 8 +- .../gdc.test/fail_compilation/fail4375i.d | 8 +- .../gdc.test/fail_compilation/fail4375j.d | 8 +- .../gdc.test/fail_compilation/fail4375k.d | 8 +- .../gdc.test/fail_compilation/fail4375l.d | 8 +- .../gdc.test/fail_compilation/fail4375m.d | 8 +- .../gdc.test/fail_compilation/fail4375o.d | 8 +- .../gdc.test/fail_compilation/fail4375p.d | 9 +- .../gdc.test/fail_compilation/fail4375q.d | 9 +- .../gdc.test/fail_compilation/fail4375r.d | 8 +- .../gdc.test/fail_compilation/fail4375s.d | 8 +- .../gdc.test/fail_compilation/fail4375t.d | 8 +- .../gdc.test/fail_compilation/fail4375u.d | 8 +- .../gdc.test/fail_compilation/fail4375v.d | 8 +- .../gdc.test/fail_compilation/fail4375w.d | 8 +- .../gdc.test/fail_compilation/fail4375x.d | 8 +- .../gdc.test/fail_compilation/fail4375y.d | 8 +- gcc/testsuite/gdc.test/fail_compilation/fail4510.d | 8 +- gcc/testsuite/gdc.test/fail_compilation/fail4511.d | 6 + gcc/testsuite/gdc.test/fail_compilation/fail4517.d | 6 + gcc/testsuite/gdc.test/fail_compilation/fail4611.d | 1 + gcc/testsuite/gdc.test/fail_compilation/fail47.d | 6 + gcc/testsuite/gdc.test/fail_compilation/fail4958.d | 6 + gcc/testsuite/gdc.test/fail_compilation/fail5435.d | 30 +- gcc/testsuite/gdc.test/fail_compilation/fail56.d | 7 + gcc/testsuite/gdc.test/fail_compilation/fail5634.d | 8 +- gcc/testsuite/gdc.test/fail_compilation/fail57.d | 7 + gcc/testsuite/gdc.test/fail_compilation/fail5733.d | 6 + gcc/testsuite/gdc.test/fail_compilation/fail58.d | 9 + gcc/testsuite/gdc.test/fail_compilation/fail5851.d | 6 + .../gdc.test/fail_compilation/fail5953a1.d | 6 + .../gdc.test/fail_compilation/fail5953a2.d | 8 + .../gdc.test/fail_compilation/fail5953s1.d | 6 + .../gdc.test/fail_compilation/fail5953s2.d | 8 + gcc/testsuite/gdc.test/fail_compilation/fail60.d | 6 + gcc/testsuite/gdc.test/fail_compilation/fail6029.d | 6 + gcc/testsuite/gdc.test/fail_compilation/fail6242.d | 6 + gcc/testsuite/gdc.test/fail_compilation/fail6458.d | 6 + gcc/testsuite/gdc.test/fail_compilation/fail6497.d | 7 + gcc/testsuite/gdc.test/fail_compilation/fail6561.d | 6 + gcc/testsuite/gdc.test/fail_compilation/fail6611.d | 6 + gcc/testsuite/gdc.test/fail_compilation/fail6781.d | 7 + gcc/testsuite/gdc.test/fail_compilation/fail6968.d | 12 +- gcc/testsuite/gdc.test/fail_compilation/fail7173.d | 6 + gcc/testsuite/gdc.test/fail_compilation/fail7178.d | 7 + gcc/testsuite/gdc.test/fail_compilation/fail7234.d | 6 + gcc/testsuite/gdc.test/fail_compilation/fail7369.d | 6 + .../gdc.test/fail_compilation/fail7424b.d | 6 + .../gdc.test/fail_compilation/fail7424c.d | 6 + .../gdc.test/fail_compilation/fail7424d.d | 6 + .../gdc.test/fail_compilation/fail7424e.d | 6 + .../gdc.test/fail_compilation/fail7424f.d | 6 + .../gdc.test/fail_compilation/fail7424g.d | 6 + .../gdc.test/fail_compilation/fail7424h.d | 6 + .../gdc.test/fail_compilation/fail7424i.d | 6 + .../gdc.test/fail_compilation/fail7524a.d | 10 +- .../gdc.test/fail_compilation/fail7524b.d | 9 +- .../gdc.test/fail_compilation/fail7603a.d | 6 + .../gdc.test/fail_compilation/fail7603b.d | 6 + .../gdc.test/fail_compilation/fail7603c.d | 6 + gcc/testsuite/gdc.test/fail_compilation/fail77.d | 6 + gcc/testsuite/gdc.test/fail_compilation/fail7702.d | 6 + gcc/testsuite/gdc.test/fail_compilation/fail7751.d | 7 + gcc/testsuite/gdc.test/fail_compilation/fail7851.d | 10 +- gcc/testsuite/gdc.test/fail_compilation/fail7859.d | 6 + gcc/testsuite/gdc.test/fail_compilation/fail7861.d | 6 + gcc/testsuite/gdc.test/fail_compilation/fail8009.d | 7 + gcc/testsuite/gdc.test/fail_compilation/fail8032.d | 6 + gcc/testsuite/gdc.test/fail_compilation/fail8313.d | 10 + gcc/testsuite/gdc.test/fail_compilation/fail8691.d | 6 + gcc/testsuite/gdc.test/fail_compilation/fail9301.d | 7 +- gcc/testsuite/gdc.test/fail_compilation/fail9346.d | 4 +- gcc/testsuite/gdc.test/fail_compilation/fail94.d | 6 + gcc/testsuite/gdc.test/fail_compilation/fail9613.d | 7 + .../gdc.test/fail_compilation/fail_contracts1.d | 8 + .../gdc.test/fail_compilation/fail_contracts2.d | 8 + .../gdc.test/fail_compilation/fail_contracts3.d | 14 + .../gdc.test/fail_compilation/fail_contracts4.d | 8 + .../gdc.test/fail_compilation/failinout1.d | 6 + .../gdc.test/fail_compilation/failinout2.d | 6 + .../gdc.test/fail_compilation/failinout3748a.d | 6 + .../gdc.test/fail_compilation/failinout3748b.d | 6 + .../gdc.test/fail_compilation/failsafea.d | 7 + .../gdc.test/fail_compilation/failsafeb.d | 6 + .../gdc.test/fail_compilation/failsafec.d | 6 + gcc/testsuite/gdc.test/fail_compilation/fix350a.d | 7 + gcc/testsuite/gdc.test/fail_compilation/fix350b.d | 8 + gcc/testsuite/gdc.test/fail_compilation/ice10273.d | 12 +- gcc/testsuite/gdc.test/fail_compilation/ice10283.d | 8 +- gcc/testsuite/gdc.test/fail_compilation/ice10599.d | 13 +- gcc/testsuite/gdc.test/fail_compilation/ice11963.d | 9 + gcc/testsuite/gdc.test/fail_compilation/ice11965.d | 13 + gcc/testsuite/gdc.test/fail_compilation/ice11967.d | 11 + gcc/testsuite/gdc.test/fail_compilation/ice11968.d | 8 + gcc/testsuite/gdc.test/fail_compilation/ice11974.d | 6 + gcc/testsuite/gdc.test/fail_compilation/ice11982.d | 15 + gcc/testsuite/gdc.test/fail_compilation/ice12673.d | 10 + gcc/testsuite/gdc.test/fail_compilation/ice13644.d | 6 + gcc/testsuite/gdc.test/fail_compilation/ice15855.d | 21 + gcc/testsuite/gdc.test/fail_compilation/ice7782.d | 11 + gcc/testsuite/gdc.test/fail_compilation/ice8604.d | 6 + gcc/testsuite/gdc.test/fail_compilation/ice8630.d | 7 + gcc/testsuite/gdc.test/fail_compilation/ice8742.d | 7 +- gcc/testsuite/gdc.test/fail_compilation/ice9013.d | 6 + gcc/testsuite/gdc.test/fail_compilation/ice9254a.d | 11 + gcc/testsuite/gdc.test/fail_compilation/ice9254b.d | 11 + gcc/testsuite/gdc.test/fail_compilation/ice9254c.d | 11 + gcc/testsuite/gdc.test/fail_compilation/imphint.d | 3 +- .../imports/imp15925.d | 0 .../gdc.test/fail_compilation/imports/imp21353.d | 7 + .../imports/test15117a.d | 0 gcc/testsuite/gdc.test/fail_compilation/lookup.d | 4 +- .../fail_compilation/staticarrayoverflow.d | 2 +- gcc/testsuite/gdc.test/fail_compilation/test1.d | 6 + .../gdc.test/fail_compilation/test11176.d | 1 + gcc/testsuite/gdc.test/fail_compilation/test143.d | 10 +- .../gdc.test/fail_compilation/test15117.d | 30 + .../gdc.test/fail_compilation/test15399.d | 1 + .../gdc.test/fail_compilation/test15785.d | 7 +- .../gdc.test/fail_compilation/test15785b.d | 8 +- .../gdc.test/fail_compilation/test15897.d | 2 +- .../gdc.test/fail_compilation/test15925.d | 19 + .../gdc.test/fail_compilation/test16188.d | 7 +- .../gdc.test/fail_compilation/test17908a.d | 15 + .../gdc.test/fail_compilation/test17908b.d | 14 + .../gdc.test/fail_compilation/test21353.d | 26 + gcc/testsuite/gdc.test/fail_compilation/test314.d | 10 +- .../gdc.test/fail_compilation/test5412a.d | 7 + .../gdc.test/fail_compilation/test5412b.d | 7 + .../gdc.test/fail_compilation/test5412c.d | 7 + .../gdc.test/fail_compilation/test5412c2.di | 1 + gcc/testsuite/gdc.test/fail_compilation/test8509.d | 7 + gcc/testsuite/gdc.test/fail_compilation/test8751.d | 6 + gcc/testsuite/gdc.test/fail_compilation/test9701.d | 63 + .../gdc.test/fail_compilation/test9701b.d | 22 + .../gdc.test/fail_compilation/udaparams.d | 57 + gcc/testsuite/gdc.test/runnable/aliasthis.d | 32 +- gcc/testsuite/gdc.test/runnable/constfold.d | 7 +- gcc/testsuite/gdc.test/runnable/ctorpowtests.d | 3 +- gcc/testsuite/gdc.test/runnable/declaration.d | 13 + gcc/testsuite/gdc.test/runnable/foreach5.d | 13 + gcc/testsuite/gdc.test/runnable/funclit.d | 16 + gcc/testsuite/gdc.test/runnable/future.d | 4 + .../gdc.test/runnable/imports/link15194std.d | 1 - gcc/testsuite/gdc.test/runnable/interpret.d | 20 +- gcc/testsuite/gdc.test/runnable/lazy.d | 2 +- gcc/testsuite/gdc.test/runnable/link10920.d | 3 +- gcc/testsuite/gdc.test/runnable/link15021.d | 7 + gcc/testsuite/gdc.test/runnable/link6574.d | 10 + gcc/testsuite/gdc.test/runnable/mangle.d | 10 + gcc/testsuite/gdc.test/runnable/mixin2.d | 34 +- gcc/testsuite/gdc.test/runnable/nested.d | 6 + gcc/testsuite/gdc.test/runnable/nulltype.d | 13 + gcc/testsuite/gdc.test/runnable/property2.d | 20 + gcc/testsuite/gdc.test/runnable/sdtor.d | 43 +- gcc/testsuite/gdc.test/runnable/stress.d | 20 +- gcc/testsuite/gdc.test/runnable/structlit.d | 8 +- gcc/testsuite/gdc.test/runnable/template3.d | 15 + gcc/testsuite/gdc.test/runnable/template4.d | 13 +- gcc/testsuite/gdc.test/runnable/template8.d | 8 +- gcc/testsuite/gdc.test/runnable/template9.d | 52 +- gcc/testsuite/gdc.test/runnable/test15.d | 4 +- gcc/testsuite/gdc.test/runnable/test22.d | 4 +- gcc/testsuite/gdc.test/runnable/test34.d | 7 + gcc/testsuite/gdc.test/runnable/test42.d | 44 +- gcc/testsuite/gdc.test/runnable/test8.d | 2 +- gcc/testsuite/gdc.test/runnable/testaa.d | 2 +- gcc/testsuite/gdc.test/runnable/testaa2.d | 2 +- gcc/testsuite/gdc.test/runnable/testassign.d | 20 + gcc/testsuite/gdc.test/runnable/testconst.d | 42 + gcc/testsuite/gdc.test/runnable/testcontracts.d | 133 ++ gcc/testsuite/gdc.test/runnable/testdstress.d | 18 +- gcc/testsuite/gdc.test/runnable/testenum.d | 9 +- gcc/testsuite/gdc.test/runnable/testmodule.d | 4 +- gcc/testsuite/gdc.test/runnable/testrightthis.d | 11 +- gcc/testsuite/gdc.test/runnable/testscope2.d | 9 + gcc/testsuite/gdc.test/runnable/traits.d | 35 +- gcc/testsuite/gdc.test/runnable/uda.d | 229 ++ gcc/testsuite/gdc.test/runnable/xtest46.d | 32 + gcc/testsuite/gfortran.dg/associate_54.f90 | 34 + gcc/testsuite/gfortran.dg/associate_55.f90 | 35 + gcc/testsuite/gfortran.dg/associate_56.f90 | 36 + gcc/testsuite/gfortran.dg/associate_57.f90 | 47 + gcc/testsuite/gfortran.dg/associated_target_7.f90 | 87 + gcc/testsuite/gfortran.dg/charlen_18.f90 | 18 + .../gfortran.dg/deferred_character_35.f90 | 18 + gcc/testsuite/gfortran.dg/gomp/is_device_ptr-2.f90 | 21 + gcc/testsuite/gfortran.dg/gomp/map-3.f90 | 10 +- gcc/testsuite/gfortran.dg/gomp/task-detach-1.f90 | 29 + .../gfortran.dg/gomp/use_device_ptr-1.f90 | 25 + gcc/testsuite/gfortran.dg/implied_do_3.f90 | 14 + .../gfortran.dg/interface_assignment_7.f90 | 84 + .../iso_fortran_binding_uint8_array.f90 | 11 + .../iso_fortran_binding_uint8_array_driver.c | 25 + gcc/testsuite/gfortran.dg/module_procedure_5.f90 | 31 + gcc/testsuite/gfortran.dg/module_procedure_6.f90 | 51 + gcc/testsuite/gfortran.dg/pr70070.f90 | 8 + gcc/testsuite/gfortran.dg/pr97673.f90 | 14 + gcc/testsuite/gfortran.dg/pr98661.f90 | 19 + gcc/testsuite/gnat.dg/asan1.adb | 15 + gcc/testsuite/gnat.dg/asan1_pkg.ads | 9 + gcc/testsuite/gnat.dg/thunk2.adb | 11 + gcc/testsuite/gnat.dg/thunk2.ads | 12 + gcc/testsuite/gnat.dg/thunk2_pkg.ads | 11 + .../test/fixedbugs/issue27836.dir/\303\204foo.go" | 13 + .../test/fixedbugs/issue27836.dir/\303\204main.go" | 13 + .../fixedbugs/{issue23311.go => issue27836.go} | 0 gcc/testsuite/lib/gcov.exp | 62 + gcc/testsuite/lib/target-supports.exp | 17 +- gcc/testsuite/substr_10.f90 | 11 + gcc/testsuite/substr_9.f90 | 28 + gcc/tree-cfg.c | 2 +- gcc/tree-core.h | 29 +- gcc/tree-data-ref.c | 80 +- gcc/tree-dfa.c | 6 +- gcc/tree-inline.c | 7 + gcc/tree-nested.c | 2 + gcc/tree-predcom.c | 2 +- gcc/tree-pretty-print.c | 6 + gcc/tree-ssa-ccp.c | 4 +- gcc/tree-ssa-dce.c | 17 +- gcc/tree-ssa-dse.c | 8 +- gcc/tree-ssa-forwprop.c | 21 +- gcc/tree-ssa-live.c | 17 +- gcc/tree-ssa-loop-ivopts.c | 2 +- gcc/tree-ssa-math-opts.c | 478 +++- gcc/tree-ssa-math-opts.h | 26 + gcc/tree-ssa-phiopt.c | 15 + gcc/tree-ssa-phiprop.c | 2 +- gcc/tree-ssa-reassoc.c | 139 +- gcc/tree-ssa-sccvn.c | 20 +- gcc/tree-ssa.c | 2 +- gcc/tree-ssanames.c | 8 + gcc/tree-vect-data-refs.c | 6 +- gcc/tree-vect-loop.c | 17 +- gcc/tree-vect-slp-patterns.c | 864 ++++++- gcc/tree-vect-slp.c | 326 ++- gcc/tree-vect-stmts.c | 49 +- gcc/tree.c | 34 +- gcc/value-prof.c | 26 +- include/ChangeLog | 4 + include/gomp-constants.h | 1 + libatomic/ChangeLog | 9 + libatomic/configure.tgt | 56 +- libbacktrace/ChangeLog | 15 + libbacktrace/Makefile.am | 10 +- libbacktrace/Makefile.in | 12 +- libbacktrace/configure | 4 +- libbacktrace/dwarf.c | 64 +- libcody/ChangeLog | 22 + libcody/Makefile.in | 121 +- libcody/Makesub.in | 49 - libcody/build-aux/config.guess | 1476 ------------ libcody/build-aux/config.sub | 1833 --------------- libcody/build-aux/install-sh | 518 ---- libcody/config.h.in | 5 +- libcody/config.m4 | 182 -- libcody/configure | 209 +- libcody/configure.ac | 15 +- libcody/dox.cfg.in | 2478 -------------------- libcody/fatal.cc | 22 - libcody/gdbinit.in | 11 - libcody/internal.hh | 3 - libcpp/ChangeLog | 5 + libcpp/mkdeps.c | 1 - libcpp/po/ChangeLog | 4 + libcpp/po/es.po | 89 +- libgcc/ChangeLog | 24 + libgcc/config/i386/gnu-unwind.h | 60 +- libgcc/config/or1k/sfp-machine.h | 41 +- libgcc/libgcov-merge.c | 14 +- libgcc/libgcov.h | 13 +- libgfortran/ChangeLog | 6 + libgfortran/runtime/ISO_Fortran_binding.c | 3 +- libgo/Makefile.am | 2 +- libgo/Makefile.in | 2 +- libgo/go/crypto/x509/root_hurd.go | 6 + libgo/go/runtime/export_pipe2_test.go | 2 +- libgo/go/runtime/nbpipe_test.go | 2 +- libgo/go/runtime/os_hurd.go | 18 +- libgo/go/syscall/exec_linux.go | 2 +- libgo/misc/cgo/test/cthread_unix.c | 2 +- libgomp/ChangeLog | 94 + libgomp/config/accel/sem.h | 9 + libgomp/config/linux/sem.h | 9 + libgomp/config/posix/sem.c | 20 + libgomp/config/posix/sem.h | 10 + libgomp/config/rtems/sem.h | 5 + libgomp/configure | 86 +- libgomp/configure.tgt | 39 +- libgomp/fortran.c | 6 + libgomp/libgomp.h | 7 + libgomp/libgomp.map | 2 + libgomp/libgomp.texi | 34 + libgomp/libgomp_g.h | 2 +- libgomp/omp.h.in | 7 + libgomp/omp_lib.f90.in | 9 + libgomp/omp_lib.h.in | 4 + libgomp/plugin/configfrag.ac | 92 +- libgomp/plugin/plugin-nvptx.c | 9 - libgomp/priority_queue.c | 57 + libgomp/priority_queue.h | 5 + libgomp/task.c | 140 +- libgomp/team.c | 4 + .../testsuite/libgomp.c-c++-common/task-detach-1.c | 36 + .../testsuite/libgomp.c-c++-common/task-detach-2.c | 37 + .../testsuite/libgomp.c-c++-common/task-detach-3.c | 33 + .../testsuite/libgomp.c-c++-common/task-detach-4.c | 24 + .../testsuite/libgomp.c-c++-common/task-detach-5.c | 42 + .../testsuite/libgomp.c-c++-common/task-detach-6.c | 46 + .../testsuite/libgomp.fortran/is_device_ptr-1.f90 | 54 + .../testsuite/libgomp.fortran/task-detach-1.f90 | 33 + .../testsuite/libgomp.fortran/task-detach-2.f90 | 34 + .../testsuite/libgomp.fortran/task-detach-3.f90 | 33 + .../testsuite/libgomp.fortran/task-detach-4.f90 | 22 + .../testsuite/libgomp.fortran/task-detach-5.f90 | 39 + .../testsuite/libgomp.fortran/task-detach-6.f90 | 44 + libitm/ChangeLog | 7 + libitm/configure.tgt | 37 +- libphobos/ChangeLog | 7 + libphobos/libdruntime/gcc/sections/elf_shared.d | 4 + libstdc++-v3/ChangeLog | 123 + libstdc++-v3/ChangeLog-2020 | 2 +- libstdc++-v3/config/os/aix/ctype_inline.h | 12 +- libstdc++-v3/doc/doxygen/user.cfg.in | 2 +- libstdc++-v3/include/Makefile.am | 1 + libstdc++-v3/include/Makefile.in | 1 + libstdc++-v3/include/bits/fs_path.h | 61 +- libstdc++-v3/include/bits/hashtable_policy.h | 8 +- libstdc++-v3/include/debug/macros.h | 5 + libstdc++-v3/include/debug/safe_iterator.h | 4 +- libstdc++-v3/include/debug/safe_iterator.tcc | 5 +- libstdc++-v3/include/debug/safe_local_iterator.h | 4 +- libstdc++-v3/include/precompiled/stdc++.h | 1 + libstdc++-v3/include/std/barrier | 247 ++ libstdc++-v3/include/std/version | 3 + libstdc++-v3/src/c++11/Makefile.am | 4 +- libstdc++-v3/src/c++11/Makefile.in | 4 +- libstdc++-v3/src/c++11/debug.cc | 5 +- libstdc++-v3/src/c++17/Makefile.in | 4 +- libstdc++-v3/testsuite/20_util/bind/ref_neg.cc | 3 +- .../testsuite/20_util/to_chars/long_double.cc | 25 +- .../testsuite/20_util/unique_ptr/io/lwg2948.cc | 2 + .../testsuite/23_containers/deque/debug/98466.cc | 40 + .../23_containers/unordered_map/debug/98466.cc | 44 + .../27_io/basic_stringstream/cons/char/1.cc | 2 +- .../atomic_flag/test_and_set/explicit-hle.cc | 2 +- libstdc++-v3/testsuite/30_threads/barrier/1.cc | 30 + libstdc++-v3/testsuite/30_threads/barrier/2.cc | 28 + .../testsuite/30_threads/barrier/arrive.cc | 48 + .../30_threads/barrier/arrive_and_drop.cc | 46 + .../30_threads/barrier/arrive_and_wait.cc | 46 + .../testsuite/30_threads/barrier/completion.cc | 53 + .../testsuite/30_threads/future/members/poll.cc | 33 +- .../testsuite/ext/vstring/cons/moveable.cc | 5 + .../ext/vstring/modifiers/assign/move_assign.cc | 5 + 1192 files changed, 33732 insertions(+), 13456 deletions(-) create mode 100644 gcc/config/aarch64/aarch64-cc-fusion.cc create mode 100644 gcc/config/riscv/riscv-subset.h create mode 100644 gcc/go/gofrontend/embed.cc create mode 100644 gcc/testsuite/c-c++-common/gomp/task-detach-1.c create mode 100644 gcc/testsuite/c-c++-common/gomp/task-detach-2.c create mode 100644 gcc/testsuite/c-c++-common/pr98556.c create mode 100644 gcc/testsuite/g++.dg/abi/abi-tag24.C create mode 100644 gcc/testsuite/g++.dg/abi/mangle76.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/auto55.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/constexpr-pmf2.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/decltype-71879.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/initlist-array13.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/noexcept62.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/noexcept63.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/noexcept64.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/this2.C create mode 100644 gcc/testsuite/g++.dg/cpp1y/constexpr-98672.C create mode 100644 gcc/testsuite/g++.dg/cpp1z/class-deduction77.C create mode 100644 gcc/testsuite/g++.dg/cpp1z/elide4.C create mode 100644 gcc/testsuite/g++.dg/cpp1z/elide5.C create mode 100644 gcc/testsuite/g++.dg/cpp2a/bit-cast10.C create mode 100644 gcc/testsuite/g++.dg/cpp2a/concepts-ctad1.C create mode 100644 gcc/testsuite/g++.dg/cpp2a/concepts-ctad2.C create mode 100644 gcc/testsuite/g++.dg/cpp2a/lambda-generic9.C create mode 100644 gcc/testsuite/g++.dg/cpp2a/no_unique_address8.C create mode 100644 gcc/testsuite/g++.dg/gcov/gcov-17.C create mode 100644 gcc/testsuite/g++.dg/gcov/gcov.py create mode 100644 gcc/testsuite/g++.dg/gcov/pr98273.C create mode 100644 gcc/testsuite/g++.dg/gcov/test-gcov-17.py create mode 100644 gcc/testsuite/g++.dg/gcov/test-pr98273.py create mode 100644 gcc/testsuite/g++.dg/gomp/task-detach-1.C create mode 100644 gcc/testsuite/g++.dg/init/elide7.C create mode 100644 gcc/testsuite/g++.dg/ipa/pr98690.C create mode 100644 gcc/testsuite/g++.dg/lookup/using63.C create mode 100644 gcc/testsuite/g++.dg/lookup/using64.C create mode 100644 gcc/testsuite/g++.dg/lookup/using65.C create mode 100644 gcc/testsuite/g++.dg/modules/pr98591.H create mode 100644 gcc/testsuite/g++.dg/modules/stat-mem-1.h create mode 100644 gcc/testsuite/g++.dg/modules/stat-mem-1_a.H create mode 100644 gcc/testsuite/g++.dg/modules/stat-mem-1_b.C create mode 100644 gcc/testsuite/g++.dg/opt/pr98550.C create mode 100644 gcc/testsuite/g++.dg/parse/access12.C create mode 100644 gcc/testsuite/g++.dg/pr95768.C create mode 100644 gcc/testsuite/g++.dg/pr98330.C create mode 100644 gcc/testsuite/g++.dg/template/access32.C create mode 100644 gcc/testsuite/g++.dg/template/access33.C create mode 100644 gcc/testsuite/g++.dg/template/access34.C create mode 100644 gcc/testsuite/g++.dg/template/access35.C create mode 100644 gcc/testsuite/g++.dg/template/deduce8.C create mode 100644 gcc/testsuite/g++.dg/template/friend68.C create mode 100644 gcc/testsuite/g++.dg/template/friend69.C create mode 100644 gcc/testsuite/g++.dg/template/pr97399.C create mode 100644 gcc/testsuite/g++.dg/template/pr98372.C create mode 100644 gcc/testsuite/g++.dg/template/pr98538.C create mode 100644 gcc/testsuite/g++.dg/torture/pr98568.C create mode 100644 gcc/testsuite/g++.dg/ubsan/pr95693.C create mode 100644 gcc/testsuite/g++.dg/warn/Wfree-nonheap-object-5.C create mode 100644 gcc/testsuite/g++.dg/warn/Wmismatched-new-delete-3.C create mode 100644 gcc/testsuite/g++.dg/warn/Wmissing-field-initializers-2.C create mode 100644 gcc/testsuite/g++.dg/warn/Wnonnull10.C create mode 100644 gcc/testsuite/g++.dg/warn/Wnonnull9.C create mode 100644 gcc/testsuite/g++.dg/warn/Wuninitialized-12.C create mode 100644 gcc/testsuite/g++.dg/warn/Wuninitialized-13.C create mode 100644 gcc/testsuite/g++.target/aarch64/sve/abd_1.C create mode 100644 gcc/testsuite/g++.target/aarch64/sve/cond_abd_1.C create mode 100644 gcc/testsuite/g++.target/aarch64/sve/cond_abd_2.C create mode 100644 gcc/testsuite/g++.target/aarch64/sve/cond_abd_3.C create mode 100644 gcc/testsuite/g++.target/aarch64/sve/cond_abd_4.C create mode 100644 gcc/testsuite/g++.target/aarch64/sve/cond_arith_1.C create mode 100644 gcc/testsuite/g++.target/aarch64/sve/cond_arith_2.C create mode 100644 gcc/testsuite/g++.target/aarch64/sve/cond_arith_3.C create mode 100644 gcc/testsuite/g++.target/aarch64/sve/cond_arith_4.C create mode 100644 gcc/testsuite/g++.target/aarch64/sve/cond_bic_1.C create mode 100644 gcc/testsuite/g++.target/aarch64/sve/cond_bic_2.C create mode 100644 gcc/testsuite/g++.target/aarch64/sve/cond_bic_3.C create mode 100644 gcc/testsuite/g++.target/aarch64/sve/cond_bic_4.C create mode 100644 gcc/testsuite/g++.target/aarch64/sve/cond_mla_1.C create mode 100644 gcc/testsuite/g++.target/aarch64/sve/cond_mla_2.C create mode 100644 gcc/testsuite/g++.target/aarch64/sve/cond_mla_3.C create mode 100644 gcc/testsuite/g++.target/aarch64/sve/cond_mla_4.C create mode 100644 gcc/testsuite/g++.target/aarch64/sve/cond_mla_5.C create mode 100644 gcc/testsuite/g++.target/aarch64/sve/cond_mls_1.C create mode 100644 gcc/testsuite/g++.target/aarch64/sve/cond_mls_2.C create mode 100644 gcc/testsuite/g++.target/aarch64/sve/cond_mls_3.C create mode 100644 gcc/testsuite/g++.target/aarch64/sve/cond_mls_4.C create mode 100644 gcc/testsuite/g++.target/aarch64/sve/cond_mls_5.C create mode 100644 gcc/testsuite/g++.target/aarch64/sve/cond_shift_1.C create mode 100644 gcc/testsuite/g++.target/aarch64/sve/cond_shift_2.C create mode 100644 gcc/testsuite/g++.target/aarch64/sve/cond_shift_3.C create mode 100644 gcc/testsuite/g++.target/aarch64/sve/cond_shift_4.C create mode 100644 gcc/testsuite/g++.target/aarch64/sve/max_1.C create mode 100644 gcc/testsuite/g++.target/aarch64/sve/min_1.C create mode 100644 gcc/testsuite/g++.target/i386/avx512f-pr96891-1.C create mode 100644 gcc/testsuite/g++.target/s390/pr98722.C create mode 100644 gcc/testsuite/gcc.c-torture/compile/pr98629.c create mode 100644 gcc/testsuite/gcc.c-torture/execute/pr95731.c create mode 100644 gcc/testsuite/gcc.c-torture/execute/pr98727.c create mode 100644 gcc/testsuite/gcc.dg/Wfree-nonheap-object-4.c create mode 100644 gcc/testsuite/gcc.dg/analyzer/attr-malloc-1.c create mode 100644 gcc/testsuite/gcc.dg/analyzer/attr-malloc-2.c create mode 100644 gcc/testsuite/gcc.dg/analyzer/attr-malloc-4.c create mode 100644 gcc/testsuite/gcc.dg/analyzer/attr-malloc-5.c create mode 100644 gcc/testsuite/gcc.dg/analyzer/attr-malloc-6.c create mode 100644 gcc/testsuite/gcc.dg/analyzer/attr-malloc-CVE-2019-19078-usb-leak.c create mode 100644 gcc/testsuite/gcc.dg/analyzer/attr-malloc-misuses.c create mode 100644 gcc/testsuite/gcc.dg/analyzer/pr97074.c create mode 100644 gcc/testsuite/gcc.dg/analyzer/pr98564.c create mode 100644 gcc/testsuite/gcc.dg/analyzer/pr98580-a.c create mode 100644 gcc/testsuite/gcc.dg/analyzer/pr98580-b.c create mode 100644 gcc/testsuite/gcc.dg/analyzer/pr98628.c create mode 100644 gcc/testsuite/gcc.dg/debug/pr97714.c create mode 100644 gcc/testsuite/gcc.dg/gomp/task-detach-1.c create mode 100644 gcc/testsuite/gcc.dg/ipa/pr98222.c create mode 100644 gcc/testsuite/gcc.dg/plugin/diagnostic-test-show-locus-GCC_EXTR [...] create mode 100644 gcc/testsuite/gcc.dg/plugin/diagnostic-test-show-locus-GCC_EXTR [...] create mode 100644 gcc/testsuite/gcc.dg/pr90248.c create mode 100644 gcc/testsuite/gcc.dg/pr96674.c create mode 100644 gcc/testsuite/gcc.dg/pr98255.c create mode 100644 gcc/testsuite/gcc.dg/pr98330.c create mode 100644 gcc/testsuite/gcc.dg/pr98721-1.c create mode 100644 gcc/testsuite/gcc.dg/pr98721-2.c create mode 100644 gcc/testsuite/gcc.dg/pr98766.c create mode 100644 gcc/testsuite/gcc.dg/pr98793.c create mode 100644 gcc/testsuite/gcc.dg/pr98807.c create mode 100644 gcc/testsuite/gcc.dg/torture/pr98640.c create mode 100644 gcc/testsuite/gcc.dg/torture/pr98758.c create mode 100644 gcc/testsuite/gcc.dg/torture/pr98773.c create mode 100644 gcc/testsuite/gcc.dg/torture/pr98786.c create mode 100644 gcc/testsuite/gcc.dg/tree-ssa/pr47059.c create mode 100644 gcc/testsuite/gcc.dg/tree-ssa/pr95731.c create mode 100644 gcc/testsuite/gcc.dg/tree-ssa/pr95867.c create mode 100644 gcc/testsuite/gcc.dg/tree-ssa/pr96669-1.c create mode 100644 gcc/testsuite/gcc.dg/tree-ssa/pr96669-2.c create mode 100644 gcc/testsuite/gcc.dg/tree-ssa/pr96671-1.c create mode 100644 gcc/testsuite/gcc.dg/tree-ssa/pr96671-2.c create mode 100644 gcc/testsuite/gcc.dg/tree-ssa/pr96681.c create mode 100644 gcc/testsuite/gcc.dg/tree-ssa/pr96688.c create mode 100644 gcc/testsuite/gcc.dg/tree-ssa/pr96691.c create mode 100644 gcc/testsuite/gcc.dg/tree-ssa/pr98455.c create mode 100644 gcc/testsuite/gcc.dg/uninit-38.c create mode 100644 gcc/testsuite/gcc.dg/uninit-39.c create mode 100644 gcc/testsuite/gcc.dg/uninit-40.c create mode 100644 gcc/testsuite/gcc.dg/uninit-pr98578.c delete mode 100644 gcc/testsuite/gcc.dg/vect/bb-slp-pr68892.c create mode 100644 gcc/testsuite/gcc.dg/vect/bb-slp-pr98544.c create mode 100644 gcc/testsuite/gcc.dg/vect/bb-slp-pr98685.c create mode 100644 gcc/testsuite/gcc.dg/vect/complex/complex-mla-template.c create mode 100644 gcc/testsuite/gcc.dg/vect/complex/complex-mls-template.c create mode 100644 gcc/testsuite/gcc.dg/vect/complex/complex-mul-template.c create mode 100644 gcc/testsuite/gcc.dg/vect/complex/fast-math-bb-slp-complex-mla- [...] create mode 100644 gcc/testsuite/gcc.dg/vect/complex/fast-math-bb-slp-complex-mla-float.c create mode 100644 gcc/testsuite/gcc.dg/vect/complex/fast-math-bb-slp-complex-mla- [...] create mode 100644 gcc/testsuite/gcc.dg/vect/complex/fast-math-bb-slp-complex-mls- [...] create mode 100644 gcc/testsuite/gcc.dg/vect/complex/fast-math-bb-slp-complex-mls-float.c create mode 100644 gcc/testsuite/gcc.dg/vect/complex/fast-math-bb-slp-complex-mls- [...] create mode 100644 gcc/testsuite/gcc.dg/vect/complex/fast-math-bb-slp-complex-mul- [...] create mode 100644 gcc/testsuite/gcc.dg/vect/complex/fast-math-bb-slp-complex-mul-float.c create mode 100644 gcc/testsuite/gcc.dg/vect/complex/fast-math-bb-slp-complex-mul- [...] create mode 100644 gcc/testsuite/gcc.dg/vect/complex/fast-math-complex-mla-double.c create mode 100644 gcc/testsuite/gcc.dg/vect/complex/fast-math-complex-mla-float.c create mode 100644 gcc/testsuite/gcc.dg/vect/complex/fast-math-complex-mla-half-float.c create mode 100644 gcc/testsuite/gcc.dg/vect/complex/fast-math-complex-mls-double.c create mode 100644 gcc/testsuite/gcc.dg/vect/complex/fast-math-complex-mls-float.c create mode 100644 gcc/testsuite/gcc.dg/vect/complex/fast-math-complex-mls-half-float.c create mode 100644 gcc/testsuite/gcc.dg/vect/complex/fast-math-complex-mul-double.c create mode 100644 gcc/testsuite/gcc.dg/vect/complex/fast-math-complex-mul-float.c create mode 100644 gcc/testsuite/gcc.dg/vect/complex/fast-math-complex-mul-half-float.c create mode 100644 gcc/testsuite/gcc.dg/vect/pr91403.c create mode 100644 gcc/testsuite/gcc.dg/vect/pr98560-1.c create mode 100644 gcc/testsuite/gcc.dg/vect/pr98560-2.c create mode 100644 gcc/testsuite/gcc.dg/vect/pr98674.c create mode 100644 gcc/testsuite/gcc.target/aarch64/pr98603.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/general/ldff1_8.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/adr_6.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/asrdiv_4.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cnot_2.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_asrd_1.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_asrd_1_run.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_asrd_2.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_asrd_2_run.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_asrd_3.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_asrd_3_run.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_cnot_4.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_cnot_4_run.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_cnot_5.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_cnot_5_run.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_cnot_6.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_cnot_6_run.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_unary_5.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_unary_5_run.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_unary_6.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_unary_6_run.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_unary_7.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_unary_7_run.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_unary_8.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_unary_8_run.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_uxt_5.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_uxt_5_run.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_uxt_6.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_uxt_6_run.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_uxt_7.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_uxt_7_run.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_uxt_8.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_uxt_8_run.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cost_model_11.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/mla_2.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/mls_2.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/mul_2.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/mul_highpart_3.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/pr98535.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/ptest_1.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/shift_2.c create mode 100644 gcc/testsuite/gcc.target/aarch64/usaba_1.c create mode 100644 gcc/testsuite/gcc.target/arm/pr97969.c create mode 100644 gcc/testsuite/gcc.target/arm/pr98636.c create mode 100644 gcc/testsuite/gcc.target/arm/simd/mve-vshl.c create mode 100644 gcc/testsuite/gcc.target/arm/simd/mve-vshr.c create mode 100644 gcc/testsuite/gcc.target/arm/simd/vceqz_p64.c create mode 100644 gcc/testsuite/gcc.target/arm/simd/vceqzq_p64.c create mode 100644 gcc/testsuite/gcc.target/gcn/fpdiv.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512bw-pr96891-1.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512f-pr96891-1.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512f-pr96891-2.c create mode 100644 gcc/testsuite/gcc.target/i386/avx512f-pr96891-3.c create mode 100644 gcc/testsuite/gcc.target/i386/pr92645-6.c create mode 100644 gcc/testsuite/gcc.target/i386/pr92645-7.c create mode 100644 gcc/testsuite/gcc.target/i386/pr95852-1.c create mode 100644 gcc/testsuite/gcc.target/i386/pr95852-2.c create mode 100644 gcc/testsuite/gcc.target/i386/pr95852-3.c create mode 100644 gcc/testsuite/gcc.target/i386/pr95852-4.c create mode 100644 gcc/testsuite/gcc.target/i386/pr95905-1.c create mode 100644 gcc/testsuite/gcc.target/i386/pr95905-2.c create mode 100644 gcc/testsuite/gcc.target/i386/pr95905-3.c create mode 100644 gcc/testsuite/gcc.target/i386/pr95905-4.c create mode 100644 gcc/testsuite/gcc.target/i386/pr96271.c create mode 100644 gcc/testsuite/gcc.target/i386/pr96938.c create mode 100644 gcc/testsuite/gcc.target/i386/pr97978.c create mode 100644 gcc/testsuite/gcc.target/i386/pr98482-1.c create mode 100644 gcc/testsuite/gcc.target/i386/pr98482-2.c create mode 100644 gcc/testsuite/gcc.target/i386/pr98567-1.c create mode 100644 gcc/testsuite/gcc.target/i386/pr98567-2.c create mode 100644 gcc/testsuite/gcc.target/i386/pr98585.c create mode 100644 gcc/testsuite/gcc.target/i386/pr98603.c create mode 100644 gcc/testsuite/gcc.target/i386/pr98667-1.c create mode 100644 gcc/testsuite/gcc.target/i386/pr98667-2.c create mode 100644 gcc/testsuite/gcc.target/i386/pr98667-3.c create mode 100644 gcc/testsuite/gcc.target/i386/pr98670.c create mode 100644 gcc/testsuite/gcc.target/i386/pr98694.c create mode 100644 gcc/testsuite/gcc.target/powerpc/builtins-1-p10-runnable.c create mode 100644 gcc/testsuite/gcc.target/powerpc/pr79251-run.c create mode 100644 gcc/testsuite/gcc.target/powerpc/pr79251.h create mode 100644 gcc/testsuite/gcc.target/powerpc/pr79251.p8.c create mode 100644 gcc/testsuite/gcc.target/powerpc/pr79251.p9.c create mode 100644 gcc/testsuite/gcc.target/riscv/pr98777.c create mode 100644 gcc/testsuite/gcc.target/riscv/predef-10.c create mode 100644 gcc/testsuite/gcc.target/riscv/predef-11.c create mode 100644 gcc/testsuite/gcc.target/riscv/predef-12.c create mode 100644 gcc/testsuite/gcc.target/riscv/predef-13.c create mode 100644 gcc/testsuite/gcc.target/s390/vector/long-double-vx-macro-off-on.c create mode 100644 gcc/testsuite/gcc.target/s390/vector/long-double-vx-macro-on-off.c create mode 100644 gcc/testsuite/gdc.test/compilable/checkimports3.d create mode 100644 gcc/testsuite/gdc.test/compilable/diag12598.d create mode 100644 gcc/testsuite/gdc.test/compilable/dip22d.d rename gcc/testsuite/gdc.test/{fail_compilation => compilable}/imports/checkimport [...] rename gcc/testsuite/gdc.test/{fail_compilation => compilable}/imports/checkimport [...] rename gcc/testsuite/gdc.test/{fail_compilation => compilable}/imports/checkimport [...] rename gcc/testsuite/gdc.test/{fail_compilation => compilable}/imports/diag12598a. [...] copy gcc/testsuite/gdc.test/{fail_compilation => compilable}/imports/dip22d.d (100%) copy gcc/testsuite/gdc.test/{fail_compilation => compilable}/imports/dip22e.d (100%) create mode 100644 gcc/testsuite/gdc.test/compilable/imports/test15371.d delete mode 100644 gcc/testsuite/gdc.test/compilable/test15177.d create mode 100644 gcc/testsuite/gdc.test/compilable/test15371.d delete mode 100644 gcc/testsuite/gdc.test/compilable/test15925.d create mode 100644 gcc/testsuite/gdc.test/compilable/test17908.d create mode 100644 gcc/testsuite/gdc.test/compilable/test9701.d create mode 100644 gcc/testsuite/gdc.test/compilable/vcg-ast.d delete mode 100644 gcc/testsuite/gdc.test/fail_compilation/checkimports1a.d delete mode 100644 gcc/testsuite/gdc.test/fail_compilation/checkimports1b.d delete mode 100644 gcc/testsuite/gdc.test/fail_compilation/checkimports1c.d delete mode 100644 gcc/testsuite/gdc.test/fail_compilation/checkimports3.d delete mode 100644 gcc/testsuite/gdc.test/fail_compilation/diag12598.d delete mode 100644 gcc/testsuite/gdc.test/fail_compilation/dip22d.d delete mode 100644 gcc/testsuite/gdc.test/fail_compilation/fail12485.d delete mode 100644 gcc/testsuite/gdc.test/fail_compilation/fail137.d create mode 100644 gcc/testsuite/gdc.test/fail_compilation/fail_contracts1.d create mode 100644 gcc/testsuite/gdc.test/fail_compilation/fail_contracts2.d create mode 100644 gcc/testsuite/gdc.test/fail_compilation/fail_contracts3.d create mode 100644 gcc/testsuite/gdc.test/fail_compilation/fail_contracts4.d rename gcc/testsuite/gdc.test/{compilable => fail_compilation}/imports/imp15925.d (100%) create mode 100644 gcc/testsuite/gdc.test/fail_compilation/imports/imp21353.d rename gcc/testsuite/gdc.test/{compilable => fail_compilation}/imports/test15117a. [...] create mode 100644 gcc/testsuite/gdc.test/fail_compilation/test15117.d create mode 100644 gcc/testsuite/gdc.test/fail_compilation/test15925.d create mode 100644 gcc/testsuite/gdc.test/fail_compilation/test17908a.d create mode 100644 gcc/testsuite/gdc.test/fail_compilation/test17908b.d create mode 100644 gcc/testsuite/gdc.test/fail_compilation/test21353.d create mode 100644 gcc/testsuite/gdc.test/fail_compilation/test5412c2.di create mode 100644 gcc/testsuite/gdc.test/fail_compilation/test9701.d create mode 100644 gcc/testsuite/gdc.test/fail_compilation/test9701b.d create mode 100644 gcc/testsuite/gdc.test/fail_compilation/udaparams.d create mode 100644 gcc/testsuite/gfortran.dg/associate_54.f90 create mode 100644 gcc/testsuite/gfortran.dg/associate_55.f90 create mode 100644 gcc/testsuite/gfortran.dg/associate_56.f90 create mode 100644 gcc/testsuite/gfortran.dg/associate_57.f90 create mode 100644 gcc/testsuite/gfortran.dg/associated_target_7.f90 create mode 100644 gcc/testsuite/gfortran.dg/charlen_18.f90 create mode 100644 gcc/testsuite/gfortran.dg/deferred_character_35.f90 create mode 100644 gcc/testsuite/gfortran.dg/gomp/is_device_ptr-2.f90 create mode 100644 gcc/testsuite/gfortran.dg/gomp/task-detach-1.f90 create mode 100644 gcc/testsuite/gfortran.dg/gomp/use_device_ptr-1.f90 create mode 100644 gcc/testsuite/gfortran.dg/implied_do_3.f90 create mode 100644 gcc/testsuite/gfortran.dg/interface_assignment_7.f90 create mode 100644 gcc/testsuite/gfortran.dg/iso_fortran_binding_uint8_array.f90 create mode 100644 gcc/testsuite/gfortran.dg/iso_fortran_binding_uint8_array_driver.c create mode 100644 gcc/testsuite/gfortran.dg/module_procedure_5.f90 create mode 100644 gcc/testsuite/gfortran.dg/module_procedure_6.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr70070.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr97673.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr98661.f90 create mode 100644 gcc/testsuite/gnat.dg/asan1.adb create mode 100644 gcc/testsuite/gnat.dg/asan1_pkg.ads create mode 100644 gcc/testsuite/gnat.dg/thunk2.adb create mode 100644 gcc/testsuite/gnat.dg/thunk2.ads create mode 100644 gcc/testsuite/gnat.dg/thunk2_pkg.ads create mode 100644 "gcc/testsuite/go.test/test/fixedbugs/issue27836.dir/\303\204foo.go" create mode 100644 "gcc/testsuite/go.test/test/fixedbugs/issue27836.dir/\303\204main.go" copy gcc/testsuite/go.test/test/fixedbugs/{issue23311.go => issue27836.go} (100%) create mode 100644 gcc/testsuite/substr_10.f90 create mode 100644 gcc/testsuite/substr_9.f90 create mode 100644 gcc/tree-ssa-math-opts.h delete mode 100644 libcody/Makesub.in delete mode 100755 libcody/build-aux/config.guess delete mode 100755 libcody/build-aux/config.sub delete mode 100755 libcody/build-aux/install-sh delete mode 100644 libcody/dox.cfg.in delete mode 100644 libcody/gdbinit.in create mode 100644 libgomp/testsuite/libgomp.c-c++-common/task-detach-1.c create mode 100644 libgomp/testsuite/libgomp.c-c++-common/task-detach-2.c create mode 100644 libgomp/testsuite/libgomp.c-c++-common/task-detach-3.c create mode 100644 libgomp/testsuite/libgomp.c-c++-common/task-detach-4.c create mode 100644 libgomp/testsuite/libgomp.c-c++-common/task-detach-5.c create mode 100644 libgomp/testsuite/libgomp.c-c++-common/task-detach-6.c create mode 100644 libgomp/testsuite/libgomp.fortran/is_device_ptr-1.f90 create mode 100644 libgomp/testsuite/libgomp.fortran/task-detach-1.f90 create mode 100644 libgomp/testsuite/libgomp.fortran/task-detach-2.f90 create mode 100644 libgomp/testsuite/libgomp.fortran/task-detach-3.f90 create mode 100644 libgomp/testsuite/libgomp.fortran/task-detach-4.f90 create mode 100644 libgomp/testsuite/libgomp.fortran/task-detach-5.f90 create mode 100644 libgomp/testsuite/libgomp.fortran/task-detach-6.f90 create mode 100644 libstdc++-v3/include/std/barrier create mode 100644 libstdc++-v3/testsuite/23_containers/deque/debug/98466.cc create mode 100644 libstdc++-v3/testsuite/23_containers/unordered_map/debug/98466.cc create mode 100644 libstdc++-v3/testsuite/30_threads/barrier/1.cc create mode 100644 libstdc++-v3/testsuite/30_threads/barrier/2.cc create mode 100644 libstdc++-v3/testsuite/30_threads/barrier/arrive.cc create mode 100644 libstdc++-v3/testsuite/30_threads/barrier/arrive_and_drop.cc create mode 100644 libstdc++-v3/testsuite/30_threads/barrier/arrive_and_wait.cc create mode 100644 libstdc++-v3/testsuite/30_threads/barrier/completion.cc -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 10 months

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_bmk_tk1/llvm-master-arm-spec2k6-O2_LTO updated (4b186f88b8 -> 01a01e0ab3)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk_tk1/llvm-master-arm-spec2k6-O2_LTO in repository toolchain/ci/binutils-gdb. from 4b186f88b8 gdbsupport: common-utils.h: fix typo in header adds 3c55062cc1 gdb/testsuite: fix race in gdb.threads/signal-while-stepping [...] adds b49180acf2 Fix fixed-point binary operation type handling adds 1606216201 config.sub update broke powerpc-eabivle adds 4018f4e0fc ld pr22471 test fails adds f526791a6f Regen ld/po/BLD-POTFILES.in adds e2ede46cb2 Automatic date update in version.in adds 6987d5a1bb binutils/readelf.c: Correct grammar in comment adds d4e57b87a3 bfin: Check bfd_link_hash_indirect adds 2652cfad8d RISC-V: Support riscv bitmanip frozen ZBA/ZBB/ZBC instructio [...] adds 1861f7cfbf sim: cris: fix C tests with newer toolchains adds 9446bcf6be fix paths in ChangeLog adds 4d4490b8d7 ld: xfail riscv64*-*-* for ld-scripts/empty-address-2 tests. adds aa881ecde4 RISC-V: Add pause hint instruction. adds 78e4948694 [gdb/build] Fix gdbserver build with -fsanitize=address adds 17d60030ae Fix another path length problem opening files on Win32 systems. adds d4813f1046 Fix regression in Ada aggregate assignment adds 8e604ff077 xfail more cases of complaints about relocs in read-only sections adds dc20061339 sh-pe ld XPASSes adds 959d6a673e Fix regression in Ada do_full_match adds 3b288c8e2e m68k: Require m68020up rather than m68000up for CHK.L instruction. adds d1bcae833b ELF: Don't generate unused section symbols adds 1b0927db3c Updated French translation for the opcodes/ subdirectory. adds f478212851 libtool.m4: update GNU/Hurd test from upstream. In upstream [...] adds e904f56d02 gdb/sim: add support for exporting memory map adds bfc7d04afb sim: h8300: delete opcode caching adds a39487c668 sim: cris: use -sim with C tests for cris-elf targets adds e6c1dbbfe8 sim: cris: disable test that crashes the linker adds 0f8e278da2 sim: ChangeLog: move arch-specific entries into the arch dir adds 9a50f40e82 Automatic date update in version.in adds f4cfa91741 sim: ppc: stub out sim_memory_map adds e343681375 gdb/fortran: Correct the lval type for array elements of int [...] adds 1940319c0e [gdb] Fix internal-error in process_event_stop_test adds fb932b57cb Treat the AArch64 register id_aa64mmfr2_el1 as a core system [...] adds e84c871648 Fix places in the AArch64 opcodes library code where a call [...] adds 3c8c6de21d gdb: user variables with components of dynamic type adds ed20522215 Updated Swedish translation for the opcodes/ subdirectory adds d00f086803 gdb: add missing test for completion of invalid /FMT strings adds 6abd4cf281 gdb: check for empty strings in get_standard_cache_dir/get_s [...] adds 8fc48b7961 Pass void_context_p to parse_expression adds 46f900c065 sim: require a C11 compiler adds a7e906e8f5 Automatic date update in version.in adds 6430704567 configure regen adds aae7fcb8d7 POWER10: Add Return-Oriented Programming instructions adds b1b29aa51a elf: Verify section size for mixed ordered/unordered inputs adds ba9e922fa0 ld/x86-64: Also set LAM_U57 when setting LAM_U48 adds ce0be4070f sim: common: add missing stdlib.h for abort() adds 055bc77a80 Add Changelog entries and NEWS entries for 2.36 branch adds 573fe3fbc1 Change version number to 2.36.50 and regenerate files adds be2c78856d Update release howto with 2.37 numbers adds b5a4a01af4 sim: hw: rework code to avoid gcc warnings adds f41464416a sim: pru: fix include ordering with sim-main.h adds 0a94990bf6 ld/x86-64: Properly Handle -z lam-u48/lam-u57 adds bf470982f9 sim: enable -Werror by default for some arches adds 50df264dae sim: clean up stale AC_PREREQ refs adds f8cab0b995 sim: sh64: delete port adds f074c07d8d sim: common: clean up asprintf includes a bit adds 7eb99e5e27 sim: cr16/d10v: move storage out of header adds a9fd212a24 sim: replace rindex with strrchr adds 50ad1254d5 GCC: Pass --plugin to AR and RANLIB adds a4966cd965 Binutils: Pass --plugin to AR and RANLIB adds af019bfde9 Support the PGO build for binutils+gdb adds 66beed0227 Fix erroneous agent expression test adds bc167b6b3e Remove a use of print_expression adds 54585eee2e Avoid crash in compile_to_object adds 5834526f4b Automatic date update in version.in adds 46b1518d4c Automatic date update in version.in adds a8aa72b913 Updated translations for multiple subdirectories adds 68ed285428 sim: clean up C11 header includes adds 933306703a sim: rl78: move storage out of header adds 90e123dd60 sim: common: fix printf formats adds a0c38f0d70 sim: or1k: fix include ordering with sim-main.h adds 5c1008a41f sim: call SIM_AC_OPTION_WARNINGS(no) in remaining ports adds 9c70334dee sim: always call SIM_AC_OPTION_WARNINGS adds c0f6e439cc Add support for more MIPS variants to the linker command line. adds 82c70b08df aarch64: Remove support for CSRE adds 10dadadc5b [gdb/testsuite] Fix gdb.arch/amd64-stap-three-arg-disp.S adds 062eaacbac gdb: change jit_debug to a bool adds eef401dce1 gdb: convert solib-aix to new-style debug macros adds c6185dce03 gdb: convert aarch64 to new-style debug macros adds 254c3783fe sim: tests: get common tests working again adds eabdd87b2e Automatic date update in version.in adds 03c02f3116 GCC: Check if AR works with --plugin and rc adds 83b33c6cb9 Binutils: Check if AR works with --plugin and rc adds 44124a4683 binuitils: Check if AR is usable for LTO build adds f631b79abe sim: or1k: delete redundant SIM_AC_OPTION_INLINE call adds f220ef633c sim: common: use #error properly adds 68895f7d7e sim: README-HACKING: clean up stale run references adds 5e9e2f41eb sim: or1k: clean up stale build entries adds e998918e98 sim: or1k: fix mixing of code & decl warning adds 7c654b719d gdb/fortran: add symbol base comparison operators adds ce38f5edf1 gdb: fix debug dump of OP_BOOL expressions adds 6d104cac0a Updated translations for some subdirectories adds c2e9a4a3ed elf/x86-64: Adjust R_AMD64_DIR64/R_AMD64_DIR32 for PE/x86-64 inputs adds 18bfb5057f [gdb/testsuite] Require is_amd64_regs_target in gdb.base/dis [...] adds d546b61084 Implement a workaround for GNU mak jobserver adds 5291fe3cd1 aarch64: Add support for bfloat16 in gdb. adds b2f2ae0d6f gdb: remove pre_init_ui_hook from top.c adds 3f94e58859 [gdb/testsuite] Add have_mpx in lib/gdb.exp adds 16e9019ef7 gdb: move baud_rate and serial_parity declarations to serial.h adds fe7a351a8e gdb: move read{now,never}_symbol_files declarations to symfile.h adds 24a7f1b548 gdb: fix indentation in infrun.c adds 3034143dc6 src-release: fix indentation adds 4180301e81 Automatic date update in version.in adds 62fe7512a7 sim: watch: fix pc watchpoints on little endian host systems adds c54f3efdc2 sim: watch: fix range expression processing adds 2ce40d1a51 Add SEH support to code generated by dlltool. adds 8c4645b488 Remove sflag_info param from wild callback functions adds b209b5a6b8 SHF_LINK_ORDER fixup_link_order in ld adds 5347ed60c5 Regen Makefile.in for jobserver.m4 aclocal.m4 dependency adds 844bf810cf x86: Don't generate GOT_symbol for PLT relocations adds b634d11d61 ld: Check for ELF input before accessing ELF section data adds 54ca900277 gdb: convert jit to new-style debug macros adds 5e12f48ffb gdb: bool-ify file_is_auto_load_safe adds db972fce46 gdb: bool-ify ext_lang_auto_load_enabled and friends adds 5bf7e91b2b gdb: bool-ify users of file_is_auto_load_safe adds 506195754c gdb: bool-ify maybe_add_script_{text,file} adds fb0f5031bb gdb: turn arc_debug into a bool adds d8d1feb424 gdb: convert arc to new-style debug macros adds 4120e4885b Re: SHF_LINK_ORDER fixup_link_order in ld adds 3eeabe12c3 Automatic date update in version.in adds c9d220893e gdb: make the remote target track its own thread resume state adds bd497355ea gdb: remove target_ops::commit_resume implementation in reco [...] adds 8f66807b98 gdb: better handling of 'S' packets adds d9b1deff13 sim: watch: add basic default handler that traps adds 54780889e9 sim: h8300: drop separate eightbit memory buffer adds adb0bd8fda gas: bfin: fix build time warnings adds abad28152e gas: bfin: build lexer with -Werror adds 271bea6acd ld: tests: add -msim when testing bfin targets adds 7e0d77ef5f Fix an illegal memory access parsing a win32pstatus note wit [...] adds 116d0cf103 [gdb/testsuite] Fix gdb.base/style.exp with -m32 adds 5fae2a2c66 [gdb/breakpoint] Handle .plt.sec in in_plt_section adds 5a10699ff3 Updated translations for some subdirectories adds 8ca9c7eb67 bfin: Skip non SEC_ALLOC section for R_BFIN_FUNCDESC adds 58eadc4b69 Fix building gdb with gcc-4.x adds c14dee84dd Update my email address (long overdue!) adds 17e8913732 Add myself to gdb/MAINTAINERS adds 5aa06b1b14 Automatic date update in version.in adds 5fda40b28f gas: make [248]byte directives available everywhere adds 3624a6c15c PR26539, memory leak in inflate.c adds 37a9c3a53e sim: testsuite: allow tests to declare expected exit status adds 7cf91a2481 sim: m32r: clean up redundant test coverage adds 89bfc2a429 sim: frv: clean up redundant test coverage adds 137d6efd8a sim: mips: delete empty stub test dir adds 29fd199ed8 sim: d10v: relocate tests & clean up test harness adds bb3eddb5bd sim: testsuite: delete configure script adds dcd709e056 RISC-V: Comments tidy and improvement. adds b800637e76 RISC-V: Error and warning messages tidy. adds 1942a04836 RISC-V: Indent and GNU coding standards tidy, also aligned t [...] adds 4bb5732e27 RISC-V: Fixed the indent that caused by the previous commits [...] adds 10f92414d6 [gdb/testsuite] Fix gdb.fortran/array-slices.exp with -m32 adds 5a11fff005 gdb/tui: compare pointer to nullptr, not 0 adds e403a898b5 Automatic date update in version.in adds 1368b914e9 sim: testsuite: flatten tree adds eb6e6af8c1 PR26002 undefined symbol VER_NDX_GLOBAL vs. VER_NDX_LOCAL adds ad92f33d38 Tidy inflateEnd calls adds 68b007788a ld/x86: Add -z report-relative-reloc adds 75a933f399 ld/elf/x86: Don't compare IFUNC address in the shared object adds 514fca98df Automatic date update in version.in adds edf0f284b1 PR binutils/23460: Increase the max number of open files to 20 adds d46153313b Automatic date update in version.in adds 25294ff049 gold: Remove the circular IFUNC dependency in ifuncmain6pie adds 994b251328 ld/elf: Ignore section symbols when matching linkonce with comdat adds 44365e88c0 PR27198, segv in S_IS_WEAK adds cecb191290 gdb: const-ify unpack_* functions in remote.c adds e3b2741b16 gdb: const-ify remote_target::add_current_inferior_and_threa [...] adds b5c8f22d28 gdb: move remote_target::start_remote variable to narrower scope adds aa2838ccc5 gdb: const-ify hostio methods parameter in remote.c adds d3d7d1ba3b [gdb/tdep] Handle si_addr_bnd in compat_siginfo_from_siginfo adds 326adec374 PR26378, sections initialised only by linker scripts are alw [...] adds 6a9ad81c44 gdb/riscv: use a single regset supply function for riscv fbs [...] adds 705989f19a as: Automatically enable DWARF5 support adds 02baa13385 gdb/testsuite: remove actual addresses from some test names adds 4cfcd3b333 sim: common: modernize gennltvals.sh adds 5e25901fcc sim: common: delete configure & Makefile adds f89f33e57c sim: common: simplify version script adds f0c1efa53d Automatic date update in version.in adds 85e963f185 ld: Just xfail riscv little endian targets for compressed1d.d test. adds 0e7620dcdc sim: bfin: delete accidental ADI copyright adds a75a6a4164 [GOLD] powerpc assertion failure adds 30845f113a PowerPC use_local_plt adds 0c4e2c6c88 [gdb/testsuite] Fix gdb.arch/i386-mpx.exp with -m32 adds 1485212328 [gdb/testsuite] Fix gdb.base/step-over-syscall.exp with -m32 adds c98de297b3 libctf, ld: fix data symbol test with newer GCC adds e05a3e5a49 libctf: lookup_by_name: do not return success for nonexisten [...] adds 26503e2f5e libctf, create: fix ctf_type_add of structs with unnamed members adds ccbe4c82d5 Use gdb::array_view for setting value bytes in trad-frame adds c65ca138c4 sim: ppc: update version script usage adds bdec2917b1 Convert some frame functions to use gdb::array_view. adds a9a87d3525 trad-frame cleanups adds 1c3b85ad28 use DISABLE_COPY_AND_ASSIGN in switch_thru_all_uis adds 11321a0505 Automatic date update in version.in adds 8bd10d6b16 PowerPC64 synthetic symbols adds 4bd7c90276 PowerPC: Don't generate unused section symbols adds 037e8112b9 [gdb/server] Don't overwrite fs/gs_base with -m32 adds 6f52fdf404 Fix a few stap parser issues and add a new test for probe ex [...] adds 1402665c8f [gdb/testsuite] Skip gdb.rust/*.exp for target board unix/-m32 adds 7c794afd54 [gdb/testsuite] Fix gdb.python/py-format-string.exp with -m32 adds 6571ffc620 gdb/testsuite: add links for handled control sequences in li [...] adds c3e96aa78f gdb/testsuite: rename _cur_x/_cur_y to _cur_col/_cur_row in [...] adds 3f0781f389 Automatic date update in version.in adds a6c11cbb14 gdb/remote.c: address conflicting enum and method name adds 6bd434d6ca gdb: make some variables static adds 17e593e966 gdb/dwarf: add some logging in dwarf2/read.c adds de53369b2e gdb/dwarf: add assertion in maybe_queue_comp_unit adds f9e9ba90b3 gdb/testsuite: use multi_line in gdb.base/skip.exp adds d4dd4fca16 gdb: change debug_bfd_cache to bool adds c78eec4424 mips XPASS pr26936 adds 498ff0328f PR27218, memory access violation in dwarf2dbg.c adds be07043ea8 PR27221, 058430b4a1 warnings while assembling the Linux kernel adds 7cb6d92a3f gdb: convert arm to new-style debug macros adds 325d39e4e0 Add Python support for hardware breakpoints adds a72d0f3d69 gdb/doc: reorder and group sections relating to aliases adds 730af66356 gdb/testsuite: improve logging in lib/tuiterm.exp adds 439706e6a9 gdb: use interruptible_select when connecting to a remote adds 1e15fcac94 gdb: convert bfd-cache to new-style debug macros adds d3abc0cee0 gdb: remove unused f77_array_offset_tbl from f-valprint.c adds a59902a7c1 gdb: convert auto-load to new-style debug macros adds d5d24e12f9 Fix build errors for armhf adds cd211c75cb Handle additional connection error adds e534c7e8c4 Automatic date update in version.in adds c651f0a614 MAINTAINERS: Update my e-mail address adds cc4bc93e52 gdb/doc: down case contents of @var adds fe461d2f70 gdb/doc: move @menu to the end of the node adds 5b7d941b90 gdb: add owner-related methods to struct type adds 3062502019 gdb: remove TYPE_OBJFILE_OWNED macro adds 344e9841d9 gdb: remove TYPE_OBJFILE macro adds baf2b57f18 gdb: move set remote commands to remote.c adds cda09ec9f9 gdb: move remote_debug to remote.{h,c} adds 02349803fc gdb: change remote_debug to bool adds 2189c31265 gdb: add remote_debug_printf adds d8c4766d31 gdb/doc: don't rely on @menu item within the docs adds e7b430724d gdb: don't print escape characters when a style is disabled adds 9d2d8a16e1 gdb: add new version style adds 0ac85db529 gdb/testsuite: eliminate gdb_suppress_tests mechanism adds 705646c074 Fix expected output of gdb.base/line65535.exp with dwarf-5 adds e753591581 Automatic date update in version.in adds 1af4c9c420 Disable bracketed paste mode in GDB tests adds ef45cb65a7 Use readline's variant of Windows patch adds d3ee35dbf7 Improve gdb_tilde_expand logic. adds dd5ca05f47 gdb: fix regression in copy_type_recursive adds c99d72de18 Automatic date update in version.in adds 9f7f6cb8d2 Remove call to reset from compile_to_object adds 18454c151f DWARF-5: Fix parsing DWARF-5 line number tables adds 3637a558a5 Use std::vector for "registers_used" in compile feature adds b10bae1875 Avoid crash when "compile" expression uses cooked register adds 68fcee4fa7 PR27228, .reloc wrong symbol emitted for undefined local symbol adds 9b351c9bc9 Minor updates to the 'how to make a release' document adds eea133e655 gas: Add a testcase for PR gas/27228 adds 940d0202fd DWARF-5: Ignore empty range in DWARF-5 line number tables adds 123b18bf62 Automatic date update in version.in adds b8df69003d Update linker scripts with the names of new DWARF-5 debug sections. adds 04de9f3e31 gdb/doc: move @menu blocks to the end of their enclosing @node adds 9e42b97628 Add some more DWARF-5 sections adds acd6125f01 Add test case for symbol menu for local enumerators adds 191849105b Specially handle array contexts in Ada expression resolution adds a625a8c9eb Fix fixed-point regression with recent GCC adds f3bdc2dbb9 gdb/docs: add parentheses in Python examples using print adds 9f6c202e57 [gdb/symtab] Handle DW_AT_ranges with DW_FORM_sec_off in par [...] new 01a01e0ab3 Automatic date update in version.in The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: ChangeLog | 62 + Makefile.in | 68 +- Makefile.tpl | 63 +- bfd/ChangeLog | 281 + bfd/Makefile.in | 1 + bfd/aclocal.m4 | 1 + bfd/aix386-core.c | 1 + bfd/aout-target.h | 1 + bfd/bfd-in2.h | 24 +- bfd/bfdio.c | 23 +- bfd/binary.c | 1 + bfd/cisco-core.c | 2 + bfd/coff-alpha.c | 1 + bfd/coff-i386.c | 4 +- bfd/coff-ia64.c | 1 + bfd/coff-mips.c | 3 + bfd/coff-rs6000.c | 2 + bfd/coff-sh.c | 2 + bfd/coff-tic30.c | 1 + bfd/coff-tic54x.c | 26 + bfd/coff-x86_64.c | 2 + bfd/coff64-rs6000.c | 2 + bfd/coffcode.h | 3 + bfd/compress.c | 3 +- bfd/configure | 85 +- bfd/configure.ac | 2 + bfd/doc/Makefile.in | 1 + bfd/dwarf2.c | 5 +- bfd/elf-linker-x86.h | 3 + bfd/elf.c | 20 +- bfd/elf32-bfin.c | 245 +- bfd/elf32-i386.c | 36 + bfd/elf32-ppc.c | 55 +- bfd/elf64-ppc.c | 83 +- bfd/elf64-x86-64.c | 33 + bfd/elfcode.h | 8 +- bfd/elflink.c | 255 +- bfd/elfnn-riscv.c | 319 +- bfd/elfxx-riscv.c | 56 +- bfd/elfxx-riscv.h | 4 +- bfd/elfxx-target.h | 6 + bfd/elfxx-x86.c | 72 +- bfd/elfxx-x86.h | 7 + bfd/hppabsd-core.c | 1 + bfd/hpux-core.c | 1 + bfd/i386msdos.c | 1 + bfd/ihex.c | 1 + bfd/irix-core.c | 1 + bfd/mach-o-target.c | 1 + bfd/mmo.c | 1 + bfd/netbsd-core.c | 1 + bfd/osf-core.c | 1 + bfd/pdp11.c | 1 + bfd/pef.c | 2 + bfd/plugin.c | 1 + bfd/po/bfd.pot | 2574 +-- bfd/po/fr.po | 2666 +-- bfd/po/pt.po | 2681 ++-- bfd/po/sr.po | 2687 ++-- bfd/po/uk.po | 2666 +-- bfd/ppcboot.c | 1 + bfd/ptrace-core.c | 1 + bfd/reloc.c | 7 + bfd/sco5-core.c | 1 + bfd/section.c | 7 +- bfd/som.c | 1 + bfd/srec.c | 2 + bfd/syms.c | 3 + bfd/targets.c | 14 + bfd/tekhex.c | 1 + bfd/trad-core.c | 1 + bfd/verilog.c | 1 + bfd/version.h | 2 +- bfd/version.m4 | 2 +- bfd/vms-alpha.c | 1 + bfd/vms-lib.c | 1 + bfd/wasm-module.c | 1 + bfd/xsym.c | 1 + binutils/BRANCHES | 1 + binutils/ChangeLog | 101 + binutils/MAINTAINERS | 8 +- binutils/Makefile.in | 1 + binutils/NEWS | 2 + binutils/README-how-to-make-a-release | 64 +- binutils/aclocal.m4 | 1 + binutils/configure | 85 +- binutils/configure.ac | 2 + binutils/dlltool.c | 50 +- binutils/doc/Makefile.in | 1 + binutils/objcopy.c | 24 + binutils/po/binutils.pot | 3317 ++-- binutils/po/fr.po | 3826 +++-- binutils/po/pt.po | 3943 ++--- binutils/po/sr.po | 3845 +++-- binutils/po/sv.po | 3804 +++-- binutils/po/uk.po | 3840 +++-- binutils/readelf.c | 10 +- binutils/testsuite/binutils-all/readelf.exp | 6 +- binutils/testsuite/binutils-all/readelf.s-64 | 2 +- .../{readelf.s-64 => readelf.s-64-unused} | 0 binutils/testsuite/binutils-all/readelf.ss | 5 +- binutils/testsuite/binutils-all/readelf.ss-64 | 5 +- .../{readelf.ss-64 => readelf.ss-64-unused} | 0 .../binutils-all/{readelf.ss => readelf.ss-unused} | 0 binutils/testsuite/lib/binutils-common.exp | 31 + config.sub | 4 +- config/ChangeLog | 19 + config/gcc-plugin.m4 | 40 + config/jobserver.m4 | 24 + configure | 246 +- configure.ac | 84 + cpu/ChangeLog | 4 + elfcpp/ChangeLog | 4 + gas/ChangeLog | 234 + gas/Makefile.am | 4 +- gas/Makefile.in | 5 +- gas/NEWS | 10 +- gas/aclocal.m4 | 1 + gas/config/bfin-lex.l | 5 +- gas/config/obj-elf.c | 7 +- gas/config/tc-aarch64.c | 31 - gas/config/tc-i386.c | 42 +- gas/config/tc-riscv.c | 537 +- gas/config/tc-riscv.h | 6 +- gas/configure | 85 +- gas/configure.ac | 2 + gas/doc/Makefile.in | 1 + gas/doc/as.texi | 7 - gas/doc/c-aarch64.texi | 2 - gas/dwarf2dbg.c | 33 +- gas/po/fr.po | 7239 ++++----- gas/po/gas.pot | 2131 +-- gas/po/uk.po | 7237 ++++----- gas/read.c | 6 + gas/subsegs.c | 4 + gas/testsuite/gas/aarch64/csre-invalid.d | 3 - gas/testsuite/gas/aarch64/csre-invalid.s | 6 - gas/testsuite/gas/aarch64/csre.d | 29 - gas/testsuite/gas/aarch64/csre_csr-invalid.d | 3 - gas/testsuite/gas/aarch64/csre_csr-invalid.l | 2 - gas/testsuite/gas/aarch64/csre_csr-invalid.s | 4 - gas/testsuite/gas/aarch64/csre_csr.d | 10 - gas/testsuite/gas/aarch64/csre_csr.s | 4 - gas/testsuite/gas/cfi/cfi-label.d | 4 +- gas/testsuite/gas/elf/dwarf-5-file0.d | 2 +- gas/testsuite/gas/elf/dwarf2-20.d | 4 - gas/testsuite/gas/elf/elf.exp | 12 +- gas/testsuite/gas/elf/pr27228.d | 8 + gas/testsuite/gas/elf/pr27228.s | 5 + gas/testsuite/gas/elf/section2.e | 7 - .../gas/elf/{section2.e => section2.e-unused} | 0 gas/testsuite/gas/elf/symver.d | 4 - gas/testsuite/gas/elf/warn-2.s | 7 - gas/testsuite/gas/i386/i386.exp | 5 + gas/testsuite/gas/i386/ilp32/elf/symver.d | 4 - gas/testsuite/gas/i386/ilp32/x86-64-size-1.d | 24 +- gas/testsuite/gas/i386/ilp32/x86-64-size-3.d | 16 +- gas/testsuite/gas/i386/ilp32/x86-64-size-5.d | 12 +- gas/testsuite/gas/i386/ilp32/x86-64-unwind.d | 6 +- gas/testsuite/gas/i386/no-got.d | 17 + gas/testsuite/gas/i386/no-got.s | 5 + gas/testsuite/gas/i386/pr27198.d | 2 + gas/testsuite/gas/i386/pr27198.err | 5 + gas/testsuite/gas/i386/pr27198.s | 1 + gas/testsuite/gas/i386/size-1.d | 24 +- gas/testsuite/gas/i386/size-3.d | 16 +- gas/testsuite/gas/i386/svr4.d | 3 - gas/testsuite/gas/i386/x86-64-no-got.d | 17 + gas/testsuite/gas/i386/x86-64-no-got.s | 5 + gas/testsuite/gas/i386/x86-64-size-1.d | 24 +- gas/testsuite/gas/i386/x86-64-size-3.d | 16 +- gas/testsuite/gas/i386/x86-64-size-5.d | 12 +- gas/testsuite/gas/i386/x86-64-unwind.d | 10 +- gas/testsuite/gas/lns/lns-diag-1.l | 2 - gas/testsuite/gas/m68hc11/indexed12.d | 4 - gas/testsuite/gas/ppc/power4.d | 1 - gas/testsuite/gas/ppc/ppc.exp | 2 + gas/testsuite/gas/ppc/rop-checks.d | 3 + gas/testsuite/gas/ppc/rop-checks.l | 17 + gas/testsuite/gas/ppc/rop-checks.s | 18 + gas/testsuite/gas/ppc/rop.d | 27 + gas/testsuite/gas/ppc/rop.s | 21 + gas/testsuite/gas/ppc/test1elf32.d | 1 - gas/testsuite/gas/ppc/test1elf64.d | 1 - gas/testsuite/gas/riscv/bitmanip-insns-32.d | 37 + gas/testsuite/gas/riscv/bitmanip-insns-64.d | 55 + gas/testsuite/gas/riscv/bitmanip-insns.s | 58 + gas/testsuite/gas/riscv/pause.d | 10 + gas/testsuite/gas/riscv/pause.s | 2 + gas/testsuite/gas/riscv/priv-reg-fail-fext.l | 6 +- .../gas/riscv/priv-reg-fail-read-only-01.l | 136 +- .../gas/riscv/priv-reg-fail-read-only-02.l | 48 +- gas/testsuite/gas/riscv/priv-reg-fail-rv32-only.l | 130 +- .../gas/riscv/priv-reg-fail-version-1p10.l | 48 +- .../gas/riscv/priv-reg-fail-version-1p11.l | 46 +- .../gas/riscv/priv-reg-fail-version-1p9p1.l | 54 +- gas/write.c | 47 +- gdb/ChangeLog | 681 + gdb/MAINTAINERS | 5 +- gdb/Makefile.in | 1 + gdb/NEWS | 5 + gdb/aarch64-linux-tdep.c | 16 +- gdb/aarch64-tdep.c | 148 +- gdb/ada-lang.c | 96 +- gdb/alpha-mdebug-tdep.c | 4 +- gdb/alpha-tdep.c | 8 +- gdb/amd64-fbsd-tdep.c | 2 +- gdb/amd64-linux-tdep.c | 4 +- gdb/amd64-obsd-tdep.c | 2 +- gdb/arc-linux-nat.c | 16 +- gdb/arc-linux-tdep.c | 47 +- gdb/arc-newlib-tdep.c | 11 +- gdb/arc-tdep.c | 155 +- gdb/arc-tdep.h | 7 +- gdb/arch/aarch64-insn.c | 9 +- gdb/arch/aarch64-insn.h | 5 + gdb/arm-linux-tdep.c | 2 +- gdb/arm-tdep.c | 50 +- gdb/auto-load.c | 214 +- gdb/auto-load.h | 25 +- gdb/avr-tdep.c | 6 +- gdb/breakpoint.c | 164 +- gdb/cli/cli-cmds.c | 36 - gdb/cli/cli-style.c | 17 +- gdb/cli/cli-style.h | 6 +- gdb/coffread.c | 4 +- gdb/compile/compile-c-support.c | 8 +- gdb/compile/compile-c-symbols.c | 13 +- gdb/compile/compile-c-types.c | 12 +- gdb/compile/compile-c.h | 2 +- gdb/compile/compile-cplus-types.c | 6 +- gdb/compile/compile-internal.h | 3 +- gdb/compile/compile-loc2c.c | 30 +- gdb/compile/compile.c | 16 +- gdb/compile/compile.h | 4 +- gdb/copyright.py | 2 +- gdb/cris-tdep.c | 11 +- gdb/csky-tdep.c | 4 +- gdb/doc/ChangeLog | 50 + gdb/doc/gdb.texinfo | 490 +- gdb/doc/python.texi | 22 +- gdb/dwarf2/loc.c | 12 +- gdb/dwarf2/loc.h | 2 +- gdb/dwarf2/read.c | 85 +- gdb/expprint.c | 9 +- gdb/expression.h | 3 +- gdb/extension-priv.h | 2 +- gdb/extension.c | 7 +- gdb/extension.h | 5 +- gdb/f-exp.y | 36 +- gdb/f-lang.c | 6 +- gdb/f-valprint.c | 5 - gdb/features/aarch64-fpu.c | 5 + gdb/features/aarch64-fpu.xml | 2 + gdb/frame.c | 20 +- gdb/frame.h | 16 +- gdb/frv-tdep.c | 2 +- gdb/gdb_bfd.c | 70 +- gdb/gdbarch.c | 2 +- gdb/gdbtypes.c | 82 +- gdb/gdbtypes.h | 65 +- gdb/gnu-v2-abi.c | 2 +- gdb/guile/guile-internal.h | 5 +- gdb/guile/scm-auto-load.c | 5 +- gdb/guile/scm-type.c | 4 +- gdb/hppa-tdep.c | 26 +- gdb/i386-fbsd-tdep.c | 16 +- gdb/i386-gnu-tdep.c | 2 +- gdb/i386-linux-tdep.c | 10 +- gdb/i386-netbsd-tdep.c | 2 +- gdb/i386-obsd-tdep.c | 2 +- gdb/i386-tdep.c | 12 +- gdb/i387-tdep.c | 6 +- gdb/ia64-tdep.c | 6 +- gdb/infrun.c | 4 +- gdb/jit.c | 80 +- gdb/language.c | 4 +- gdb/linux-nat.c | 2 +- gdb/linux-thread-db.c | 11 +- gdb/lm32-tdep.c | 4 +- gdb/m32r-linux-tdep.c | 10 +- gdb/m32r-tdep.c | 4 +- gdb/m68hc11-tdep.c | 4 +- gdb/m68k-linux-tdep.c | 2 +- gdb/m68k-tdep.c | 6 +- gdb/main.c | 17 +- gdb/maint-test-options.c | 2 +- gdb/mep-tdep.c | 2 +- gdb/mi/mi-cmds.c | 5 +- gdb/mips-tdep.c | 40 +- gdb/nat/amd64-linux-siginfo.c | 13 + gdb/nat/linux-osdata.c | 2 +- gdb/objfiles.h | 3 +- gdb/parse.c | 22 +- gdb/ppc-fbsd-tdep.c | 4 +- gdb/ppc-netbsd-tdep.c | 2 +- gdb/ppc-obsd-tdep.c | 4 +- gdb/printcmd.c | 10 +- gdb/progspace.c | 2 +- gdb/python/py-auto-load.c | 5 +- gdb/python/py-breakpoint.c | 8 +- gdb/python/py-param.c | 7 +- gdb/python/py-record-btrace.c | 2 +- gdb/python/py-record.c | 2 +- gdb/python/py-type.c | 10 +- gdb/python/python-internal.h | 5 +- gdb/record-btrace.c | 11 - gdb/record-full.c | 10 - gdb/record.c | 2 +- gdb/regcache.c | 2 +- gdb/registry.h | 2 +- gdb/remote-sim.c | 19 + gdb/remote.c | 661 +- gdb/remote.h | 20 + gdb/riscv-fbsd-tdep.c | 20 +- gdb/riscv-linux-tdep.c | 4 +- gdb/riscv-tdep.c | 59 +- gdb/riscv-tdep.h | 23 + gdb/rs6000-tdep.c | 18 +- gdb/rust-lang.c | 2 +- gdb/s390-tdep.c | 14 +- gdb/score-tdep.c | 18 +- gdb/ser-tcp.c | 2 +- gdb/serial.c | 7 +- gdb/serial.h | 8 + gdb/solib-aix.c | 23 +- gdb/sparc-netbsd-tdep.c | 2 +- gdb/sparc-sol2-tdep.c | 2 +- gdb/sparc64-netbsd-tdep.c | 2 +- gdb/sparc64-sol2-tdep.c | 2 +- gdb/stap-probe.c | 31 +- gdb/symfile.c | 10 +- gdb/symfile.h | 8 + gdb/symmisc.c | 6 +- gdb/symtab.h | 2 +- gdb/target.h | 9 - gdb/testsuite/ChangeLog | 245 + gdb/testsuite/gdb.ada/assign_arr.exp | 3 + gdb/testsuite/gdb.ada/fixed_points.exp | 22 + .../gdb.ada/fixed_points/fixed_points.adb | 4 + gdb/testsuite/gdb.ada/fixed_points/pck.ads | 9 + gdb/testsuite/gdb.ada/local-enum.exp | 88 + gdb/testsuite/gdb.ada/local-enum/local.adb | 28 + gdb/testsuite/gdb.ada/voidctx.exp | 40 + gdb/testsuite/gdb.ada/voidctx/pck.adb | 27 + gdb/testsuite/gdb.ada/voidctx/pck.ads | 23 + gdb/testsuite/gdb.ada/voidctx/voidctx.adb | 31 + gdb/testsuite/gdb.arch/aarch64-fp.exp | 25 + gdb/testsuite/gdb.arch/amd64-stap-expressions.S | 43 + gdb/testsuite/gdb.arch/amd64-stap-expressions.exp | 68 + gdb/testsuite/gdb.arch/amd64-stap-three-arg-disp.S | 5 +- gdb/testsuite/gdb.arch/i386-mpx-call.c | 78 +- gdb/testsuite/gdb.arch/i386-mpx-call.exp | 17 +- gdb/testsuite/gdb.arch/i386-mpx-map.c | 45 +- gdb/testsuite/gdb.arch/i386-mpx-map.exp | 23 +- gdb/testsuite/gdb.arch/i386-mpx-sigsegv.c | 80 +- gdb/testsuite/gdb.arch/i386-mpx-sigsegv.exp | 15 +- gdb/testsuite/gdb.arch/i386-mpx-simple_segv.c | 40 +- gdb/testsuite/gdb.arch/i386-mpx-simple_segv.exp | 15 +- gdb/testsuite/gdb.arch/i386-mpx.c | 100 +- gdb/testsuite/gdb.arch/i386-mpx.exp | 22 +- gdb/testsuite/gdb.base/bitfields.exp | 137 +- gdb/testsuite/gdb.base/bitfields2.exp | 81 +- gdb/testsuite/gdb.base/break.exp | 23 +- gdb/testsuite/gdb.base/call-sc.exp | 2 +- gdb/testsuite/gdb.base/callfuncs.exp | 2 +- gdb/testsuite/gdb.base/completion.exp | 5 + gdb/testsuite/gdb.base/dfp-test.exp | 48 +- gdb/testsuite/gdb.base/disasm-optim.exp | 2 +- gdb/testsuite/gdb.base/empty-host-env-vars.exp | 72 + gdb/testsuite/gdb.base/endian.exp | 36 +- gdb/testsuite/gdb.base/exprs.exp | 9 +- gdb/testsuite/gdb.base/funcargs.exp | 156 +- gdb/testsuite/gdb.base/hbreak2.exp | 27 +- gdb/testsuite/gdb.base/line65535.exp | 2 +- gdb/testsuite/gdb.base/recurse.exp | 37 +- gdb/testsuite/gdb.base/scope.exp | 284 +- gdb/testsuite/gdb.base/sepdebug.exp | 23 +- gdb/testsuite/gdb.base/skip.exp | 60 +- gdb/testsuite/gdb.base/step-over-syscall.exp | 23 + gdb/testsuite/gdb.base/structs.exp | 2 +- gdb/testsuite/gdb.base/style.exp | 408 +- gdb/testsuite/gdb.base/until.exp | 10 +- gdb/testsuite/gdb.cp/misc.exp | 10 +- gdb/testsuite/gdb.dwarf2/dw2-ranges-psym.exp | 5 +- gdb/testsuite/gdb.fortran/array-slices.exp | 5 +- gdb/testsuite/gdb.fortran/debug-expr.exp | 8 + gdb/testsuite/gdb.fortran/dot-ops.exp | 30 + gdb/testsuite/gdb.fortran/intvar-array.exp | 59 + gdb/testsuite/gdb.fortran/intvar-array.f90 | 28 + gdb/testsuite/gdb.fortran/intvar-dynamic-types.exp | 97 + gdb/testsuite/gdb.fortran/intvar-dynamic-types.f90 | 32 + gdb/testsuite/gdb.python/py-breakpoint.exp | 24 + gdb/testsuite/gdb.python/py-format-string.exp | 6 +- .../gdb.server/stop-reply-no-thread-multi.c | 77 + .../gdb.server/stop-reply-no-thread-multi.exp | 136 + .../signal-while-stepping-over-bp-other-thread.exp | 2 +- gdb/testsuite/gdb.trace/ax.exp | 2 +- gdb/testsuite/lib/gdb-utils.exp | 1 + gdb/testsuite/lib/gdb.exp | 245 +- gdb/testsuite/lib/gdbserver-support.exp | 3 + gdb/testsuite/lib/mi-support.exp | 41 +- gdb/testsuite/lib/prompt.exp | 2 - gdb/testsuite/lib/range-stepping-support.exp | 8 +- gdb/testsuite/lib/tuiterm.exp | 532 +- gdb/tilegx-tdep.c | 18 +- gdb/top.c | 22 +- gdb/top.h | 11 +- gdb/tracepoint.c | 23 +- gdb/tracepoint.h | 2 +- gdb/trad-frame.c | 103 +- gdb/trad-frame.h | 50 +- gdb/tramp-frame.c | 7 +- gdb/tui/tui.c | 4 +- gdb/unittests/command-def-selftests.c | 6 +- gdb/unittests/gdb_tilde_expand-selftests.c | 94 + gdb/unittests/observable-selftests.c | 2 +- gdb/unittests/optional/assignment/1.cc | 2 +- gdb/unittests/optional/assignment/2.cc | 2 +- gdb/unittests/optional/assignment/3.cc | 2 +- gdb/unittests/optional/assignment/4.cc | 2 +- gdb/unittests/optional/assignment/5.cc | 2 +- gdb/unittests/optional/assignment/6.cc | 2 +- gdb/utils.c | 73 +- gdb/v850-tdep.c | 5 +- gdb/valarith.c | 46 +- gdb/valops.c | 77 +- gdb/value.c | 43 +- gdb/value.h | 5 + gdb/vax-tdep.c | 2 +- gdbserver/ChangeLog | 24 + gdbserver/Makefile.in | 13 +- gdbserver/ax.cc | 2 +- gdbserver/debug.cc | 2 +- gdbserver/linux-low.cc | 4 +- gdbserver/linux-x86-low.cc | 59 +- gdbserver/tracepoint.cc | 18 +- gdbsupport/ChangeLog | 19 + gdbsupport/common-debug.cc | 6 +- gdbsupport/common-debug.h | 8 + gdbsupport/gdb_tilde_expand.cc | 46 +- gdbsupport/gdb_tilde_expand.h | 3 +- gdbsupport/pathstuff.cc | 14 +- gold/ChangeLog | 25 + gold/po/fr.po | 730 +- gold/po/sr.po | 729 +- gold/po/uk.po | 730 +- gold/powerpc.cc | 1 - gold/testsuite/ifuncmain6pie.c | 14 +- gold/testsuite/ifuncmod6.c | 10 +- gprof/ChangeLog | 37 + gprof/Makefile.in | 1 + gprof/aclocal.m4 | 1 + gprof/configure | 85 +- gprof/configure.ac | 2 + gprof/po/gprof.pot | 4 +- include/ChangeLog | 38 + include/elf/riscv.h | 3 +- include/gdb/ChangeLog | 4 + include/gdb/remote-sim.h | 9 + include/opcode/aarch64.h | 2 - include/opcode/riscv-opc.h | 127 +- include/opcode/riscv.h | 125 +- ld/ChangeLog | 369 + ld/Makefile.in | 2 +- ld/NEWS | 5 + ld/aclocal.m4 | 1 + ld/configure | 97 +- ld/configure.ac | 2 + ld/emulparams/elf32_x86_64.sh | 1 + ld/emulparams/elf_i386.sh | 1 + ld/emulparams/elf_x86_64.sh | 1 + ld/emulparams/x86-report-relative.sh | 11 + ld/emultempl/aarch64elf.em | 2 +- ld/emultempl/armelf.em | 2 +- ld/emultempl/beos.em | 2 +- ld/emultempl/cskyelf.em | 2 +- ld/emultempl/hppaelf.em | 2 +- ld/emultempl/m68hc1xelf.em | 2 +- ld/emultempl/metagelf.em | 2 +- ld/emultempl/mipself.em | 2 +- ld/emultempl/mmo.em | 2 +- ld/emultempl/msp430.em | 5 +- ld/emultempl/nios2elf.em | 2 +- ld/emultempl/pe.em | 4 +- ld/emultempl/pep.em | 4 +- ld/emultempl/ppc64elf.em | 2 +- ld/emultempl/spuelf.em | 4 +- ld/emultempl/vms.em | 2 +- ld/ld.texi | 4 + ld/ldelf.c | 8 +- ld/ldelfgen.c | 252 +- ld/ldlang.c | 48 +- ld/ldlang.h | 11 +- ld/ldmain.c | 4 + ld/po/BLD-POTFILES.in | 6 + ld/po/fr.po | 3699 +++-- ld/po/ld.pot | 2266 +-- ld/po/pt_BR.po | 3715 +++-- ld/po/uk.po | 3703 +++-- ld/scripttempl/DWARF.sc | 22 +- ld/testsuite/config/default.exp | 5 + ld/testsuite/ld-ctf/data-func-2.c | 4 + ld/testsuite/ld-ctf/data-func-conflicted.d | 4 +- ld/testsuite/ld-elf/comm-data5.d | 2 +- ld/testsuite/ld-elf/compressed1d.d | 5 +- ld/testsuite/ld-elf/ehdr_start-shared.d | 2 +- ld/testsuite/ld-elf/ehdr_start.d | 2 +- ld/testsuite/ld-elf/elf.exp | 13 + ld/testsuite/ld-elf/export-class.sd | 2 - ld/testsuite/ld-elf/loadaddr3b.d | 3 - ld/testsuite/ld-elf/pr26256-2a.d | 1 - ld/testsuite/ld-elf/pr26256-2b.d | 3 +- ld/testsuite/ld-elf/pr26256-3b.d | 1 - ld/testsuite/ld-elf/pr26936.d | 8 +- ld/testsuite/ld-elf/sec64k.exp | 16 +- ld/testsuite/ld-elf/shared.exp | 29 +- ld/testsuite/ld-elf/size-2.d | 2 +- ld/testsuite/ld-elfvers/vers16.dsym | 2 +- ld/testsuite/ld-elfvers/vers6.dsym | 2 +- ld/testsuite/ld-i386/i386.exp | 6 + ld/testsuite/ld-i386/ibt-plt-1.d | 4 +- ld/testsuite/ld-i386/ibt-plt-2a.d | 4 +- ld/testsuite/ld-i386/ibt-plt-2c.d | 4 +- ld/testsuite/ld-i386/ibt-plt-3a.d | 4 +- ld/testsuite/ld-i386/ibt-plt-3c.d | 4 +- ld/testsuite/ld-i386/plt-pic.pd | 6 +- ld/testsuite/ld-i386/plt-pic2.dd | 6 +- ld/testsuite/ld-i386/plt.pd | 6 +- ld/testsuite/ld-i386/plt2.dd | 6 +- ld/testsuite/ld-i386/pr19636-1d.d | 2 +- ld/testsuite/ld-i386/pr19636-1l.d | 2 +- ld/testsuite/ld-i386/pr19636-2c.d | 2 +- ld/testsuite/ld-i386/pr27193.dd | 5 + ld/testsuite/ld-i386/pr27193a.o.bz2 | Bin 0 -> 468 bytes ld/testsuite/ld-i386/pr27193b.s | 8 + ld/testsuite/ld-i386/report-reloc-1.d | 10 + ld/testsuite/ld-i386/report-reloc-1.l | 2 + ld/testsuite/ld-i386/report-reloc-1.s | 12 + ld/testsuite/ld-i386/tlsbin.rd | 13 - ld/testsuite/ld-i386/tlsbin2.rd | 11 - ld/testsuite/ld-i386/tlsbindesc.rd | 11 - ld/testsuite/ld-i386/tlsdesc.rd | 11 - ld/testsuite/ld-i386/tlsgdesc.rd | 10 - ld/testsuite/ld-i386/tlsnopic.rd | 9 - ld/testsuite/ld-i386/tlspic.rd | 12 - ld/testsuite/ld-i386/tlspic2.rd | 10 - ld/testsuite/ld-ifunc/ifunc-2-i386-now.d | 4 +- ld/testsuite/ld-ifunc/ifunc-2-local-i386-now.d | 4 +- ld/testsuite/ld-ifunc/ifunc-2-local-x86-64-now.d | 4 +- ld/testsuite/ld-ifunc/ifunc-2-x86-64-now.d | 4 +- ld/testsuite/ld-ifunc/ifunc-21-x86-64.d | 10 +- ld/testsuite/ld-ifunc/ifunc-22-x86-64.d | 10 +- ld/testsuite/ld-ifunc/ifunc.exp | 22 +- ld/testsuite/ld-ifunc/pr17154-i386-now.d | 10 +- ld/testsuite/ld-ifunc/pr17154-i386.d | 8 +- ld/testsuite/ld-ifunc/pr17154-x86-64-now.d | 10 +- ld/testsuite/ld-ifunc/pr17154-x86-64.d | 8 +- ld/testsuite/ld-ifunc/pr23169a.c | 2 +- ld/testsuite/ld-plugin/lto.exp | 2 +- ld/testsuite/ld-powerpc/relbrlt.d | 46 +- ld/testsuite/ld-powerpc/relbrlt.s | 5 +- ld/testsuite/ld-powerpc/tlsexe.r | 13 - ld/testsuite/ld-powerpc/tlsexe32.r | 12 - ld/testsuite/ld-powerpc/tlsexe32no.r | 12 - ld/testsuite/ld-powerpc/tlsexeno.r | 13 - ld/testsuite/ld-powerpc/tlsexenors.r | 13 - ld/testsuite/ld-powerpc/tlsexers.r | 13 - ld/testsuite/ld-powerpc/tlsexetoc.r | 13 - ld/testsuite/ld-powerpc/tlsexetocrs.r | 13 - ld/testsuite/ld-powerpc/tlsget.d | 23 +- ld/testsuite/ld-powerpc/tlsget.wf | 4 +- ld/testsuite/ld-powerpc/tlsget2.d | 16 +- ld/testsuite/ld-powerpc/tlsget2.wf | 2 +- ld/testsuite/ld-powerpc/tlsso.r | 12 - ld/testsuite/ld-powerpc/tlsso32.r | 11 - ld/testsuite/ld-powerpc/tlstocso.r | 12 - .../ld-riscv-elf/attr-merge-priv-spec-failed-01.d | 4 +- .../ld-riscv-elf/attr-merge-priv-spec-failed-02.d | 4 +- .../ld-riscv-elf/attr-merge-priv-spec-failed-03.d | 4 +- .../ld-riscv-elf/attr-merge-priv-spec-failed-04.d | 4 +- .../ld-riscv-elf/attr-merge-priv-spec-failed-05.d | 4 +- .../ld-riscv-elf/attr-merge-priv-spec-failed-06.d | 4 +- ld/testsuite/ld-scripts/empty-address-2a.d | 2 +- ld/testsuite/ld-scripts/empty-address-2b.d | 2 +- ld/testsuite/ld-scripts/fill.d | 4 +- ld/testsuite/ld-scripts/fill16.d | 2 +- ld/testsuite/ld-scripts/pr22267.d | 1 + ld/testsuite/ld-scripts/segment-start.d | 2 +- ld/testsuite/ld-x86-64/bnd-branch-1-now.d | 10 +- ld/testsuite/ld-x86-64/bnd-ifunc-1-now.d | 2 +- ld/testsuite/ld-x86-64/bnd-ifunc-2-now.d | 8 +- ld/testsuite/ld-x86-64/bnd-ifunc-2.d | 8 +- ld/testsuite/ld-x86-64/bnd-plt-1-now.d | 8 +- ld/testsuite/ld-x86-64/bnd-plt-1.d | 8 +- ld/testsuite/ld-x86-64/ibt-plt-1-x32.d | 4 +- ld/testsuite/ld-x86-64/ibt-plt-1.d | 4 +- ld/testsuite/ld-x86-64/ibt-plt-2a-x32.d | 4 +- ld/testsuite/ld-x86-64/ibt-plt-2a.d | 4 +- ld/testsuite/ld-x86-64/ibt-plt-2c-x32.d | 4 +- ld/testsuite/ld-x86-64/ibt-plt-2c.d | 4 +- ld/testsuite/ld-x86-64/ibt-plt-3a-x32.d | 4 +- ld/testsuite/ld-x86-64/ibt-plt-3a.d | 4 +- ld/testsuite/ld-x86-64/ibt-plt-3c-x32.d | 4 +- ld/testsuite/ld-x86-64/ibt-plt-3c.d | 4 +- ld/testsuite/ld-x86-64/lam-u48.rd | 6 + ld/testsuite/ld-x86-64/lam-u57.rd | 6 + ld/testsuite/ld-x86-64/mpx3.dd | 2 +- ld/testsuite/ld-x86-64/mpx3n.dd | 2 +- ld/testsuite/ld-x86-64/mpx4.dd | 2 +- ld/testsuite/ld-x86-64/mpx4n.dd | 2 +- ld/testsuite/ld-x86-64/pe-x86-64-1.od | 5 - ld/testsuite/ld-x86-64/pe-x86-64-2.od | 5 - ld/testsuite/ld-x86-64/pe-x86-64-3.od | 5 - ld/testsuite/ld-x86-64/pe-x86-64-4.od | 6 - ld/testsuite/ld-x86-64/pe-x86-64-5.obj.bz2 | Bin 0 -> 685 bytes ld/testsuite/ld-x86-64/pe-x86-64-5.od | 34 + ld/testsuite/ld-x86-64/pe-x86-64-5.rd | 19 + ld/testsuite/ld-x86-64/pe-x86-64.exp | 10 + ld/testsuite/ld-x86-64/plt.pd | 6 +- ld/testsuite/ld-x86-64/plt2.dd | 6 +- ld/testsuite/ld-x86-64/pr19609-4e.d | 4 +- ld/testsuite/ld-x86-64/pr19609-6a.d | 2 +- ld/testsuite/ld-x86-64/pr19609-6b.d | 2 +- ld/testsuite/ld-x86-64/pr19609-7b.d | 2 +- ld/testsuite/ld-x86-64/pr19609-7d.d | 2 +- ld/testsuite/ld-x86-64/pr19636-2l.d | 6 +- ld/testsuite/ld-x86-64/pr20253-1d.d | 12 +- ld/testsuite/ld-x86-64/pr20253-1h.d | 12 +- ld/testsuite/ld-x86-64/pr21038b-now.d | 2 +- ld/testsuite/ld-x86-64/pr21038b.d | 2 +- ld/testsuite/ld-x86-64/pr21038c-now.d | 2 +- ld/testsuite/ld-x86-64/pr21038c.d | 2 +- ld/testsuite/ld-x86-64/pr23854.d | 36 +- ld/testsuite/ld-x86-64/pr25416-3.d | 4 +- ld/testsuite/ld-x86-64/pr25416-4.d | 4 +- ld/testsuite/ld-x86-64/property-x86-lam-u48-4.d | 2 +- ld/testsuite/ld-x86-64/property-x86-lam-u48-5.d | 2 +- ld/testsuite/ld-x86-64/report-reloc-1-x32.d | 10 + ld/testsuite/ld-x86-64/report-reloc-1.d | 10 + ld/testsuite/ld-x86-64/report-reloc-1.l | 2 + ld/testsuite/ld-x86-64/report-reloc-1.s | 12 + ld/testsuite/ld-x86-64/tlsbin.rd | 13 - ld/testsuite/ld-x86-64/tlsbin2.rd | 11 - ld/testsuite/ld-x86-64/tlsbindesc.rd | 11 - ld/testsuite/ld-x86-64/tlsdesc.rd | 12 - ld/testsuite/ld-x86-64/tlsgdesc.rd | 10 - ld/testsuite/ld-x86-64/tlspic.rd | 12 - ld/testsuite/ld-x86-64/tlspic2.rd | 12 - ld/testsuite/ld-x86-64/x86-64.exp | 18 + libctf/ChangeLog | 44 + libctf/Makefile.in | 1 + libctf/aclocal.m4 | 1 + libctf/configure | 65 +- libctf/configure.ac | 2 + libctf/ctf-create.c | 6 + libctf/ctf-lookup.c | 34 +- libctf/testsuite/libctf-regression/pptrtab-a.c | 2 + libctf/testsuite/libctf-regression/pptrtab-b.c | 3 +- libctf/testsuite/libctf-regression/pptrtab.c | 10 +- .../type-add-unnamed-struct-ctf.c | 19 + .../libctf-regression/type-add-unnamed-struct.c | 72 + .../libctf-regression/type-add-unnamed-struct.lk | 3 + libiberty/ChangeLog | 15 + libiberty/Makefile.in | 5 +- libiberty/aclocal.m4 | 1 + libiberty/configure | 140 + libiberty/configure.ac | 12 + libtool.m4 | 44 +- opcodes/ChangeLog | 122 + opcodes/Makefile.in | 1 + opcodes/aarch64-asm-2.c | 248 +- opcodes/aarch64-asm.c | 13 +- opcodes/aarch64-dis-2.c | 2579 ++- opcodes/aarch64-dis.c | 4 +- opcodes/aarch64-opc-2.c | 16 +- opcodes/aarch64-opc.c | 6 +- opcodes/aarch64-tbl.h | 7 - opcodes/aclocal.m4 | 1 + opcodes/configure | 85 +- opcodes/configure.ac | 2 + opcodes/m68k-opc.c | 2 +- opcodes/po/de.po | 514 +- opcodes/po/fr.po | 705 +- opcodes/po/opcodes.pot | 505 +- opcodes/po/pt_BR.po | 619 +- opcodes/po/sr.po | 515 +- opcodes/po/sv.po | 781 +- opcodes/po/uk.po | 516 +- opcodes/ppc-opc.c | 46 +- opcodes/riscv-dis.c | 30 +- opcodes/riscv-opc.c | 1418 +- readline/readline/ChangeLog.gdb | 4 + readline/readline/input.c | 10 +- sim/ChangeLog | 519 +- sim/MAINTAINERS | 4 +- sim/Makefile.in | 14 + sim/README-HACKING | 37 +- sim/aarch64/ChangeLog | 12 + sim/aarch64/config.in | 6 - sim/aarch64/configure | 124 +- sim/arm/ChangeLog | 12 + sim/arm/config.in | 6 - sim/arm/configure | 124 +- sim/avr/ChangeLog | 36 + sim/avr/config.in | 6 - sim/avr/configure | 124 +- sim/avr/interp.c | 3 +- sim/bfin/ChangeLog | 12 + sim/bfin/config.in | 6 - sim/bfin/configure | 124 +- sim/bpf/ChangeLog | 71 + sim/bpf/config.in | 6 - sim/bpf/configure | 221 +- sim/bpf/configure.ac | 1 + sim/common/ChangeLog | 88 + sim/common/Make-common.in | 8 +- sim/common/Makefile.in | 135 - sim/common/acinclude.m4 | 61 +- sim/common/callback.c | 10 - sim/common/cgen-par.c | 1 + sim/common/cgen-scache.c | 2 - sim/common/cgen-trace.c | 1 + sim/common/configure | 3718 ----- sim/common/configure.ac | 34 - sim/common/create-version.sh | 17 +- sim/common/dv-glue.c | 6 - sim/common/dv-pal.c | 9 - sim/common/dv-sockser.c | 8 - sim/common/gennltvals.sh | 321 +- sim/common/gentvals.sh | 74 - sim/common/hw-alloc.c | 3 - sim/common/hw-base.c | 21 +- sim/common/hw-device.c | 5 - sim/common/hw-events.c | 3 +- sim/common/hw-handles.c | 2 - sim/common/hw-ports.c | 10 - sim/common/hw-properties.c | 6 - sim/common/hw-tree.c | 10 - sim/common/nltvals.def | 7 + sim/common/nrun.c | 7 - sim/common/sim-abort.c | 1 + sim/common/sim-arange.c | 5 - sim/common/sim-basics.h | 5 - sim/common/sim-core.c | 59 + sim/common/sim-events.c | 14 +- sim/common/sim-events.h | 4 +- sim/common/sim-fpu.c | 2 - sim/common/sim-hw.c | 9 - sim/common/sim-load.c | 2 - sim/common/sim-memopt.c | 10 - sim/common/sim-options.c | 8 - sim/common/sim-profile.c | 9 - sim/common/sim-profile.h | 2 +- sim/common/sim-trace.c | 8 - sim/common/sim-utils.c | 13 - sim/common/sim-watch.c | 28 +- sim/common/syscall.c | 6 - sim/configure | 203 +- sim/configure.ac | 17 +- sim/configure.tgt | 3 - sim/cr16/ChangeLog | 23 + sim/cr16/config.in | 6 - sim/cr16/configure | 121 +- sim/cr16/configure.ac | 2 +- sim/cr16/cr16_sim.h | 4 +- sim/cr16/interp.c | 2 + sim/cr16/simops.c | 4 - sim/cris/ChangeLog | 375 + sim/cris/config.in | 9 - sim/cris/configure | 123 +- sim/cris/configure.ac | 4 +- sim/cris/dv-rv.c | 14 - sim/cris/rvdummy.c | 7 - sim/cris/sim-if.c | 2 - sim/cris/traps.c | 2 - sim/d10v/ChangeLog | 24 + sim/d10v/config.in | 6 - sim/d10v/configure | 121 +- sim/d10v/configure.ac | 2 +- sim/d10v/d10v_sim.h | 4 +- sim/d10v/interp.c | 11 +- sim/d10v/simops.c | 2 - sim/erc32/ChangeLog | 18 + sim/erc32/config.in | 6 - sim/erc32/configure | 221 +- sim/erc32/configure.ac | 1 + sim/erc32/sis.c | 2 - sim/frv/ChangeLog | 19 + sim/frv/config.in | 6 - sim/frv/configure | 221 +- sim/frv/configure.ac | 1 + sim/frv/options.c | 8 - sim/frv/sim-if.c | 2 - sim/ft32/ChangeLog | 20 + sim/ft32/config.in | 6 - sim/ft32/configure | 124 +- sim/h8300/ChangeLog | 48 +- sim/h8300/compile.c | 228 +- sim/h8300/config.in | 6 - sim/h8300/configure | 221 +- sim/h8300/configure.ac | 1 + sim/h8300/sim-main.h | 6 - sim/igen/ChangeLog | 15 + sim/igen/configure | 24 +- sim/igen/configure.ac | 3 +- sim/igen/filter.c | 6 - sim/igen/lf.c | 9 - sim/igen/misc.c | 9 - sim/igen/misc.h | 10 - sim/igen/table.c | 3 - sim/iq2000/ChangeLog | 18 + sim/iq2000/config.in | 6 - sim/iq2000/configure | 221 +- sim/iq2000/configure.ac | 1 + sim/iq2000/sim-if.c | 4 +- sim/lm32/ChangeLog | 18 + sim/lm32/config.in | 6 - sim/lm32/configure | 221 +- sim/lm32/configure.ac | 1 + sim/lm32/sim-if.c | 2 - sim/m32c/ChangeLog | 26 +- sim/m32c/config.in | 6 - sim/m32c/configure | 121 +- sim/m32c/configure.ac | 2 +- sim/m32r/ChangeLog | 19 + sim/m32r/config.in | 6 - sim/m32r/configure | 221 +- sim/m32r/configure.ac | 1 + sim/m32r/sim-if.c | 8 - sim/m68hc11/ChangeLog | 17 + sim/m68hc11/config.in | 6 - sim/m68hc11/configure | 121 +- sim/m68hc11/configure.ac | 2 +- sim/mcore/ChangeLog | 17 + sim/mcore/config.in | 6 - sim/mcore/configure | 121 +- sim/mcore/configure.ac | 2 +- sim/microblaze/ChangeLog | 12 + sim/microblaze/config.in | 6 - sim/microblaze/configure | 124 +- sim/mips/ChangeLog | 19 + sim/mips/config.in | 6 - sim/mips/configure | 123 +- sim/mips/configure.ac | 2 +- sim/mips/interp.c | 8 - sim/mn10300/ChangeLog | 19 + sim/mn10300/config.in | 6 - sim/mn10300/configure | 121 +- sim/mn10300/configure.ac | 2 +- sim/mn10300/interp.c | 10 - sim/mn10300/op_utils.c | 11 - sim/moxie/ChangeLog | 17 + sim/moxie/config.in | 6 - sim/moxie/configure | 121 +- sim/moxie/configure.ac | 2 +- sim/msp430/ChangeLog | 12 + sim/msp430/config.in | 6 - sim/msp430/configure | 124 +- sim/or1k/ChangeLog | 92 + sim/or1k/Makefile.in | 12 +- sim/or1k/config.in | 6 - sim/or1k/configure | 259 +- sim/or1k/configure.ac | 2 +- sim/or1k/sim-if.c | 8 - sim/or1k/sim-main.h | 2 + sim/or1k/traps.c | 8 +- sim/ppc/ChangeLog | 34 + sim/ppc/Makefile.in | 5 +- sim/ppc/config.in | 3 - sim/ppc/configure | 15 +- sim/ppc/configure.ac | 2 +- sim/ppc/cpu.c | 6 - sim/ppc/debug.c | 4 - sim/ppc/device.c | 10 - sim/ppc/device_table.c | 3 - sim/ppc/device_table.h | 6 - sim/ppc/dgen.c | 10 - sim/ppc/emul_bugapi.c | 10 - sim/ppc/emul_chirp.c | 7 - sim/ppc/emul_netbsd.c | 9 - sim/ppc/emul_unix.c | 9 - sim/ppc/filter.c | 6 - sim/ppc/gen-model.c | 2 - sim/ppc/hw_com.c | 9 - sim/ppc/hw_eeprom.c | 6 - sim/ppc/hw_nvram.c | 17 - sim/ppc/hw_opic.c | 6 - sim/ppc/hw_pal.c | 9 - sim/ppc/hw_phb.c | 3 - sim/ppc/hw_sem.c | 7 - sim/ppc/hw_shm.c | 7 - sim/ppc/lf.c | 9 - sim/ppc/main.c | 11 - sim/ppc/misc.c | 9 - sim/ppc/misc.h | 10 - sim/ppc/mon.c | 15 - sim/ppc/pk_disklabel.c | 4 - sim/ppc/psim.c | 12 - sim/ppc/registers.c | 10 - sim/ppc/sim_calls.c | 15 +- sim/ppc/table.c | 3 - sim/ppc/tree.c | 11 - sim/pru/ChangeLog | 21 + sim/pru/config.in | 6 - sim/pru/configure | 124 +- sim/pru/configure.ac | 1 - sim/pru/sim-main.h | 2 + sim/rl78/ChangeLog | 22 + sim/rl78/config.in | 6 - sim/rl78/configure | 221 +- sim/rl78/configure.ac | 1 + sim/rl78/cpu.c | 2 + sim/rl78/cpu.h | 2 +- sim/rx/ChangeLog | 18 + sim/rx/config.in | 6 - sim/rx/configure | 221 +- sim/rx/configure.ac | 1 + sim/rx/main.c | 2 - sim/sh/ChangeLog | 19 + sim/sh/config.in | 6 - sim/sh/configure | 121 +- sim/sh/configure.ac | 2 +- sim/sh/interp.c | 12 - sim/sh64/ChangeLog | 856 - sim/sh64/Makefile.in | 150 - sim/sh64/aclocal.m4 | 119 - sim/sh64/arch.c | 67 - sim/sh64/arch.h | 216 - sim/sh64/config.in | 254 - sim/sh64/configure | 16053 ------------------- sim/sh64/configure.ac | 15 - sim/sh64/cpu.c | 564 - sim/sh64/cpu.h | 341 - sim/sh64/cpuall.h | 75 - sim/sh64/decode-compact.c | 6134 ------- sim/sh64/decode-compact.h | 279 - sim/sh64/decode-media.c | 4100 ----- sim/sh64/decode-media.h | 269 - sim/sh64/decode.h | 16 - sim/sh64/defs-compact.h | 509 - sim/sh64/defs-media.h | 920 -- sim/sh64/eng-compact.h | 34 - sim/sh64/eng-media.h | 34 - sim/sh64/eng.h | 23 - sim/sh64/mloop-compact.c | 635 - sim/sh64/mloop-media.c | 624 - sim/sh64/sem-compact-switch.c | 5210 ------ sim/sh64/sem-compact.c | 5589 ------- sim/sh64/sem-media-switch.c | 5656 ------- sim/sh64/sem-media.c | 6063 ------- sim/sh64/sh-desc.c | 3562 ---- sim/sh64/sh-desc.h | 315 - sim/sh64/sh-opc.h | 214 - sim/sh64/sh64-sim.h | 84 - sim/sh64/sh64.c | 1138 -- sim/sh64/sim-if.c | 204 - sim/sh64/sim-main.h | 72 - sim/testsuite/ChangeLog | 80 +- sim/testsuite/Makefile.in | 9 +- sim/testsuite/{sim => }/aarch64/ChangeLog | 0 sim/testsuite/{sim => }/aarch64/adds.s | 0 sim/testsuite/{sim => }/aarch64/addv.s | 0 sim/testsuite/{sim => }/aarch64/allinsn.exp | 0 sim/testsuite/{sim => }/aarch64/bit.s | 0 sim/testsuite/{sim => }/aarch64/cmtst.s | 0 sim/testsuite/{sim => }/aarch64/cnt.s | 0 sim/testsuite/{sim => }/aarch64/fcmXX.s | 0 sim/testsuite/{sim => }/aarch64/fcmp.s | 0 sim/testsuite/{sim => }/aarch64/fcsel.s | 0 sim/testsuite/{sim => }/aarch64/fcvtl.s | 0 sim/testsuite/{sim => }/aarch64/fcvtz.s | 0 sim/testsuite/{sim => }/aarch64/fminnm.s | 0 sim/testsuite/{sim => }/aarch64/fstur.s | 0 sim/testsuite/{sim => }/aarch64/ldn_multiple.s | 0 sim/testsuite/{sim => }/aarch64/ldn_single.s | 0 sim/testsuite/{sim => }/aarch64/ldnr.s | 0 sim/testsuite/{sim => }/aarch64/mla.s | 0 sim/testsuite/{sim => }/aarch64/mls.s | 0 sim/testsuite/{sim => }/aarch64/mul.s | 0 sim/testsuite/{sim => }/aarch64/pass.s | 0 sim/testsuite/{sim => }/aarch64/stn_multiple.s | 0 sim/testsuite/{sim => }/aarch64/stn_single.s | 0 sim/testsuite/{sim => }/aarch64/sumov.s | 0 sim/testsuite/{sim => }/aarch64/sumulh.s | 0 sim/testsuite/{sim => }/aarch64/tbnz.s | 0 sim/testsuite/{sim => }/aarch64/testutils.inc | 0 sim/testsuite/{sim => }/aarch64/uzp.s | 0 sim/testsuite/{sim => }/aarch64/xtl.s | 0 sim/testsuite/{sim => }/aarch64/xtn.s | 0 sim/testsuite/{sim => }/arm/ChangeLog | 0 sim/testsuite/{sim => }/arm/adc.cgs | 0 sim/testsuite/{sim => }/arm/add.cgs | 0 sim/testsuite/{sim => }/arm/allinsn.exp | 0 sim/testsuite/{sim => }/arm/and.cgs | 0 sim/testsuite/{sim => }/arm/b.cgs | 0 sim/testsuite/{sim => }/arm/bic.cgs | 0 sim/testsuite/{sim => }/arm/bl.cgs | 0 sim/testsuite/{sim => }/arm/bx.cgs | 0 sim/testsuite/{sim => }/arm/cmn.cgs | 0 sim/testsuite/{sim => }/arm/cmp.cgs | 0 sim/testsuite/{sim => }/arm/eor.cgs | 0 sim/testsuite/{sim => }/arm/hello.ms | 0 sim/testsuite/{sim => }/arm/iwmmxt/iwmmxt.exp | 0 sim/testsuite/{sim => }/arm/iwmmxt/tbcst.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/testutils.inc | 0 sim/testsuite/{sim => }/arm/iwmmxt/textrm.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/tinsr.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/tmia.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/tmiaph.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/tmiaxy.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/tmovmsk.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wacc.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wadd.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/waligni.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/walignr.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wand.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wandn.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wavg2.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wcmpeq.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wcmpgt.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wmac.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wmadd.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wmax.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wmin.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wmov.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wmul.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wor.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wpack.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wror.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wsad.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wshufh.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wsll.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wsra.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wsrl.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wsub.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wunpckeh.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wunpckel.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wunpckih.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wunpckil.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wxor.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wzero.cgs | 0 sim/testsuite/{sim => }/arm/ldm.cgs | 0 sim/testsuite/{sim => }/arm/ldr.cgs | 0 sim/testsuite/{sim => }/arm/ldrb.cgs | 0 sim/testsuite/{sim => }/arm/ldrh.cgs | 0 sim/testsuite/{sim => }/arm/ldrsb.cgs | 0 sim/testsuite/{sim => }/arm/ldrsh.cgs | 0 sim/testsuite/{sim => }/arm/misaligned1.ms | 0 sim/testsuite/{sim => }/arm/misaligned2.ms | 0 sim/testsuite/{sim => }/arm/misaligned3.ms | 0 sim/testsuite/{sim => }/arm/misc.exp | 0 sim/testsuite/{sim => }/arm/mla.cgs | 0 sim/testsuite/{sim => }/arm/mov.cgs | 0 sim/testsuite/{sim => }/arm/movw-movt.ms | 0 sim/testsuite/{sim => }/arm/mrs.cgs | 0 sim/testsuite/{sim => }/arm/msr.cgs | 0 sim/testsuite/{sim => }/arm/mul.cgs | 0 sim/testsuite/{sim => }/arm/mvn.cgs | 0 sim/testsuite/{sim => }/arm/orr.cgs | 0 sim/testsuite/{sim => }/arm/rsb.cgs | 0 sim/testsuite/{sim => }/arm/rsc.cgs | 0 sim/testsuite/{sim => }/arm/sbc.cgs | 0 sim/testsuite/{sim => }/arm/smlal.cgs | 0 sim/testsuite/{sim => }/arm/smull.cgs | 0 sim/testsuite/{sim => }/arm/stm.cgs | 0 sim/testsuite/{sim => }/arm/str.cgs | 0 sim/testsuite/{sim => }/arm/strb.cgs | 0 sim/testsuite/{sim => }/arm/strh.cgs | 0 sim/testsuite/{sim => }/arm/sub.cgs | 0 sim/testsuite/{sim => }/arm/swi.cgs | 0 sim/testsuite/{sim => }/arm/swp.cgs | 0 sim/testsuite/{sim => }/arm/swpb.cgs | 0 sim/testsuite/{sim => }/arm/teq.cgs | 0 sim/testsuite/{sim => }/arm/testutils.inc | 0 sim/testsuite/{sim => }/arm/thumb/adc.cgs | 0 sim/testsuite/{sim => }/arm/thumb/add-hd-hs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/add-hd-rs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/add-rd-hs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/add-sp.cgs | 0 sim/testsuite/{sim => }/arm/thumb/add.cgs | 0 sim/testsuite/{sim => }/arm/thumb/addi.cgs | 0 sim/testsuite/{sim => }/arm/thumb/addi8.cgs | 0 sim/testsuite/{sim => }/arm/thumb/allthumb.exp | 0 sim/testsuite/{sim => }/arm/thumb/and.cgs | 0 sim/testsuite/{sim => }/arm/thumb/asr.cgs | 0 sim/testsuite/{sim => }/arm/thumb/b.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bcc.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bcs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/beq.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bge.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bgt.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bhi.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bic.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bl-hi.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bl-lo.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ble.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bls.cgs | 0 sim/testsuite/{sim => }/arm/thumb/blt.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bmi.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bne.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bpl.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bvc.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bvs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bx-hs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bx-rs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/cmn.cgs | 0 sim/testsuite/{sim => }/arm/thumb/cmp-hd-hs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/cmp-hd-rs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/cmp-rd-hs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/cmp.cgs | 0 sim/testsuite/{sim => }/arm/thumb/eor.cgs | 0 sim/testsuite/{sim => }/arm/thumb/lda-pc.cgs | 0 sim/testsuite/{sim => }/arm/thumb/lda-sp.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ldmia.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ldr-imm.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ldr-pc.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ldr-sprel.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ldr.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ldrb-imm.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ldrb.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ldrh-imm.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ldrh.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ldsb.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ldsh.cgs | 0 sim/testsuite/{sim => }/arm/thumb/lsl.cgs | 0 sim/testsuite/{sim => }/arm/thumb/lsr.cgs | 0 sim/testsuite/{sim => }/arm/thumb/mov-hd-hs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/mov-hd-rs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/mov-rd-hs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/mov.cgs | 0 sim/testsuite/{sim => }/arm/thumb/mul.cgs | 0 sim/testsuite/{sim => }/arm/thumb/mvn.cgs | 0 sim/testsuite/{sim => }/arm/thumb/neg.cgs | 0 sim/testsuite/{sim => }/arm/thumb/orr.cgs | 0 sim/testsuite/{sim => }/arm/thumb/pop-pc.cgs | 0 sim/testsuite/{sim => }/arm/thumb/pop.cgs | 0 sim/testsuite/{sim => }/arm/thumb/push-lr.cgs | 0 sim/testsuite/{sim => }/arm/thumb/push.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ror.cgs | 0 sim/testsuite/{sim => }/arm/thumb/sbc.cgs | 0 sim/testsuite/{sim => }/arm/thumb/stmia.cgs | 0 sim/testsuite/{sim => }/arm/thumb/str-imm.cgs | 0 sim/testsuite/{sim => }/arm/thumb/str-sprel.cgs | 0 sim/testsuite/{sim => }/arm/thumb/str.cgs | 0 sim/testsuite/{sim => }/arm/thumb/strb-imm.cgs | 0 sim/testsuite/{sim => }/arm/thumb/strb.cgs | 0 sim/testsuite/{sim => }/arm/thumb/strh-imm.cgs | 0 sim/testsuite/{sim => }/arm/thumb/strh.cgs | 0 sim/testsuite/{sim => }/arm/thumb/sub-sp.cgs | 0 sim/testsuite/{sim => }/arm/thumb/sub.cgs | 0 sim/testsuite/{sim => }/arm/thumb/subi.cgs | 0 sim/testsuite/{sim => }/arm/thumb/subi8.cgs | 0 sim/testsuite/{sim => }/arm/thumb/swi.cgs | 0 sim/testsuite/{sim => }/arm/thumb/testutils.inc | 0 sim/testsuite/{sim => }/arm/thumb/tst.cgs | 0 sim/testsuite/{sim => }/arm/tst.cgs | 0 sim/testsuite/{sim => }/arm/umlal.cgs | 0 sim/testsuite/{sim => }/arm/umull.cgs | 0 sim/testsuite/{sim => }/arm/xscale/blx.cgs | 0 sim/testsuite/{sim => }/arm/xscale/mia.cgs | 0 sim/testsuite/{sim => }/arm/xscale/miaph.cgs | 0 sim/testsuite/{sim => }/arm/xscale/miaxy.cgs | 0 sim/testsuite/{sim => }/arm/xscale/mra.cgs | 0 sim/testsuite/{sim => }/arm/xscale/testutils.inc | 0 sim/testsuite/{sim => }/arm/xscale/xscale.exp | 0 sim/testsuite/{sim => }/avr/ChangeLog | 0 sim/testsuite/{sim => }/avr/allinsn.exp | 0 sim/testsuite/{sim => }/avr/pass.s | 0 sim/testsuite/{sim => }/avr/testutils.inc | 0 sim/testsuite/{sim => }/bfin/.gitignore | 0 sim/testsuite/{sim => }/bfin/10272_small.s | 0 sim/testsuite/{sim => }/bfin/10436.s | 0 sim/testsuite/{sim => }/bfin/10622.s | 0 sim/testsuite/{sim => }/bfin/10742.s | 0 sim/testsuite/{sim => }/bfin/10799.s | 0 sim/testsuite/{sim => }/bfin/11080.s | 0 sim/testsuite/{sim => }/bfin/7641.s | 0 sim/testsuite/bfin/ChangeLog | 374 + sim/testsuite/{sim => }/bfin/PN_generator.s | 0 sim/testsuite/{sim => }/bfin/a0.s | 0 sim/testsuite/{sim => }/bfin/a0shift.S | 0 sim/testsuite/{sim => }/bfin/a1.s | 0 sim/testsuite/{sim => }/bfin/a10.s | 0 sim/testsuite/{sim => }/bfin/a11.S | 0 sim/testsuite/{sim => }/bfin/a12.s | 0 sim/testsuite/{sim => }/bfin/a2.s | 0 sim/testsuite/{sim => }/bfin/a20.S | 0 sim/testsuite/{sim => }/bfin/a21.s | 0 sim/testsuite/{sim => }/bfin/a22.s | 0 sim/testsuite/{sim => }/bfin/a23.s | 0 sim/testsuite/{sim => }/bfin/a24.s | 0 sim/testsuite/{sim => }/bfin/a25.s | 0 sim/testsuite/{sim => }/bfin/a26.s | 0 sim/testsuite/{sim => }/bfin/a3.s | 0 sim/testsuite/{sim => }/bfin/a30.s | 0 sim/testsuite/{sim => }/bfin/a4.s | 0 sim/testsuite/{sim => }/bfin/a5.s | 0 sim/testsuite/{sim => }/bfin/a6.s | 0 sim/testsuite/{sim => }/bfin/a7.s | 0 sim/testsuite/{sim => }/bfin/a8.s | 0 sim/testsuite/{sim => }/bfin/a9.s | 0 sim/testsuite/{sim => }/bfin/abs-2.S | 0 sim/testsuite/{sim => }/bfin/abs-3.S | 0 sim/testsuite/{sim => }/bfin/abs-4.S | 0 sim/testsuite/{sim => }/bfin/abs.S | 0 sim/testsuite/{sim => }/bfin/abs_acc.s | 0 sim/testsuite/{sim => }/bfin/acc-rot.s | 0 sim/testsuite/{sim => }/bfin/acp5_19.s | 0 sim/testsuite/{sim => }/bfin/acp5_4.s | 0 sim/testsuite/{sim => }/bfin/add_imm7.s | 0 sim/testsuite/{sim => }/bfin/add_shift.S | 0 sim/testsuite/{sim => }/bfin/add_sub_acc.s | 0 sim/testsuite/{sim => }/bfin/addsub_flags.S | 0 sim/testsuite/{sim => }/bfin/algnbug1.s | 0 sim/testsuite/{sim => }/bfin/algnbug2.s | 0 sim/testsuite/{sim => }/bfin/allinsn.exp | 0 sim/testsuite/{sim => }/bfin/argc.c | 0 sim/testsuite/{sim => }/bfin/ashift.s | 0 sim/testsuite/{sim => }/bfin/ashift_flags.s | 0 sim/testsuite/{sim => }/bfin/ashift_left.s | 0 sim/testsuite/{sim => }/bfin/b0.S | 0 sim/testsuite/{sim => }/bfin/b1.s | 0 sim/testsuite/{sim => }/bfin/b2.S | 0 sim/testsuite/{sim => }/bfin/brcc.s | 0 sim/testsuite/{sim => }/bfin/brevadd.s | 0 sim/testsuite/{sim => }/bfin/byteop16m.s | 0 sim/testsuite/{sim => }/bfin/byteop16p.s | 0 sim/testsuite/{sim => }/bfin/byteop1p.s | 0 sim/testsuite/{sim => }/bfin/byteop2p.s | 0 sim/testsuite/{sim => }/bfin/byteop3p.s | 0 sim/testsuite/{sim => }/bfin/byteunpack.s | 0 .../{sim => }/bfin/c_alu2op_arith_r_sft.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_conv_b.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_conv_h.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_conv_mix.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_conv_neg.s | 0 .../{sim => }/bfin/c_alu2op_conv_toggle.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_conv_xb.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_conv_xh.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_divq.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_divs.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_log_l_sft.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_log_r_sft.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_shadd_1.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_shadd_2.s | 0 sim/testsuite/{sim => }/bfin/c_br_preg_killed_ac.s | 0 .../{sim => }/bfin/c_br_preg_killed_ex1.s | 0 sim/testsuite/{sim => }/bfin/c_br_preg_stall_ac.s | 0 sim/testsuite/{sim => }/bfin/c_br_preg_stall_ex1.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_bp1.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_bp2.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_bp3.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_bp4.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_brf_bp.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_brf_brt_bp.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_brf_brt_nbp.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_brf_fbkwd.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_brf_nbp.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_brt_bp.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_brt_nbp.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_kills_dhits.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_kills_dmiss.s | 0 sim/testsuite/{sim => }/bfin/c_cactrl_iflush_pr.s | 0 .../{sim => }/bfin/c_cactrl_iflush_pr_pp.s | 0 sim/testsuite/{sim => }/bfin/c_calla_ljump.s | 0 sim/testsuite/{sim => }/bfin/c_calla_subr.s | 0 sim/testsuite/{sim => }/bfin/c_cc2dreg.s | 0 sim/testsuite/{sim => }/bfin/c_cc2stat_cc_ac.S | 0 sim/testsuite/{sim => }/bfin/c_cc2stat_cc_an.s | 0 sim/testsuite/{sim => }/bfin/c_cc2stat_cc_aq.s | 0 sim/testsuite/{sim => }/bfin/c_cc2stat_cc_av0.S | 0 sim/testsuite/{sim => }/bfin/c_cc2stat_cc_av1.S | 0 sim/testsuite/{sim => }/bfin/c_cc2stat_cc_az.s | 0 .../{sim => }/bfin/c_cc_flag_ccmv_depend.S | 0 .../{sim => }/bfin/c_cc_flagdreg_mvbrsft.s | 0 .../{sim => }/bfin/c_cc_flagdreg_mvbrsft_s1.s | 0 .../{sim => }/bfin/c_cc_flagdreg_mvbrsft_sn.s | 0 .../{sim => }/bfin/c_cc_regmvlogi_mvbrsft.s | 0 .../{sim => }/bfin/c_cc_regmvlogi_mvbrsft_s1.s | 0 .../{sim => }/bfin/c_cc_regmvlogi_mvbrsft_sn.S | 0 sim/testsuite/{sim => }/bfin/c_ccflag_a0a1.S | 0 sim/testsuite/{sim => }/bfin/c_ccflag_dr_dr.s | 0 sim/testsuite/{sim => }/bfin/c_ccflag_dr_dr_uu.s | 0 sim/testsuite/{sim => }/bfin/c_ccflag_dr_imm3.s | 0 sim/testsuite/{sim => }/bfin/c_ccflag_dr_imm3_uu.s | 0 sim/testsuite/{sim => }/bfin/c_ccflag_pr_imm3.s | 0 sim/testsuite/{sim => }/bfin/c_ccflag_pr_imm3_uu.s | 0 sim/testsuite/{sim => }/bfin/c_ccflag_pr_pr.s | 0 sim/testsuite/{sim => }/bfin/c_ccflag_pr_pr_uu.s | 0 sim/testsuite/{sim => }/bfin/c_ccmv_cc_dr_dr.s | 0 sim/testsuite/{sim => }/bfin/c_ccmv_cc_dr_pr.s | 0 sim/testsuite/{sim => }/bfin/c_ccmv_cc_pr_pr.s | 0 sim/testsuite/{sim => }/bfin/c_ccmv_ncc_dr_dr.s | 0 sim/testsuite/{sim => }/bfin/c_ccmv_ncc_dr_pr.s | 0 sim/testsuite/{sim => }/bfin/c_ccmv_ncc_pr_pr.s | 0 sim/testsuite/{sim => }/bfin/c_comp3op_dr_and_dr.s | 0 .../{sim => }/bfin/c_comp3op_dr_minus_dr.s | 0 sim/testsuite/{sim => }/bfin/c_comp3op_dr_mix.s | 0 sim/testsuite/{sim => }/bfin/c_comp3op_dr_or_dr.s | 0 .../{sim => }/bfin/c_comp3op_dr_plus_dr.s | 0 sim/testsuite/{sim => }/bfin/c_comp3op_dr_xor_dr.s | 0 .../{sim => }/bfin/c_comp3op_pr_plus_pr_sh1.s | 0 .../{sim => }/bfin/c_comp3op_pr_plus_pr_sh2.s | 0 .../{sim => }/bfin/c_compi2opd_dr_add_i7_n.s | 0 .../{sim => }/bfin/c_compi2opd_dr_add_i7_p.s | 0 .../{sim => }/bfin/c_compi2opd_dr_eq_i7_n.s | 0 .../{sim => }/bfin/c_compi2opd_dr_eq_i7_p.s | 0 sim/testsuite/{sim => }/bfin/c_compi2opd_flags.S | 0 sim/testsuite/{sim => }/bfin/c_compi2opd_flags_2.S | 0 .../{sim => }/bfin/c_compi2opp_pr_add_i7_n.s | 0 .../{sim => }/bfin/c_compi2opp_pr_add_i7_p.s | 0 .../{sim => }/bfin/c_compi2opp_pr_eq_i7_n.s | 0 .../{sim => }/bfin/c_compi2opp_pr_eq_i7_p.s | 0 .../{sim => }/bfin/c_dagmodik_lnz_imgebl.s | 0 .../{sim => }/bfin/c_dagmodik_lnz_imltbl.s | 0 .../{sim => }/bfin/c_dagmodik_lz_inc_dec.s | 0 .../{sim => }/bfin/c_dagmodim_lnz_imgebl.s | 0 .../{sim => }/bfin/c_dagmodim_lnz_imltbl.s | 0 .../{sim => }/bfin/c_dagmodim_lz_inc_dec.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_a0_pm_a1.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_a0a1s.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_a_abs_a.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_a_neg_a.s | 0 .../{sim => }/bfin/c_dsp32alu_aa_absabs.s | 0 .../{sim => }/bfin/c_dsp32alu_aa_negneg.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_abs.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_absabs.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_alhwx.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_awx.s | 0 .../{sim => }/bfin/c_dsp32alu_byteop1ew.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_byteop2.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_byteop3.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_bytepack.s | 0 .../{sim => }/bfin/c_dsp32alu_byteunpack.s | 0 .../{sim => }/bfin/c_dsp32alu_disalnexcpt.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_max.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_maxmax.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_min.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_minmin.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_mix.s | 0 .../{sim => }/bfin/c_dsp32alu_r_lh_a0pa1.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_r_negneg.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rh_m.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rh_p.s | 0 .../{sim => }/bfin/c_dsp32alu_rh_rnd12_m.s | 0 .../{sim => }/bfin/c_dsp32alu_rh_rnd12_p.s | 0 .../{sim => }/bfin/c_dsp32alu_rh_rnd20_m.s | 0 .../{sim => }/bfin/c_dsp32alu_rh_rnd20_p.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rl_m.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rl_p.s | 0 .../{sim => }/bfin/c_dsp32alu_rl_rnd12_m.s | 0 .../{sim => }/bfin/c_dsp32alu_rl_rnd12_p.s | 0 .../{sim => }/bfin/c_dsp32alu_rl_rnd20_m.s | 0 .../{sim => }/bfin/c_dsp32alu_rl_rnd20_p.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rlh_rnd.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rm.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rmm.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rmp.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rp.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rpm.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rpp.s | 0 .../{sim => }/bfin/c_dsp32alu_rr_lph_a1a0.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rrpm.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rrpm_aa.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rrpmmp.s | 0 .../{sim => }/bfin/c_dsp32alu_rrpmmp_sft.s | 0 .../{sim => }/bfin/c_dsp32alu_rrpmmp_sft_x.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rrppmm.s | 0 .../{sim => }/bfin/c_dsp32alu_rrppmm_sft.s | 0 .../{sim => }/bfin/c_dsp32alu_rrppmm_sft_x.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_saa.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_sat_aa.S | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_search.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_sgn.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_a1a0.s | 0 .../{sim => }/bfin/c_dsp32mac_a1a0_iuw32.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_a1a0_m.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_i.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_ih.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_is.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_iu.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_m.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_s.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_t.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_tu.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_u.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_i.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_ih.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_is.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_iu.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_m.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_s.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_t.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_tu.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_u.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1a0.s | 0 .../{sim => }/bfin/c_dsp32mac_dr_a1a0_iutsh.s | 0 .../{sim => }/bfin/c_dsp32mac_dr_a1a0_m.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_mix.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a0.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a0_i.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a0_is.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a0_m.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a0_s.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a0_u.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a1_i.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a1_is.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a1_m.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a1_s.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a1_u.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a1a0.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a1a0_i.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a1a0_is.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a1a0_m.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a1a0_s.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a1a0_u.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_mix.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_i.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_ih.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_is.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_iu.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_m.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_m_i.s | 0 .../{sim => }/bfin/c_dsp32mult_dr_m_iutsh.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_m_s.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_m_t.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_m_u.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_mix.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_s.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_t.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_tu.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_u.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_pair.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_i.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_is.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_m.s | 0 .../{sim => }/bfin/c_dsp32mult_pair_m_i.s | 0 .../{sim => }/bfin/c_dsp32mult_pair_m_is.s | 0 .../{sim => }/bfin/c_dsp32mult_pair_m_s.s | 0 .../{sim => }/bfin/c_dsp32mult_pair_m_u.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_s.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_u.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_a0alr.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_af.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_af_s.s | 0 .../{sim => }/bfin/c_dsp32shift_ahalf_ln.s | 0 .../{sim => }/bfin/c_dsp32shift_ahalf_ln_s.s | 0 .../{sim => }/bfin/c_dsp32shift_ahalf_lp.s | 0 .../{sim => }/bfin/c_dsp32shift_ahalf_lp_s.s | 0 .../{sim => }/bfin/c_dsp32shift_ahalf_rn.s | 0 .../{sim => }/bfin/c_dsp32shift_ahalf_rn_s.s | 0 .../{sim => }/bfin/c_dsp32shift_ahalf_rp.s | 0 .../{sim => }/bfin/c_dsp32shift_ahalf_rp_s.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_ahh.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_ahh_s.s | 0 .../{sim => }/bfin/c_dsp32shift_align16.s | 0 .../{sim => }/bfin/c_dsp32shift_align24.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_align8.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_amix.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_bitmux.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_bxor.s | 0 .../{sim => }/bfin/c_dsp32shift_expadj_h.s | 0 .../{sim => }/bfin/c_dsp32shift_expadj_l.s | 0 .../{sim => }/bfin/c_dsp32shift_expadj_r.s | 0 .../{sim => }/bfin/c_dsp32shift_expexp_r.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_fdepx.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_fextx.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_lf.s | 0 .../{sim => }/bfin/c_dsp32shift_lhalf_ln.s | 0 .../{sim => }/bfin/c_dsp32shift_lhalf_lp.s | 0 .../{sim => }/bfin/c_dsp32shift_lhalf_rn.s | 0 .../{sim => }/bfin/c_dsp32shift_lhalf_rp.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_lhh.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_lmix.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_ones.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_pack.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_rot.s | 0 .../{sim => }/bfin/c_dsp32shift_rot_mix.s | 0 .../{sim => }/bfin/c_dsp32shift_signbits_r.s | 0 .../{sim => }/bfin/c_dsp32shift_signbits_rh.s | 0 .../{sim => }/bfin/c_dsp32shift_signbits_rl.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_vmax.s | 0 .../{sim => }/bfin/c_dsp32shift_vmaxvmax.s | 0 .../{sim => }/bfin/c_dsp32shiftim_a0alr.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shiftim_af.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shiftim_af_s.s | 0 .../{sim => }/bfin/c_dsp32shiftim_ahalf_ln.s | 0 .../{sim => }/bfin/c_dsp32shiftim_ahalf_ln_s.s | 0 .../{sim => }/bfin/c_dsp32shiftim_ahalf_lp.s | 0 .../{sim => }/bfin/c_dsp32shiftim_ahalf_lp_s.s | 0 .../{sim => }/bfin/c_dsp32shiftim_ahalf_rn.s | 0 .../{sim => }/bfin/c_dsp32shiftim_ahalf_rn_s.s | 0 .../{sim => }/bfin/c_dsp32shiftim_ahalf_rp.s | 0 .../{sim => }/bfin/c_dsp32shiftim_ahalf_rp_s.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shiftim_ahh.s | 0 .../{sim => }/bfin/c_dsp32shiftim_ahh_s.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shiftim_amix.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shiftim_lf.s | 0 .../{sim => }/bfin/c_dsp32shiftim_lhalf_ln.s | 0 .../{sim => }/bfin/c_dsp32shiftim_lhalf_lp.s | 0 .../{sim => }/bfin/c_dsp32shiftim_lhalf_rn.s | 0 .../{sim => }/bfin/c_dsp32shiftim_lhalf_rp.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shiftim_lhh.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shiftim_lmix.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shiftim_rot.s | 0 sim/testsuite/{sim => }/bfin/c_dspldst_ld_dr_i.s | 0 sim/testsuite/{sim => }/bfin/c_dspldst_ld_dr_ipp.s | 0 .../{sim => }/bfin/c_dspldst_ld_dr_ippm.s | 0 sim/testsuite/{sim => }/bfin/c_dspldst_ld_drhi_i.s | 0 .../{sim => }/bfin/c_dspldst_ld_drhi_ipp.s | 0 sim/testsuite/{sim => }/bfin/c_dspldst_ld_drlo_i.s | 0 .../{sim => }/bfin/c_dspldst_ld_drlo_ipp.s | 0 sim/testsuite/{sim => }/bfin/c_dspldst_st_dr_i.s | 0 sim/testsuite/{sim => }/bfin/c_dspldst_st_dr_ipp.s | 0 .../{sim => }/bfin/c_dspldst_st_dr_ippm.s | 0 sim/testsuite/{sim => }/bfin/c_dspldst_st_drhi_i.s | 0 .../{sim => }/bfin/c_dspldst_st_drhi_ipp.s | 0 sim/testsuite/{sim => }/bfin/c_dspldst_st_drlo_i.s | 0 .../{sim => }/bfin/c_dspldst_st_drlo_ipp.s | 0 sim/testsuite/{sim => }/bfin/c_except_illopcode.S | 0 sim/testsuite/{sim => }/bfin/c_except_sys_sstep.S | 0 sim/testsuite/{sim => }/bfin/c_except_user_mode.S | 0 sim/testsuite/{sim => }/bfin/c_interr_disable.S | 0 .../{sim => }/bfin/c_interr_disable_enable.S | 0 sim/testsuite/{sim => }/bfin/c_interr_excpt.S | 0 .../{sim => }/bfin/c_interr_loopsetup_stld.S | 0 sim/testsuite/{sim => }/bfin/c_interr_nested.S | 0 sim/testsuite/{sim => }/bfin/c_interr_nmi.S | 0 sim/testsuite/{sim => }/bfin/c_interr_pending.S | 0 sim/testsuite/{sim => }/bfin/c_interr_pending_2.S | 0 sim/testsuite/{sim => }/bfin/c_interr_timer.S | 0 .../{sim => }/bfin/c_interr_timer_reload.S | 0 .../{sim => }/bfin/c_interr_timer_tcount.S | 0 .../{sim => }/bfin/c_interr_timer_tscale.S | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_dreg.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_drhi.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_drlo.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_h_dr.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_h_ibml.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_h_pr.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_l_dr.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_l_ibml.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_l_pr.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_lz_dr.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_lz_ibml.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_lz_pr.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_lzhi_dr.s | 0 .../{sim => }/bfin/c_ldimmhalf_lzhi_ibml.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_lzhi_pr.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_pibml.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_b.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_h.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_mm.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_mm_b.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_mm_h.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_mm_xb.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_mm_xh.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_pp.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_pp_b.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_pp_h.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_pp_xb.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_pp_xh.s | 0 .../{sim => }/bfin/c_ldst_ld_d_p_ppmm_hbx.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_xb.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_xh.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_p_p.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_p_p_mm.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_p_p_pp.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_d.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_b.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_h.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_mm.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_mm_b.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_mm_h.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_pp.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_pp_b.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_pp_h.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_p.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_p_mm.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_p_pp.s | 0 sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_dr_b.s | 0 sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_dr_h.s | 0 sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_dr_xb.s | 0 sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_dr_xh.s | 0 sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_dreg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_preg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstidxl_st_dr_b.s | 0 sim/testsuite/{sim => }/bfin/c_ldstidxl_st_dr_h.s | 0 sim/testsuite/{sim => }/bfin/c_ldstidxl_st_dreg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstidxl_st_preg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstii_ld_dr_h.s | 0 sim/testsuite/{sim => }/bfin/c_ldstii_ld_dr_xh.s | 0 sim/testsuite/{sim => }/bfin/c_ldstii_ld_dreg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstii_ld_preg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstii_st_dr_h.s | 0 sim/testsuite/{sim => }/bfin/c_ldstii_st_dreg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstii_st_preg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstiifp_ld_dreg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstiifp_ld_preg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstiifp_st_dreg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstiifp_st_preg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstpmod_ld_dr_hi.s | 0 sim/testsuite/{sim => }/bfin/c_ldstpmod_ld_dr_lo.s | 0 sim/testsuite/{sim => }/bfin/c_ldstpmod_ld_dreg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstpmod_ld_h_xh.s | 0 sim/testsuite/{sim => }/bfin/c_ldstpmod_ld_lohi.s | 0 sim/testsuite/{sim => }/bfin/c_ldstpmod_st_dr_hi.s | 0 sim/testsuite/{sim => }/bfin/c_ldstpmod_st_dr_lo.s | 0 sim/testsuite/{sim => }/bfin/c_ldstpmod_st_dreg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstpmod_st_lohi.s | 0 sim/testsuite/{sim => }/bfin/c_linkage.s | 0 .../{sim => }/bfin/c_logi2op_alshft_mix.s | 0 .../{sim => }/bfin/c_logi2op_arith_shft.s | 0 sim/testsuite/{sim => }/bfin/c_logi2op_bitclr.s | 0 sim/testsuite/{sim => }/bfin/c_logi2op_bitset.s | 0 sim/testsuite/{sim => }/bfin/c_logi2op_bittgl.s | 0 sim/testsuite/{sim => }/bfin/c_logi2op_bittst.s | 0 .../{sim => }/bfin/c_logi2op_log_l_shft.s | 0 .../{sim => }/bfin/c_logi2op_log_l_shft_astat.S | 0 .../{sim => }/bfin/c_logi2op_log_r_shft.s | 0 .../{sim => }/bfin/c_logi2op_log_r_shft_astat.S | 0 sim/testsuite/{sim => }/bfin/c_logi2op_nbittst.s | 0 sim/testsuite/{sim => }/bfin/c_loopsetup_nested.s | 0 .../{sim => }/bfin/c_loopsetup_nested_bot.s | 0 .../{sim => }/bfin/c_loopsetup_nested_prelc.s | 0 .../{sim => }/bfin/c_loopsetup_nested_top.s | 0 sim/testsuite/{sim => }/bfin/c_loopsetup_overlap.s | 0 .../{sim => }/bfin/c_loopsetup_preg_div2_lc0.s | 0 .../{sim => }/bfin/c_loopsetup_preg_div2_lc1.s | 0 .../{sim => }/bfin/c_loopsetup_preg_lc0.s | 0 .../{sim => }/bfin/c_loopsetup_preg_lc1.s | 0 .../{sim => }/bfin/c_loopsetup_preg_stld.s | 0 sim/testsuite/{sim => }/bfin/c_loopsetup_prelc.s | 0 .../{sim => }/bfin/c_loopsetup_topbotcntr.s | 0 sim/testsuite/{sim => }/bfin/c_mmr_interr_ctl.s | 0 sim/testsuite/{sim => }/bfin/c_mmr_loop.S | 0 .../{sim => }/bfin/c_mmr_loop_user_except.S | 0 .../{sim => }/bfin/c_mmr_ppop_illegal_adr.S | 0 .../{sim => }/bfin/c_mmr_ppopm_illegal_adr.S | 0 sim/testsuite/{sim => }/bfin/c_mmr_timer.S | 0 sim/testsuite/{sim => }/bfin/c_mode_supervisor.S | 0 sim/testsuite/{sim => }/bfin/c_mode_user.S | 0 .../{sim => }/bfin/c_mode_user_superivsor.S | 0 .../{sim => }/bfin/c_multi_issue_dsp_ld_ld.s | 0 .../{sim => }/bfin/c_multi_issue_dsp_ldst_1.s | 0 .../{sim => }/bfin/c_multi_issue_dsp_ldst_2.s | 0 .../{sim => }/bfin/c_progctrl_call_pcpr.s | 0 sim/testsuite/{sim => }/bfin/c_progctrl_call_pr.s | 0 .../{sim => }/bfin/c_progctrl_clisti_interr.S | 0 .../{sim => }/bfin/c_progctrl_csync_mmr.S | 0 .../{sim => }/bfin/c_progctrl_except_rtx.S | 0 sim/testsuite/{sim => }/bfin/c_progctrl_excpt.S | 0 .../{sim => }/bfin/c_progctrl_jump_pcpr.s | 0 sim/testsuite/{sim => }/bfin/c_progctrl_jump_pr.s | 0 sim/testsuite/{sim => }/bfin/c_progctrl_nop.s | 0 .../{sim => }/bfin/c_progctrl_raise_rt_i_n.S | 0 sim/testsuite/{sim => }/bfin/c_progctrl_rts.s | 0 sim/testsuite/{sim => }/bfin/c_ptr2op_pr_neg_pr.s | 0 sim/testsuite/{sim => }/bfin/c_ptr2op_pr_sft_2_1.s | 0 .../{sim => }/bfin/c_ptr2op_pr_shadd_1_2.s | 0 .../{sim => }/bfin/c_pushpopmultiple_dp.s | 0 .../{sim => }/bfin/c_pushpopmultiple_dp_pair.s | 0 .../{sim => }/bfin/c_pushpopmultiple_dreg.s | 0 .../{sim => }/bfin/c_pushpopmultiple_preg.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_acc_acc.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_dag_lz_dep.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_dr_acc_acc.s | 0 .../{sim => }/bfin/c_regmv_dr_dep_nostall.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_dr_dr.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_dr_imlb.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_dr_pr.s | 0 .../{sim => }/bfin/c_regmv_imlb_dep_nostall.s | 0 .../{sim => }/bfin/c_regmv_imlb_dep_stall.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_imlb_dr.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_imlb_imlb.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_imlb_pr.s | 0 .../{sim => }/bfin/c_regmv_pr_dep_nostall.s | 0 .../{sim => }/bfin/c_regmv_pr_dep_stall.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_pr_dr.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_pr_imlb.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_pr_pr.s | 0 sim/testsuite/{sim => }/bfin/c_seq_ac_raise_mv.S | 0 .../{sim => }/bfin/c_seq_ac_raise_mv_ppop.S | 0 .../{sim => }/bfin/c_seq_ac_regmv_pushpop.S | 0 .../{sim => }/bfin/c_seq_dec_raise_pushpop.S | 0 .../{sim => }/bfin/c_seq_ex1_brcc_mv_pop.S | 0 .../{sim => }/bfin/c_seq_ex1_call_mv_pop.S | 0 sim/testsuite/{sim => }/bfin/c_seq_ex1_j_mv_pop.S | 0 .../{sim => }/bfin/c_seq_ex1_raise_brcc_mv_pop.S | 0 .../{sim => }/bfin/c_seq_ex1_raise_call_mv_pop.S | 0 .../{sim => }/bfin/c_seq_ex1_raise_j_mv_pop.S | 0 .../{sim => }/bfin/c_seq_ex2_brcc_mp_mv_pop.S | 0 sim/testsuite/{sim => }/bfin/c_seq_ex2_mmr_mvpop.S | 0 .../{sim => }/bfin/c_seq_ex2_mmrj_mvpop.S | 0 .../{sim => }/bfin/c_seq_ex2_raise_mmr_mvpop.S | 0 .../{sim => }/bfin/c_seq_ex2_raise_mmrj_mvpop.S | 0 .../{sim => }/bfin/c_seq_ex3_ls_brcc_mvp.S | 0 .../{sim => }/bfin/c_seq_ex3_ls_mmr_mvp.S | 0 .../{sim => }/bfin/c_seq_ex3_ls_mmrj_mvp.S | 0 .../{sim => }/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S | 0 .../{sim => }/bfin/c_seq_wb_cs_lsmmrj_mvp.S | 0 .../{sim => }/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S | 0 .../{sim => }/bfin/c_seq_wb_rti_lsmmrj_mvp.S | 0 .../{sim => }/bfin/c_seq_wb_rtn_lsmmrj_mvp.S | 0 .../{sim => }/bfin/c_seq_wb_rtx_lsmmrj_mvp.S | 0 sim/testsuite/{sim => }/bfin/c_ujump.s | 0 sim/testsuite/{sim => }/bfin/cc-alu.S | 0 sim/testsuite/{sim => }/bfin/cc-astat-bits.s | 0 sim/testsuite/{sim => }/bfin/cc0.s | 0 sim/testsuite/{sim => }/bfin/cc1.s | 0 sim/testsuite/{sim => }/bfin/cc5.S | 0 sim/testsuite/{sim => }/bfin/cec-exact-exception.S | 0 sim/testsuite/{sim => }/bfin/cec-ifetch.S | 0 sim/testsuite/{sim => }/bfin/cec-multi-pending.S | 0 sim/testsuite/{sim => }/bfin/cec-no-snen-reti.S | 0 .../{sim => }/bfin/cec-non-operating-env.s | 0 sim/testsuite/{sim => }/bfin/cec-raise-reti.S | 0 sim/testsuite/{sim => }/bfin/cec-snen-reti.S | 0 sim/testsuite/{sim => }/bfin/cec-syscfg-ssstep.S | 0 sim/testsuite/{sim => }/bfin/cec-system-call.S | 0 sim/testsuite/{sim => }/bfin/cir.s | 0 sim/testsuite/{sim => }/bfin/cir1.s | 0 sim/testsuite/{sim => }/bfin/cli-sti.s | 0 sim/testsuite/{sim => }/bfin/cmpacc.s | 0 sim/testsuite/{sim => }/bfin/cmpdreg.S | 0 sim/testsuite/{sim => }/bfin/compare.s | 0 sim/testsuite/{sim => }/bfin/conv_enc_gen.s | 0 sim/testsuite/{sim => }/bfin/cycles.s | 0 sim/testsuite/{sim => }/bfin/d0.s | 0 sim/testsuite/{sim => }/bfin/d1.s | 0 sim/testsuite/{sim => }/bfin/d2.s | 0 .../{sim => }/bfin/dbg_brprd_ntkn_src_kill.S | 0 .../{sim => }/bfin/dbg_brtkn_nprd_src_kill.S | 0 sim/testsuite/{sim => }/bfin/dbg_jmp_src_kill.S | 0 sim/testsuite/{sim => }/bfin/dbg_tr_basic.S | 0 sim/testsuite/{sim => }/bfin/dbg_tr_simplejp.S | 0 sim/testsuite/{sim => }/bfin/dbg_tr_tbuf0.S | 0 sim/testsuite/{sim => }/bfin/dbg_tr_umode.S | 0 .../{sim => }/bfin/disalnexcpt_implicit.S | 0 sim/testsuite/{sim => }/bfin/div0.s | 0 sim/testsuite/{sim => }/bfin/divq.s | 0 sim/testsuite/{sim => }/bfin/dotproduct.s | 0 sim/testsuite/{sim => }/bfin/dotproduct2.s | 0 sim/testsuite/{sim => }/bfin/double_prec_mult.s | 0 sim/testsuite/{sim => }/bfin/dsp_a4.s | 0 sim/testsuite/{sim => }/bfin/dsp_a7.s | 0 sim/testsuite/{sim => }/bfin/dsp_a8.s | 0 sim/testsuite/{sim => }/bfin/dsp_d0.s | 0 sim/testsuite/{sim => }/bfin/dsp_d1.s | 0 sim/testsuite/{sim => }/bfin/dsp_neg.S | 0 sim/testsuite/{sim => }/bfin/dsp_s1.s | 0 sim/testsuite/{sim => }/bfin/e0.s | 0 sim/testsuite/{sim => }/bfin/edn_snafu.s | 0 sim/testsuite/{sim => }/bfin/eu_dsp32mac_s.s | 0 sim/testsuite/{sim => }/bfin/events.s | 0 sim/testsuite/{sim => }/bfin/f221.s | 0 sim/testsuite/{sim => }/bfin/fact.s | 0 sim/testsuite/{sim => }/bfin/fir.s | 0 sim/testsuite/{sim => }/bfin/fsm.s | 0 sim/testsuite/{sim => }/bfin/greg2.s | 0 sim/testsuite/{sim => }/bfin/hwloop-bits.S | 0 sim/testsuite/{sim => }/bfin/hwloop-branch-in.s | 0 sim/testsuite/{sim => }/bfin/hwloop-branch-out.s | 0 sim/testsuite/{sim => }/bfin/hwloop-lt-bits.s | 0 sim/testsuite/{sim => }/bfin/hwloop-nested.s | 0 sim/testsuite/{sim => }/bfin/i0.s | 0 sim/testsuite/{sim => }/bfin/iir.s | 0 sim/testsuite/{sim => }/bfin/issue103.s | 0 sim/testsuite/{sim => }/bfin/issue109.s | 0 sim/testsuite/{sim => }/bfin/issue112.s | 0 sim/testsuite/{sim => }/bfin/issue113.s | 0 sim/testsuite/{sim => }/bfin/issue117.s | 0 sim/testsuite/{sim => }/bfin/issue118.s | 0 sim/testsuite/{sim => }/bfin/issue119.s | 0 sim/testsuite/{sim => }/bfin/issue121.s | 0 sim/testsuite/{sim => }/bfin/issue123.s | 0 sim/testsuite/{sim => }/bfin/issue124.s | 0 sim/testsuite/{sim => }/bfin/issue125.s | 0 sim/testsuite/{sim => }/bfin/issue126.s | 0 sim/testsuite/{sim => }/bfin/issue127.s | 0 sim/testsuite/{sim => }/bfin/issue129.s | 0 sim/testsuite/{sim => }/bfin/issue139.S | 0 sim/testsuite/{sim => }/bfin/issue140.S | 0 sim/testsuite/{sim => }/bfin/issue142.s | 0 sim/testsuite/{sim => }/bfin/issue144.s | 0 sim/testsuite/{sim => }/bfin/issue146.S | 0 sim/testsuite/{sim => }/bfin/issue175.s | 0 sim/testsuite/{sim => }/bfin/issue205.s | 0 sim/testsuite/{sim => }/bfin/issue257.s | 0 sim/testsuite/{sim => }/bfin/issue272.S | 0 sim/testsuite/{sim => }/bfin/issue83.s | 0 sim/testsuite/{sim => }/bfin/issue89.s | 0 sim/testsuite/{sim => }/bfin/l0.s | 0 sim/testsuite/{sim => }/bfin/l0shift.s | 0 sim/testsuite/{sim => }/bfin/l2_loop.s | 0 sim/testsuite/{sim => }/bfin/link-2.s | 0 sim/testsuite/{sim => }/bfin/link.s | 0 sim/testsuite/{sim => }/bfin/lmu_cplb_multiple0.S | 0 sim/testsuite/{sim => }/bfin/lmu_cplb_multiple1.S | 0 sim/testsuite/{sim => }/bfin/lmu_excpt_align.S | 0 sim/testsuite/{sim => }/bfin/lmu_excpt_default.S | 0 sim/testsuite/{sim => }/bfin/lmu_excpt_illaddr.S | 0 sim/testsuite/{sim => }/bfin/lmu_excpt_prot0.S | 0 sim/testsuite/{sim => }/bfin/lmu_excpt_prot1.S | 0 sim/testsuite/{sim => }/bfin/load.s | 0 sim/testsuite/{sim => }/bfin/logic.s | 0 sim/testsuite/{sim => }/bfin/loop_snafu.s | 0 sim/testsuite/{sim => }/bfin/loop_strncpy.s | 0 sim/testsuite/{sim => }/bfin/lp0.s | 0 sim/testsuite/{sim => }/bfin/lp1.s | 0 sim/testsuite/{sim => }/bfin/lsetup.s | 0 sim/testsuite/{sim => }/bfin/m0boundary.s | 0 sim/testsuite/{sim => }/bfin/m1.S | 0 sim/testsuite/{sim => }/bfin/m10.s | 0 sim/testsuite/{sim => }/bfin/m11.s | 0 sim/testsuite/{sim => }/bfin/m12.s | 0 sim/testsuite/{sim => }/bfin/m13.s | 0 sim/testsuite/{sim => }/bfin/m14.s | 0 sim/testsuite/{sim => }/bfin/m15.s | 0 sim/testsuite/{sim => }/bfin/m16.s | 0 sim/testsuite/{sim => }/bfin/m17.s | 0 sim/testsuite/{sim => }/bfin/m2.s | 0 sim/testsuite/{sim => }/bfin/m3.s | 0 sim/testsuite/{sim => }/bfin/m4.s | 0 sim/testsuite/{sim => }/bfin/m5.s | 0 sim/testsuite/{sim => }/bfin/m6.s | 0 sim/testsuite/{sim => }/bfin/m7.s | 0 sim/testsuite/{sim => }/bfin/m8.s | 0 sim/testsuite/{sim => }/bfin/m9.s | 0 sim/testsuite/{sim => }/bfin/mac2halfreg.S | 0 sim/testsuite/{sim => }/bfin/math.s | 0 sim/testsuite/{sim => }/bfin/max_min_flags.s | 0 sim/testsuite/{sim => }/bfin/mc_s2.s | 0 .../{sim => }/bfin/mdma-32bit-1d-neg-count.c | 0 sim/testsuite/{sim => }/bfin/mdma-32bit-1d.c | 0 .../{sim => }/bfin/mdma-8bit-1d-neg-count.c | 0 sim/testsuite/{sim => }/bfin/mdma-8bit-1d.c | 0 sim/testsuite/{sim => }/bfin/mdma-skel.h | 0 sim/testsuite/{sim => }/bfin/mem3.s | 0 sim/testsuite/{sim => }/bfin/mmr-exception.s | 0 sim/testsuite/{sim => }/bfin/move.s | 0 sim/testsuite/{sim => }/bfin/msa_acp_5.10.S | 0 sim/testsuite/{sim => }/bfin/msa_acp_5.12_1.S | 0 sim/testsuite/{sim => }/bfin/msa_acp_5.12_2.S | 0 sim/testsuite/{sim => }/bfin/msa_acp_5_10.s | 0 sim/testsuite/{sim => }/bfin/mult.s | 0 sim/testsuite/{sim => }/bfin/neg-2.S | 0 sim/testsuite/{sim => }/bfin/neg-3.S | 0 sim/testsuite/{sim => }/bfin/neg.S | 0 sim/testsuite/{sim => }/bfin/nshift.s | 0 sim/testsuite/{sim => }/bfin/pr.s | 0 sim/testsuite/{sim => }/bfin/push-pop-multiple.s | 0 sim/testsuite/{sim => }/bfin/push-pop.s | 0 sim/testsuite/{sim => }/bfin/pushpopreg_1.s | 0 sim/testsuite/{sim => }/bfin/quadaddsub.s | 0 sim/testsuite/{sim => }/bfin/random_0001.s | 0 sim/testsuite/{sim => }/bfin/random_0002.S | 0 sim/testsuite/{sim => }/bfin/random_0003.S | 0 sim/testsuite/{sim => }/bfin/random_0004.S | 0 sim/testsuite/{sim => }/bfin/random_0005.S | 0 sim/testsuite/{sim => }/bfin/random_0006.S | 0 sim/testsuite/{sim => }/bfin/random_0007.S | 0 sim/testsuite/{sim => }/bfin/random_0008.S | 0 sim/testsuite/{sim => }/bfin/random_0009.S | 0 sim/testsuite/{sim => }/bfin/random_0010.S | 0 sim/testsuite/{sim => }/bfin/random_0011.S | 0 sim/testsuite/{sim => }/bfin/random_0012.S | 0 sim/testsuite/{sim => }/bfin/random_0013.S | 0 sim/testsuite/{sim => }/bfin/random_0014.S | 0 sim/testsuite/{sim => }/bfin/random_0015.S | 0 sim/testsuite/{sim => }/bfin/random_0016.S | 0 sim/testsuite/{sim => }/bfin/random_0017.S | 0 sim/testsuite/{sim => }/bfin/random_0018.S | 0 sim/testsuite/{sim => }/bfin/random_0019.S | 0 sim/testsuite/{sim => }/bfin/random_0020.S | 0 sim/testsuite/{sim => }/bfin/random_0021.S | 0 sim/testsuite/{sim => }/bfin/random_0022.S | 0 sim/testsuite/{sim => }/bfin/random_0023.S | 0 sim/testsuite/{sim => }/bfin/random_0024.S | 0 sim/testsuite/{sim => }/bfin/random_0025.S | 0 sim/testsuite/{sim => }/bfin/random_0026.S | 0 sim/testsuite/{sim => }/bfin/random_0027.S | 0 sim/testsuite/{sim => }/bfin/random_0028.S | 0 sim/testsuite/{sim => }/bfin/random_0029.S | 0 sim/testsuite/{sim => }/bfin/random_0030.S | 0 sim/testsuite/{sim => }/bfin/random_0031.S | 0 sim/testsuite/{sim => }/bfin/random_0032.S | 0 sim/testsuite/{sim => }/bfin/random_0033.S | 0 sim/testsuite/{sim => }/bfin/random_0034.S | 0 sim/testsuite/{sim => }/bfin/random_0035.S | 0 sim/testsuite/{sim => }/bfin/random_0036.S | 0 sim/testsuite/{sim => }/bfin/random_0037.S | 0 sim/testsuite/{sim => }/bfin/run-tests.sh | 0 sim/testsuite/{sim => }/bfin/s0.s | 0 sim/testsuite/{sim => }/bfin/s1.s | 0 sim/testsuite/{sim => }/bfin/s10.s | 0 sim/testsuite/{sim => }/bfin/s11.s | 0 sim/testsuite/{sim => }/bfin/s12.s | 0 sim/testsuite/{sim => }/bfin/s13.s | 0 sim/testsuite/{sim => }/bfin/s14.s | 0 sim/testsuite/{sim => }/bfin/s15.s | 0 sim/testsuite/{sim => }/bfin/s16.s | 0 sim/testsuite/{sim => }/bfin/s17.s | 0 sim/testsuite/{sim => }/bfin/s18.s | 0 sim/testsuite/{sim => }/bfin/s19.s | 0 sim/testsuite/{sim => }/bfin/s2.s | 0 sim/testsuite/{sim => }/bfin/s20.s | 0 sim/testsuite/bfin/s21.s | 297 + sim/testsuite/{sim => }/bfin/s3.s | 0 sim/testsuite/{sim => }/bfin/s30.s | 0 sim/testsuite/{sim => }/bfin/s4.s | 0 sim/testsuite/{sim => }/bfin/s5.s | 0 sim/testsuite/{sim => }/bfin/s6.s | 0 sim/testsuite/{sim => }/bfin/s7.s | 0 sim/testsuite/{sim => }/bfin/s8.s | 0 sim/testsuite/{sim => }/bfin/s9.s | 0 sim/testsuite/{sim => }/bfin/saatest.s | 0 sim/testsuite/{sim => }/bfin/se_all16bitopcodes.S | 0 sim/testsuite/{sim => }/bfin/se_all32bitopcodes.S | 0 .../{sim => }/bfin/se_all32bitopcodes.lds | 0 .../{sim => }/bfin/se_all64bitg0opcodes.S | 0 .../{sim => }/bfin/se_all64bitg1opcodes.S | 0 .../{sim => }/bfin/se_all64bitg2opcodes.S | 0 sim/testsuite/{sim => }/bfin/se_allopcodes.h | 0 sim/testsuite/{sim => }/bfin/se_brtarget_stall.S | 0 sim/testsuite/{sim => }/bfin/se_bug_ui.S | 0 sim/testsuite/{sim => }/bfin/se_bug_ui2.S | 0 sim/testsuite/{sim => }/bfin/se_bug_ui3.S | 0 sim/testsuite/{sim => }/bfin/se_cc2stat_haz.S | 0 sim/testsuite/{sim => }/bfin/se_cc_kill.S | 0 sim/testsuite/{sim => }/bfin/se_cof.S | 0 sim/testsuite/{sim => }/bfin/se_event_quad.S | 0 .../{sim => }/bfin/se_excpt_dagprotviol.S | 0 sim/testsuite/{sim => }/bfin/se_excpt_ifprotviol.S | 0 sim/testsuite/{sim => }/bfin/se_excpt_ssstep.S | 0 .../{sim => }/bfin/se_illegalcombination.S | 0 sim/testsuite/{sim => }/bfin/se_kill_wbbr.S | 0 sim/testsuite/{sim => }/bfin/se_kills2.S | 0 sim/testsuite/{sim => }/bfin/se_loop_disable.S | 0 sim/testsuite/{sim => }/bfin/se_loop_kill.S | 0 sim/testsuite/{sim => }/bfin/se_loop_kill_01.S | 0 sim/testsuite/{sim => }/bfin/se_loop_kill_dcr.S | 0 sim/testsuite/{sim => }/bfin/se_loop_kill_dcr_01.S | 0 sim/testsuite/{sim => }/bfin/se_loop_lr.S | 0 sim/testsuite/{sim => }/bfin/se_loop_mv2lb_stall.S | 0 sim/testsuite/{sim => }/bfin/se_loop_mv2lc.S | 0 sim/testsuite/{sim => }/bfin/se_loop_mv2lc_stall.S | 0 sim/testsuite/{sim => }/bfin/se_loop_mv2lt_stall.S | 0 sim/testsuite/{sim => }/bfin/se_loop_nest_ppm.S | 0 sim/testsuite/{sim => }/bfin/se_loop_nest_ppm_1.S | 0 sim/testsuite/{sim => }/bfin/se_loop_nest_ppm_2.S | 0 sim/testsuite/{sim => }/bfin/se_loop_ppm.S | 0 sim/testsuite/{sim => }/bfin/se_loop_ppm_1.S | 0 sim/testsuite/{sim => }/bfin/se_loop_ppm_int.S | 0 sim/testsuite/{sim => }/bfin/se_lsetup_kill.S | 0 sim/testsuite/{sim => }/bfin/se_misaligned_fetch.S | 0 sim/testsuite/{sim => }/bfin/se_more_ret_haz.S | 0 sim/testsuite/{sim => }/bfin/se_mv2lp.S | 0 sim/testsuite/{sim => }/bfin/se_oneins_zoff.S | 0 sim/testsuite/{sim => }/bfin/se_popkill.S | 0 sim/testsuite/{sim => }/bfin/se_regmv_usp_sysreg.S | 0 sim/testsuite/{sim => }/bfin/se_rets_hazard.s | 0 sim/testsuite/{sim => }/bfin/se_rts_rti.S | 0 .../{sim => }/bfin/se_ssstep_dagprotviol.S | 0 sim/testsuite/{sim => }/bfin/se_ssync.S | 0 sim/testsuite/{sim => }/bfin/se_stall_if2.S | 0 .../{sim => }/bfin/se_undefinedinstruction1.S | 0 .../{sim => }/bfin/se_undefinedinstruction2.S | 0 .../{sim => }/bfin/se_undefinedinstruction3.S | 0 .../{sim => }/bfin/se_undefinedinstruction4.S | 0 .../{sim => }/bfin/se_usermode_protviol.S | 0 sim/testsuite/{sim => }/bfin/seqstat.s | 0 sim/testsuite/{sim => }/bfin/sign.s | 0 sim/testsuite/{sim => }/bfin/simple0.s | 0 sim/testsuite/{sim => }/bfin/sri.s | 0 sim/testsuite/{sim => }/bfin/stk.s | 0 sim/testsuite/{sim => }/bfin/stk2.s | 0 sim/testsuite/{sim => }/bfin/stk3.s | 0 sim/testsuite/{sim => }/bfin/stk4.s | 0 sim/testsuite/{sim => }/bfin/stk5.s | 0 sim/testsuite/{sim => }/bfin/stk6.s | 0 sim/testsuite/{sim => }/bfin/syscfg.s | 0 sim/testsuite/{sim => }/bfin/tar10622.s | 0 sim/testsuite/{sim => }/bfin/test-dma.h | 0 sim/testsuite/{sim => }/bfin/test.h | 0 sim/testsuite/{sim => }/bfin/testset.s | 0 sim/testsuite/{sim => }/bfin/testset2.s | 0 sim/testsuite/{sim => }/bfin/testutils.inc | 0 sim/testsuite/{sim => }/bfin/unlink.S | 0 sim/testsuite/{sim => }/bfin/up0.s | 0 sim/testsuite/{sim => }/bfin/usp.S | 0 sim/testsuite/{sim => }/bfin/vec-abs-2.S | 0 sim/testsuite/{sim => }/bfin/vec-abs-3.S | 0 sim/testsuite/{sim => }/bfin/vec-abs.S | 0 sim/testsuite/{sim => }/bfin/vec-neg-2.S | 0 sim/testsuite/{sim => }/bfin/vec-neg-3.S | 0 sim/testsuite/{sim => }/bfin/vec-neg.S | 0 sim/testsuite/{sim => }/bfin/vecadd.s | 0 sim/testsuite/{sim => }/bfin/vit_max.s | 0 sim/testsuite/{sim => }/bfin/vit_max2.s | 0 sim/testsuite/{sim => }/bfin/viterbi2.s | 0 sim/testsuite/{sim => }/bfin/wtf.s | 0 sim/testsuite/{sim => }/bfin/x1.s | 0 sim/testsuite/{sim => }/bfin/zcall.s | 0 sim/testsuite/{sim => }/bfin/zeroflagrnd.s | 0 sim/testsuite/bpf/ChangeLog | 20 + sim/testsuite/{sim => }/bpf/allinsn.exp | 0 sim/testsuite/{sim => }/bpf/alu.s | 0 sim/testsuite/{sim => }/bpf/alu32.s | 0 sim/testsuite/{sim => }/bpf/endbe.s | 0 sim/testsuite/{sim => }/bpf/endle.s | 0 sim/testsuite/{sim => }/bpf/jmp.s | 0 sim/testsuite/{sim => }/bpf/jmp32.s | 0 sim/testsuite/{sim => }/bpf/ldabs.s | 0 sim/testsuite/{sim => }/bpf/mem.s | 0 sim/testsuite/{sim => }/bpf/mov.s | 0 sim/testsuite/{sim => }/bpf/testutils.inc | 0 sim/testsuite/{sim => }/bpf/xadd.s | 0 sim/testsuite/common/alu-tst.c | 7 +- sim/testsuite/common/bits-gen.c | 25 +- sim/testsuite/common/bits-tst.c | 39 +- sim/testsuite/configure | 3267 ---- sim/testsuite/configure.ac | 32 - sim/testsuite/{sim => }/cr16/ChangeLog | 0 sim/testsuite/{sim => }/cr16/addb.cgs | 0 sim/testsuite/{sim => }/cr16/addd.cgs | 0 sim/testsuite/{sim => }/cr16/addi.cgs | 0 sim/testsuite/{sim => }/cr16/addw.cgs | 0 sim/testsuite/{sim => }/cr16/allinsn.exp | 0 sim/testsuite/{sim => }/cr16/andb.cgs | 0 sim/testsuite/{sim => }/cr16/andd.cgs | 0 sim/testsuite/{sim => }/cr16/andw.cgs | 0 sim/testsuite/{sim => }/cr16/ashub.cgs | 0 sim/testsuite/{sim => }/cr16/ashub_i.cgs | 0 sim/testsuite/{sim => }/cr16/ashud.cgs | 0 sim/testsuite/{sim => }/cr16/ashud_i.cgs | 0 sim/testsuite/{sim => }/cr16/ashuw.cgs | 0 sim/testsuite/{sim => }/cr16/ashuw_i.cgs | 0 sim/testsuite/{sim => }/cr16/bal1_24.cgs | 0 sim/testsuite/{sim => }/cr16/bal2_24.cgs | 0 sim/testsuite/{sim => }/cr16/bcc.cgs | 0 sim/testsuite/{sim => }/cr16/bcs.cgs | 0 sim/testsuite/{sim => }/cr16/beq.cgs | 0 sim/testsuite/{sim => }/cr16/beq0b.cgs | 0 sim/testsuite/{sim => }/cr16/beq0w.cgs | 0 sim/testsuite/{sim => }/cr16/bge.cgs | 0 sim/testsuite/{sim => }/cr16/bgt.cgs | 0 sim/testsuite/{sim => }/cr16/bhi.cgs | 0 sim/testsuite/{sim => }/cr16/bhs.cgs | 0 sim/testsuite/{sim => }/cr16/bht.cgs | 0 sim/testsuite/{sim => }/cr16/blo.cgs | 0 sim/testsuite/{sim => }/cr16/bls.cgs | 0 sim/testsuite/{sim => }/cr16/blt.cgs | 0 sim/testsuite/{sim => }/cr16/bne.cgs | 0 sim/testsuite/{sim => }/cr16/bne0b.cgs | 0 sim/testsuite/{sim => }/cr16/bne0w.cgs | 0 sim/testsuite/{sim => }/cr16/br.cgs | 0 sim/testsuite/{sim => }/cr16/cbitb.cgs | 0 sim/testsuite/{sim => }/cr16/cbitw.cgs | 0 sim/testsuite/{sim => }/cr16/cmpb.cgs | 0 sim/testsuite/{sim => }/cr16/cmpb_i.cgs | 0 sim/testsuite/{sim => }/cr16/cmpd.cgs | 0 sim/testsuite/{sim => }/cr16/cmpd_i.cgs | 0 sim/testsuite/{sim => }/cr16/cmpi.cgs | 0 sim/testsuite/{sim => }/cr16/cmpw.cgs | 0 sim/testsuite/{sim => }/cr16/cmpw_i.cgs | 0 sim/testsuite/{sim => }/cr16/excp.cgs | 0 sim/testsuite/{sim => }/cr16/hello.ms | 0 sim/testsuite/{sim => }/cr16/hw-trap.ms | 0 sim/testsuite/{sim => }/cr16/jal.cgs | 0 sim/testsuite/{sim => }/cr16/jcc.cgs | 0 sim/testsuite/{sim => }/cr16/jcs.cgs | 0 sim/testsuite/{sim => }/cr16/jeq.cgs | 0 sim/testsuite/{sim => }/cr16/jfc.cgs | 0 sim/testsuite/{sim => }/cr16/jfs.cgs | 0 sim/testsuite/{sim => }/cr16/jge.cgs | 0 sim/testsuite/{sim => }/cr16/jgt.cgs | 0 sim/testsuite/{sim => }/cr16/jhi.cgs | 0 sim/testsuite/{sim => }/cr16/jhs.cgs | 0 sim/testsuite/{sim => }/cr16/jlo.cgs | 0 sim/testsuite/{sim => }/cr16/jls.cgs | 0 sim/testsuite/{sim => }/cr16/jlt.cgs | 0 sim/testsuite/{sim => }/cr16/jne.cgs | 0 sim/testsuite/{sim => }/cr16/jump.cgs | 0 sim/testsuite/{sim => }/cr16/loadb.cgs | 0 sim/testsuite/{sim => }/cr16/loadd.cgs | 0 sim/testsuite/{sim => }/cr16/loadm.cgs | 0 sim/testsuite/{sim => }/cr16/loadmp.cgs | 0 sim/testsuite/{sim => }/cr16/loadw.cgs | 0 sim/testsuite/{sim => }/cr16/lpr-spr.cgs | 0 sim/testsuite/{sim => }/cr16/lprd-sprd.cgs | 0 sim/testsuite/{sim => }/cr16/lshb.cgs | 0 sim/testsuite/{sim => }/cr16/lshb_i.cgs | 0 sim/testsuite/{sim => }/cr16/lshd.cgs | 0 sim/testsuite/{sim => }/cr16/lshd_i.cgs | 0 sim/testsuite/{sim => }/cr16/lshw.cgs | 0 sim/testsuite/{sim => }/cr16/lshw_i.cgs | 0 sim/testsuite/{sim => }/cr16/macqw.cgs | 0 sim/testsuite/{sim => }/cr16/macsw.cgs | 0 sim/testsuite/{sim => }/cr16/macuw.cgs | 0 sim/testsuite/{sim => }/cr16/misc.exp | 0 sim/testsuite/{sim => }/cr16/movb.cgs | 0 sim/testsuite/{sim => }/cr16/movd.cgs | 0 sim/testsuite/{sim => }/cr16/movw.cgs | 0 sim/testsuite/{sim => }/cr16/movxb.cgs | 0 sim/testsuite/{sim => }/cr16/movxw.cgs | 0 sim/testsuite/{sim => }/cr16/movzb.cgs | 0 sim/testsuite/{sim => }/cr16/movzw.cgs | 0 sim/testsuite/{sim => }/cr16/mulb.cgs | 0 sim/testsuite/{sim => }/cr16/mulsb.cgs | 0 sim/testsuite/{sim => }/cr16/mulsw.cgs | 0 sim/testsuite/{sim => }/cr16/muluw.cgs | 0 sim/testsuite/{sim => }/cr16/mulw.cgs | 0 sim/testsuite/{sim => }/cr16/nop.cgs | 0 sim/testsuite/{sim => }/cr16/orb.cgs | 0 sim/testsuite/{sim => }/cr16/ord.cgs | 0 sim/testsuite/{sim => }/cr16/orw.cgs | 0 sim/testsuite/{sim => }/cr16/pop1.cgs | 0 sim/testsuite/{sim => }/cr16/pop2.cgs | 0 sim/testsuite/{sim => }/cr16/pop3.cgs | 0 sim/testsuite/{sim => }/cr16/popret1.cgs | 0 sim/testsuite/{sim => }/cr16/popret2.cgs | 0 sim/testsuite/{sim => }/cr16/popret3.cgs | 0 sim/testsuite/{sim => }/cr16/push1.cgs | 0 sim/testsuite/{sim => }/cr16/push2.cgs | 0 sim/testsuite/{sim => }/cr16/push3.cgs | 0 sim/testsuite/{sim => }/cr16/sbitb.cgs | 0 sim/testsuite/{sim => }/cr16/sbitw.cgs | 0 sim/testsuite/{sim => }/cr16/scc.cgs | 0 sim/testsuite/{sim => }/cr16/scs.cgs | 0 sim/testsuite/{sim => }/cr16/seq.cgs | 0 sim/testsuite/{sim => }/cr16/sfc.cgs | 0 sim/testsuite/{sim => }/cr16/sfs.cgs | 0 sim/testsuite/{sim => }/cr16/sge.cgs | 0 sim/testsuite/{sim => }/cr16/sgt.cgs | 0 sim/testsuite/{sim => }/cr16/shi.cgs | 0 sim/testsuite/{sim => }/cr16/shs.cgs | 0 sim/testsuite/{sim => }/cr16/slo.cgs | 0 sim/testsuite/{sim => }/cr16/sls.cgs | 0 sim/testsuite/{sim => }/cr16/slt.cgs | 0 sim/testsuite/{sim => }/cr16/sne.cgs | 0 sim/testsuite/{sim => }/cr16/storb.cgs | 0 sim/testsuite/{sim => }/cr16/stord.cgs | 0 sim/testsuite/{sim => }/cr16/storw.cgs | 0 sim/testsuite/{sim => }/cr16/subb.cgs | 0 sim/testsuite/{sim => }/cr16/subd.cgs | 0 sim/testsuite/{sim => }/cr16/subi.cgs | 0 sim/testsuite/{sim => }/cr16/subw.cgs | 0 sim/testsuite/{sim => }/cr16/tbit.cgs | 0 sim/testsuite/{sim => }/cr16/tbitb.cgs | 0 sim/testsuite/{sim => }/cr16/tbitw.cgs | 0 sim/testsuite/{sim => }/cr16/testutils.inc | 0 sim/testsuite/{sim => }/cr16/uread16.ms | 0 sim/testsuite/{sim => }/cr16/uread32.ms | 0 sim/testsuite/{sim => }/cr16/xorb.cgs | 0 sim/testsuite/{sim => }/cr16/xord.cgs | 0 sim/testsuite/{sim => }/cr16/xorw.cgs | 0 sim/testsuite/cris/ChangeLog | 204 + sim/testsuite/{sim => }/cris/asm/abs.ms | 0 sim/testsuite/{sim => }/cris/asm/addc.ms | 0 sim/testsuite/{sim => }/cris/asm/addcpc.ms | 0 sim/testsuite/{sim => }/cris/asm/addcv32c.ms | 0 sim/testsuite/{sim => }/cris/asm/addcv32m.ms | 0 sim/testsuite/{sim => }/cris/asm/addcv32r.ms | 0 sim/testsuite/{sim => }/cris/asm/addi.ms | 0 sim/testsuite/{sim => }/cris/asm/addiv32.ms | 0 sim/testsuite/{sim => }/cris/asm/addm.ms | 0 sim/testsuite/{sim => }/cris/asm/addoc.ms | 0 sim/testsuite/{sim => }/cris/asm/addom.ms | 0 sim/testsuite/{sim => }/cris/asm/addoq.ms | 0 sim/testsuite/{sim => }/cris/asm/addq.ms | 0 sim/testsuite/{sim => }/cris/asm/addqpc.ms | 0 sim/testsuite/{sim => }/cris/asm/addr.ms | 0 sim/testsuite/{sim => }/cris/asm/addswpc.ms | 0 sim/testsuite/{sim => }/cris/asm/addxc.ms | 0 sim/testsuite/{sim => }/cris/asm/addxm.ms | 0 sim/testsuite/{sim => }/cris/asm/addxr.ms | 0 sim/testsuite/{sim => }/cris/asm/andc.ms | 0 sim/testsuite/{sim => }/cris/asm/andm.ms | 0 sim/testsuite/{sim => }/cris/asm/andq.ms | 0 sim/testsuite/{sim => }/cris/asm/andr.ms | 0 sim/testsuite/{sim => }/cris/asm/asm.exp | 0 sim/testsuite/{sim => }/cris/asm/asr.ms | 0 sim/testsuite/{sim => }/cris/asm/ba.ms | 0 sim/testsuite/{sim => }/cris/asm/badarch1.ms | 0 sim/testsuite/{sim => }/cris/asm/bare1.ms | 0 sim/testsuite/{sim => }/cris/asm/bare2.ms | 0 sim/testsuite/{sim => }/cris/asm/bare3.ms | 0 sim/testsuite/{sim => }/cris/asm/bas.ms | 0 sim/testsuite/{sim => }/cris/asm/bccb.ms | 0 sim/testsuite/{sim => }/cris/asm/bdapc.ms | 0 sim/testsuite/{sim => }/cris/asm/bdapm.ms | 0 sim/testsuite/{sim => }/cris/asm/bdapq.ms | 0 sim/testsuite/{sim => }/cris/asm/bdapqpc.ms | 0 sim/testsuite/{sim => }/cris/asm/biap.ms | 0 sim/testsuite/{sim => }/cris/asm/boundc.ms | 0 sim/testsuite/{sim => }/cris/asm/boundm.ms | 0 sim/testsuite/{sim => }/cris/asm/boundmv32.ms | 0 sim/testsuite/{sim => }/cris/asm/boundr.ms | 0 sim/testsuite/{sim => }/cris/asm/break.ms | 0 sim/testsuite/{sim => }/cris/asm/btst.ms | 0 sim/testsuite/{sim => }/cris/asm/ccr-v10.ms | 0 sim/testsuite/{sim => }/cris/asm/ccs-v32.ms | 0 sim/testsuite/{sim => }/cris/asm/clearfv10.ms | 0 sim/testsuite/{sim => }/cris/asm/clearfv32.ms | 0 sim/testsuite/{sim => }/cris/asm/clrjmp1.ms | 0 sim/testsuite/{sim => }/cris/asm/cmpc.ms | 0 sim/testsuite/{sim => }/cris/asm/cmpm.ms | 0 sim/testsuite/{sim => }/cris/asm/cmpq.ms | 0 sim/testsuite/{sim => }/cris/asm/cmpr.ms | 0 sim/testsuite/{sim => }/cris/asm/cmpxc.ms | 0 sim/testsuite/{sim => }/cris/asm/cmpxm.ms | 0 sim/testsuite/{sim => }/cris/asm/dflags.ms | 0 sim/testsuite/{sim => }/cris/asm/dip.ms | 0 sim/testsuite/{sim => }/cris/asm/dstep.ms | 0 sim/testsuite/{sim => }/cris/asm/fidxd.ms | 0 sim/testsuite/{sim => }/cris/asm/fidxi.ms | 0 sim/testsuite/{sim => }/cris/asm/ftagd.ms | 0 sim/testsuite/{sim => }/cris/asm/ftagi.ms | 0 sim/testsuite/{sim => }/cris/asm/halt.ms | 0 sim/testsuite/{sim => }/cris/asm/io1.ms | 0 sim/testsuite/{sim => }/cris/asm/io2.ms | 0 sim/testsuite/{sim => }/cris/asm/io3.ms | 0 sim/testsuite/{sim => }/cris/asm/io4.ms | 0 sim/testsuite/{sim => }/cris/asm/io5.ms | 0 sim/testsuite/{sim => }/cris/asm/io6.ms | 0 sim/testsuite/{sim => }/cris/asm/io7.ms | 0 sim/testsuite/{sim => }/cris/asm/io8.ms | 0 sim/testsuite/{sim => }/cris/asm/io9.ms | 0 sim/testsuite/{sim => }/cris/asm/jsr.ms | 0 sim/testsuite/{sim => }/cris/asm/jsrmv10.ms | 0 sim/testsuite/{sim => }/cris/asm/jumpmp.ms | 0 sim/testsuite/{sim => }/cris/asm/jumppv32.ms | 0 sim/testsuite/{sim => }/cris/asm/lapc.ms | 0 sim/testsuite/{sim => }/cris/asm/lsl.ms | 0 sim/testsuite/{sim => }/cris/asm/lsr.ms | 0 sim/testsuite/{sim => }/cris/asm/lz.ms | 0 sim/testsuite/{sim => }/cris/asm/mcp.ms | 0 sim/testsuite/{sim => }/cris/asm/movdelsr1.ms | 0 sim/testsuite/{sim => }/cris/asm/movecpc.ms | 0 sim/testsuite/{sim => }/cris/asm/movecr.ms | 0 sim/testsuite/{sim => }/cris/asm/movecrt10.ms | 0 sim/testsuite/{sim => }/cris/asm/movecrt32.ms | 0 sim/testsuite/{sim => }/cris/asm/movect10.ms | 0 sim/testsuite/{sim => }/cris/asm/movei.ms | 0 sim/testsuite/{sim => }/cris/asm/movempc.ms | 0 sim/testsuite/{sim => }/cris/asm/movemr.ms | 0 sim/testsuite/{sim => }/cris/asm/movemrv10.ms | 0 sim/testsuite/{sim => }/cris/asm/movemrv32.ms | 0 sim/testsuite/{sim => }/cris/asm/movepcb.ms | 0 sim/testsuite/{sim => }/cris/asm/movepcd.ms | 0 sim/testsuite/{sim => }/cris/asm/movepcw.ms | 0 sim/testsuite/{sim => }/cris/asm/moveq.ms | 0 sim/testsuite/{sim => }/cris/asm/moveqpc.ms | 0 sim/testsuite/{sim => }/cris/asm/mover.ms | 0 sim/testsuite/{sim => }/cris/asm/moverbpc.ms | 0 sim/testsuite/{sim => }/cris/asm/moverdpc.ms | 0 sim/testsuite/{sim => }/cris/asm/moverm.ms | 0 sim/testsuite/{sim => }/cris/asm/moverpcb.ms | 0 sim/testsuite/{sim => }/cris/asm/moverpcd.ms | 0 sim/testsuite/{sim => }/cris/asm/moverpcw.ms | 0 sim/testsuite/{sim => }/cris/asm/moverwpc.ms | 0 sim/testsuite/{sim => }/cris/asm/movesmp.ms | 0 sim/testsuite/{sim => }/cris/asm/movmp.ms | 0 sim/testsuite/{sim => }/cris/asm/movmp8.ms | 0 sim/testsuite/{sim => }/cris/asm/movpmv10.ms | 0 sim/testsuite/{sim => }/cris/asm/movpmv32.ms | 0 sim/testsuite/{sim => }/cris/asm/movppc.ms | 0 sim/testsuite/{sim => }/cris/asm/movpr.ms | 0 sim/testsuite/{sim => }/cris/asm/movprv10.ms | 0 sim/testsuite/{sim => }/cris/asm/movprv32.ms | 0 sim/testsuite/{sim => }/cris/asm/movrss.ms | 0 sim/testsuite/{sim => }/cris/asm/movscpc.ms | 0 sim/testsuite/{sim => }/cris/asm/movscr.ms | 0 sim/testsuite/{sim => }/cris/asm/movsm.ms | 0 sim/testsuite/{sim => }/cris/asm/movsmpc.ms | 0 sim/testsuite/{sim => }/cris/asm/movsr.ms | 0 sim/testsuite/{sim => }/cris/asm/movsrpc.ms | 0 sim/testsuite/{sim => }/cris/asm/movssr.ms | 0 sim/testsuite/{sim => }/cris/asm/movucpc.ms | 0 sim/testsuite/{sim => }/cris/asm/movucr.ms | 0 sim/testsuite/{sim => }/cris/asm/movum.ms | 0 sim/testsuite/{sim => }/cris/asm/movumpc.ms | 0 sim/testsuite/{sim => }/cris/asm/movur.ms | 0 sim/testsuite/{sim => }/cris/asm/movurpc.ms | 0 sim/testsuite/{sim => }/cris/asm/mstep.ms | 0 sim/testsuite/{sim => }/cris/asm/msteppc1.ms | 0 sim/testsuite/{sim => }/cris/asm/msteppc2.ms | 0 sim/testsuite/{sim => }/cris/asm/msteppc3.ms | 0 sim/testsuite/{sim => }/cris/asm/mulv10.ms | 0 sim/testsuite/{sim => }/cris/asm/mulv32.ms | 0 sim/testsuite/{sim => }/cris/asm/mulx.ms | 0 sim/testsuite/{sim => }/cris/asm/neg.ms | 0 sim/testsuite/{sim => }/cris/asm/nonvcv32.ms | 0 sim/testsuite/{sim => }/cris/asm/nopv10t.ms | 0 sim/testsuite/{sim => }/cris/asm/nopv32t.ms | 0 sim/testsuite/{sim => }/cris/asm/nopv32t2.ms | 0 sim/testsuite/{sim => }/cris/asm/nopv32t3.ms | 0 sim/testsuite/{sim => }/cris/asm/nopv32t4.ms | 0 sim/testsuite/{sim => }/cris/asm/not.ms | 0 sim/testsuite/{sim => }/cris/asm/op3.ms | 0 sim/testsuite/{sim => }/cris/asm/opterr1.ms | 0 sim/testsuite/{sim => }/cris/asm/opterr2.ms | 0 sim/testsuite/{sim => }/cris/asm/opterr3.ms | 0 sim/testsuite/{sim => }/cris/asm/opterr4.ms | 0 sim/testsuite/{sim => }/cris/asm/opterr5.ms | 0 sim/testsuite/{sim => }/cris/asm/option1.ms | 0 sim/testsuite/{sim => }/cris/asm/option2.ms | 0 sim/testsuite/{sim => }/cris/asm/option3.ms | 0 sim/testsuite/{sim => }/cris/asm/option4.ms | 0 sim/testsuite/{sim => }/cris/asm/orc.ms | 0 sim/testsuite/{sim => }/cris/asm/orm.ms | 0 sim/testsuite/{sim => }/cris/asm/orq.ms | 0 sim/testsuite/{sim => }/cris/asm/orr.ms | 0 sim/testsuite/{sim => }/cris/asm/pcplus.ms | 0 sim/testsuite/{sim => }/cris/asm/pid1.ms | 0 sim/testsuite/{sim => }/cris/asm/raw1.ms | 0 sim/testsuite/{sim => }/cris/asm/raw10.ms | 0 sim/testsuite/{sim => }/cris/asm/raw11.ms | 0 sim/testsuite/{sim => }/cris/asm/raw12.ms | 0 sim/testsuite/{sim => }/cris/asm/raw13.ms | 0 sim/testsuite/{sim => }/cris/asm/raw14.ms | 0 sim/testsuite/{sim => }/cris/asm/raw15.ms | 0 sim/testsuite/{sim => }/cris/asm/raw16.ms | 0 sim/testsuite/{sim => }/cris/asm/raw17.ms | 0 sim/testsuite/{sim => }/cris/asm/raw2.ms | 0 sim/testsuite/{sim => }/cris/asm/raw3.ms | 0 sim/testsuite/{sim => }/cris/asm/raw4.ms | 0 sim/testsuite/{sim => }/cris/asm/raw5.ms | 0 sim/testsuite/{sim => }/cris/asm/raw6.ms | 0 sim/testsuite/{sim => }/cris/asm/raw7.ms | 0 sim/testsuite/{sim => }/cris/asm/raw8.ms | 0 sim/testsuite/{sim => }/cris/asm/raw9.ms | 0 sim/testsuite/{sim => }/cris/asm/ret.ms | 0 sim/testsuite/{sim => }/cris/asm/rfe.ms | 0 sim/testsuite/{sim => }/cris/asm/rfg.ms | 0 sim/testsuite/{sim => }/cris/asm/rfn.ms | 0 sim/testsuite/{sim => }/cris/asm/sbfs.ms | 0 sim/testsuite/{sim => }/cris/asm/scc.ms | 0 sim/testsuite/{sim => }/cris/asm/sfe.ms | 0 sim/testsuite/{sim => }/cris/asm/subc.ms | 0 sim/testsuite/{sim => }/cris/asm/subm.ms | 0 sim/testsuite/{sim => }/cris/asm/subq.ms | 0 sim/testsuite/{sim => }/cris/asm/subqpc.ms | 0 sim/testsuite/{sim => }/cris/asm/subr.ms | 0 sim/testsuite/{sim => }/cris/asm/subxc.ms | 0 sim/testsuite/{sim => }/cris/asm/subxm.ms | 0 sim/testsuite/{sim => }/cris/asm/subxr.ms | 0 sim/testsuite/{sim => }/cris/asm/swap.ms | 0 sim/testsuite/{sim => }/cris/asm/tb.ms | 0 sim/testsuite/{sim => }/cris/asm/test.ms | 0 sim/testsuite/{sim => }/cris/asm/testutils.inc | 0 sim/testsuite/{sim => }/cris/asm/tjmpsrv32-2.ms | 0 sim/testsuite/{sim => }/cris/asm/tjmpsrv32.ms | 0 sim/testsuite/{sim => }/cris/asm/tjsrcv10.ms | 0 sim/testsuite/{sim => }/cris/asm/tjsrcv32.ms | 0 sim/testsuite/{sim => }/cris/asm/tmemv10.ms | 0 sim/testsuite/{sim => }/cris/asm/tmemv32.ms | 0 sim/testsuite/{sim => }/cris/asm/tmulv10.ms | 0 sim/testsuite/{sim => }/cris/asm/tmulv32.ms | 0 sim/testsuite/{sim => }/cris/asm/tmvm1.ms | 0 sim/testsuite/{sim => }/cris/asm/tmvm2.ms | 0 sim/testsuite/{sim => }/cris/asm/tmvmrv10.ms | 0 sim/testsuite/{sim => }/cris/asm/tmvmrv32.ms | 0 sim/testsuite/{sim => }/cris/asm/tmvrmv10.ms | 0 sim/testsuite/{sim => }/cris/asm/tmvrmv32.ms | 0 sim/testsuite/{sim => }/cris/asm/user.ms | 0 sim/testsuite/{sim => }/cris/asm/x0-v10.ms | 0 sim/testsuite/{sim => }/cris/asm/x0-v32.ms | 0 sim/testsuite/{sim => }/cris/asm/x1-v10.ms | 0 sim/testsuite/{sim => }/cris/asm/x1-v32.ms | 0 sim/testsuite/{sim => }/cris/asm/x10-v10.ms | 0 sim/testsuite/{sim => }/cris/asm/x2-v10.ms | 0 sim/testsuite/{sim => }/cris/asm/x2-v32.ms | 0 sim/testsuite/{sim => }/cris/asm/x3-v10.ms | 0 sim/testsuite/{sim => }/cris/asm/x3-v32.ms | 0 sim/testsuite/{sim => }/cris/asm/x4-v32.ms | 0 sim/testsuite/{sim => }/cris/asm/x5-v10.ms | 0 sim/testsuite/{sim => }/cris/asm/x5-v32.ms | 0 sim/testsuite/{sim => }/cris/asm/x6-v10.ms | 0 sim/testsuite/{sim => }/cris/asm/x6-v32.ms | 0 sim/testsuite/{sim => }/cris/asm/x7-v10.ms | 0 sim/testsuite/{sim => }/cris/asm/x7-v32.ms | 0 sim/testsuite/{sim => }/cris/asm/x8-v10.ms | 0 sim/testsuite/{sim => }/cris/asm/x9-v10.ms | 0 sim/testsuite/{sim => }/cris/asm/xor.ms | 0 sim/testsuite/{sim => }/cris/c/access1.c | 0 sim/testsuite/{sim => }/cris/c/append1.c | 0 sim/testsuite/{sim => }/cris/c/badldso1.c | 0 sim/testsuite/{sim => }/cris/c/badldso2.c | 0 sim/testsuite/{sim => }/cris/c/badldso3.c | 0 sim/testsuite/cris/c/c.exp | 253 + sim/testsuite/{sim => }/cris/c/clone1.c | 0 sim/testsuite/{sim => }/cris/c/clone2.c | 0 sim/testsuite/{sim => }/cris/c/clone3.c | 0 sim/testsuite/{sim => }/cris/c/clone4.c | 0 sim/testsuite/{sim => }/cris/c/clone5.c | 0 sim/testsuite/{sim => }/cris/c/clone6.c | 0 sim/testsuite/{sim => }/cris/c/ex1.c | 0 sim/testsuite/{sim => }/cris/c/exitg1.c | 0 sim/testsuite/{sim => }/cris/c/exitg2.c | 0 sim/testsuite/{sim => }/cris/c/fcntl1.c | 0 sim/testsuite/{sim => }/cris/c/fcntl2.c | 0 sim/testsuite/{sim => }/cris/c/fdopen1.c | 0 sim/testsuite/{sim => }/cris/c/fdopen2.c | 0 sim/testsuite/{sim => }/cris/c/freopen1.c | 0 sim/testsuite/{sim => }/cris/c/freopen2.c | 0 sim/testsuite/{sim => }/cris/c/ftruncate1.c | 0 sim/testsuite/{sim => }/cris/c/ftruncate2.c | 0 sim/testsuite/{sim => }/cris/c/getcwd1.c | 0 sim/testsuite/{sim => }/cris/c/gettod.c | 0 sim/testsuite/{sim => }/cris/c/hello.c | 0 sim/testsuite/cris/c/helloaout.c | 14 + sim/testsuite/{sim => }/cris/c/hellodyn.c | 0 sim/testsuite/{sim => }/cris/c/hellodyn2.c | 0 sim/testsuite/{sim => }/cris/c/hellodyn3.c | 0 sim/testsuite/{sim => }/cris/c/kill1.c | 0 sim/testsuite/cris/c/kill2.c | 18 + sim/testsuite/{sim => }/cris/c/kill3.c | 0 sim/testsuite/{sim => }/cris/c/mapbrk.c | 0 sim/testsuite/{sim => }/cris/c/mmap1.c | 0 sim/testsuite/{sim => }/cris/c/mmap2.c | 0 sim/testsuite/{sim => }/cris/c/mmap3.c | 0 sim/testsuite/{sim => }/cris/c/mmap4.c | 0 sim/testsuite/{sim => }/cris/c/mmap5.c | 0 sim/testsuite/{sim => }/cris/c/mmap6.c | 0 sim/testsuite/{sim => }/cris/c/mmap7.c | 0 sim/testsuite/{sim => }/cris/c/mmap8.c | 0 sim/testsuite/{sim => }/cris/c/mprotect1.c | 0 sim/testsuite/{sim => }/cris/c/mprotect2.c | 0 sim/testsuite/{sim => }/cris/c/mremap.c | 0 sim/testsuite/cris/c/openpf1.c | 38 + sim/testsuite/cris/c/openpf2.c | 16 + sim/testsuite/{sim => }/cris/c/openpf3.c | 0 sim/testsuite/{sim => }/cris/c/openpf4.c | 0 sim/testsuite/{sim => }/cris/c/openpf5.c | 0 sim/testsuite/cris/c/pipe1.c | 48 + sim/testsuite/{sim => }/cris/c/pipe2.c | 0 sim/testsuite/{sim => }/cris/c/pipe3.c | 0 sim/testsuite/{sim => }/cris/c/pipe4.c | 0 sim/testsuite/{sim => }/cris/c/pipe5.c | 0 sim/testsuite/{sim => }/cris/c/pipe6.c | 0 sim/testsuite/{sim => }/cris/c/pipe7.c | 0 sim/testsuite/{sim => }/cris/c/readlink1.c | 0 sim/testsuite/{sim => }/cris/c/readlink10.c | 0 sim/testsuite/{sim => }/cris/c/readlink11.c | 0 sim/testsuite/{sim => }/cris/c/readlink2.c | 0 sim/testsuite/{sim => }/cris/c/readlink3.c | 0 sim/testsuite/cris/c/readlink4.c | 62 + sim/testsuite/{sim => }/cris/c/readlink5.c | 0 sim/testsuite/{sim => }/cris/c/readlink6.c | 0 sim/testsuite/{sim => }/cris/c/readlink7.c | 0 sim/testsuite/{sim => }/cris/c/readlink8.c | 0 sim/testsuite/{sim => }/cris/c/readlink9.c | 0 sim/testsuite/{sim => }/cris/c/rename2.c | 0 sim/testsuite/{sim => }/cris/c/rtsigprocmask1.c | 0 sim/testsuite/{sim => }/cris/c/rtsigprocmask2.c | 0 sim/testsuite/{sim => }/cris/c/rtsigsuspend1.c | 0 sim/testsuite/{sim => }/cris/c/rtsigsuspend2.c | 0 sim/testsuite/cris/c/sched1.c | 16 + sim/testsuite/cris/c/sched2.c | 20 + sim/testsuite/cris/c/sched3.c | 25 + sim/testsuite/cris/c/sched4.c | 25 + sim/testsuite/{sim => }/cris/c/sched5.c | 0 sim/testsuite/{sim => }/cris/c/sched6.c | 0 sim/testsuite/{sim => }/cris/c/sched7.c | 0 sim/testsuite/{sim => }/cris/c/sched8.c | 0 sim/testsuite/{sim => }/cris/c/sched9.c | 0 sim/testsuite/{sim => }/cris/c/seek1.c | 0 sim/testsuite/{sim => }/cris/c/seek2.c | 0 sim/testsuite/{sim => }/cris/c/seek3.c | 0 sim/testsuite/{sim => }/cris/c/seek4.c | 0 sim/testsuite/{sim => }/cris/c/setrlimit1.c | 0 sim/testsuite/{sim => }/cris/c/settls1.c | 0 sim/testsuite/{sim => }/cris/c/sig1.c | 0 sim/testsuite/{sim => }/cris/c/sig10.c | 0 sim/testsuite/{sim => }/cris/c/sig11.c | 0 sim/testsuite/{sim => }/cris/c/sig12.c | 0 sim/testsuite/{sim => }/cris/c/sig13.c | 0 sim/testsuite/{sim => }/cris/c/sig2.c | 0 sim/testsuite/{sim => }/cris/c/sig3.c | 0 sim/testsuite/{sim => }/cris/c/sig4.c | 0 sim/testsuite/cris/c/sig5.c | 18 + sim/testsuite/{sim => }/cris/c/sig6.c | 0 sim/testsuite/{sim => }/cris/c/sig7.c | 0 sim/testsuite/cris/c/sig8.c | 21 + sim/testsuite/{sim => }/cris/c/sig9.c | 0 sim/testsuite/{sim => }/cris/c/sigreturn1.c | 0 sim/testsuite/{sim => }/cris/c/sigreturn2.c | 0 sim/testsuite/{sim => }/cris/c/sigreturn3.c | 0 sim/testsuite/{sim => }/cris/c/sigreturn4.c | 0 sim/testsuite/{sim => }/cris/c/sjlj.c | 0 sim/testsuite/{sim => }/cris/c/sock1.c | 0 sim/testsuite/{sim => }/cris/c/stat1.c | 0 sim/testsuite/{sim => }/cris/c/stat2.c | 0 sim/testsuite/{sim => }/cris/c/stat3.c | 0 sim/testsuite/{sim => }/cris/c/stat4.c | 0 sim/testsuite/{sim => }/cris/c/stat5.c | 0 sim/testsuite/{sim => }/cris/c/stat7.c | 0 sim/testsuite/{sim => }/cris/c/stat8.c | 0 sim/testsuite/{sim => }/cris/c/syscall1.c | 0 sim/testsuite/{sim => }/cris/c/syscall2.c | 0 sim/testsuite/{sim => }/cris/c/syscall3.c | 0 sim/testsuite/{sim => }/cris/c/syscall4.c | 0 sim/testsuite/{sim => }/cris/c/syscall5.c | 0 sim/testsuite/{sim => }/cris/c/syscall6.c | 0 sim/testsuite/{sim => }/cris/c/syscall7.c | 0 sim/testsuite/{sim => }/cris/c/syscall8.c | 0 sim/testsuite/{sim => }/cris/c/sysctl1.c | 0 sim/testsuite/{sim => }/cris/c/sysctl2.c | 0 sim/testsuite/{sim => }/cris/c/sysctl3.c | 0 sim/testsuite/{sim => }/cris/c/thread2.c | 0 sim/testsuite/{sim => }/cris/c/thread3.c | 0 sim/testsuite/{sim => }/cris/c/thread4.c | 0 sim/testsuite/{sim => }/cris/c/thread5.c | 0 sim/testsuite/{sim => }/cris/c/time1.c | 0 sim/testsuite/{sim => }/cris/c/time2.c | 0 sim/testsuite/{sim => }/cris/c/truncate1.c | 0 sim/testsuite/{sim => }/cris/c/truncate2.c | 0 sim/testsuite/{sim => }/cris/c/ugetrlimit1.c | 0 sim/testsuite/{sim => }/cris/c/uname1.c | 0 sim/testsuite/{sim => }/cris/c/writev1.c | 0 sim/testsuite/{sim => }/cris/c/writev2.c | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/host1.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq1.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq2.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq3.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq4.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq5.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq6.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/mbox1.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/mem1.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/mem2.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/poll1.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/quit.s | 0 sim/testsuite/cris/hw/rv-n-cris/rvc.exp | 249 + sim/testsuite/{sim => }/cris/hw/rv-n-cris/std.dev | 0 .../{sim => }/cris/hw/rv-n-cris/testutils.inc | 0 .../{sim => }/cris/hw/rv-n-cris/trivial1.ms | 0 .../{sim => }/cris/hw/rv-n-cris/trivial2.ms | 0 .../{sim => }/cris/hw/rv-n-cris/trivial3.ms | 0 .../{sim => }/cris/hw/rv-n-cris/trivial4.ms | 0 .../{sim => }/cris/hw/rv-n-cris/trivial4.r | 0 .../{sim => }/cris/hw/rv-n-cris/trivial5.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/wd1.ms | 0 sim/testsuite/d10v-elf/ChangeLog | 139 - sim/testsuite/d10v-elf/Makefile.in | 180 - sim/testsuite/d10v-elf/configure | 2984 ---- sim/testsuite/d10v-elf/configure.ac | 18 - sim/testsuite/d10v-elf/exit47.s | 4 - sim/testsuite/d10v-elf/hello.s | 5 - sim/testsuite/d10v-elf/loop.s | 6 - sim/testsuite/d10v-elf/t-ae-ld-d.s | 13 - sim/testsuite/d10v-elf/t-ae-ld-i.s | 16 - sim/testsuite/d10v-elf/t-ae-ld-id.s | 15 - sim/testsuite/d10v-elf/t-ae-ld-im.s | 16 - sim/testsuite/d10v-elf/t-ae-ld-ip.s | 16 - sim/testsuite/d10v-elf/t-ae-ld2w-d.s | 13 - sim/testsuite/d10v-elf/t-ae-ld2w-i.s | 16 - sim/testsuite/d10v-elf/t-ae-ld2w-id.s | 14 - sim/testsuite/d10v-elf/t-ae-ld2w-im.s | 16 - sim/testsuite/d10v-elf/t-ae-ld2w-ip.s | 16 - sim/testsuite/d10v-elf/t-ae-st-d.s | 13 - sim/testsuite/d10v-elf/t-ae-st-i.s | 16 - sim/testsuite/d10v-elf/t-ae-st-id.s | 14 - sim/testsuite/d10v-elf/t-ae-st-im.s | 16 - sim/testsuite/d10v-elf/t-ae-st-ip.s | 16 - sim/testsuite/d10v-elf/t-ae-st-is.s | 16 - sim/testsuite/d10v-elf/t-ae-st2w-d.s | 13 - sim/testsuite/d10v-elf/t-ae-st2w-i.s | 16 - sim/testsuite/d10v-elf/t-ae-st2w-id.s | 14 - sim/testsuite/d10v-elf/t-ae-st2w-im.s | 16 - sim/testsuite/d10v-elf/t-ae-st2w-ip.s | 16 - sim/testsuite/d10v-elf/t-ae-st2w-is.s | 16 - sim/testsuite/d10v-elf/t-dbt.s | 33 - sim/testsuite/d10v-elf/t-ld-st.s | 32 - sim/testsuite/d10v-elf/t-mac.s | 71 - sim/testsuite/d10v-elf/t-macros.i | 233 - sim/testsuite/d10v-elf/t-mod-ld-pre.s | 126 - sim/testsuite/d10v-elf/t-msbu.s | 28 - sim/testsuite/d10v-elf/t-mulxu.s | 28 - sim/testsuite/d10v-elf/t-mvtac.s | 19 - sim/testsuite/d10v-elf/t-mvtc.s | 129 - sim/testsuite/d10v-elf/t-rac.s | 16 - sim/testsuite/d10v-elf/t-rachi.s | 28 - sim/testsuite/d10v-elf/t-rdt.s | 18 - sim/testsuite/d10v-elf/t-rep.s | 45 - sim/testsuite/d10v-elf/t-rie-xx.s | 12 - sim/testsuite/d10v-elf/t-rte.s | 18 - sim/testsuite/d10v-elf/t-sac.s | 23 - sim/testsuite/d10v-elf/t-sachi.s | 22 - sim/testsuite/d10v-elf/t-sadd.s | 38 - sim/testsuite/d10v-elf/t-slae.s | 39 - sim/testsuite/d10v-elf/t-sp.s | 17 - sim/testsuite/d10v-elf/t-sub.s | 42 - sim/testsuite/d10v-elf/t-sub2w.s | 57 - sim/testsuite/d10v-elf/t-subi.s | 39 - sim/testsuite/d10v-elf/t-trap.s | 5 - sim/testsuite/d10v/ChangeLog | 144 + sim/testsuite/d10v/allinsn.exp | 17 + sim/testsuite/d10v/exit47.s | 8 + sim/testsuite/d10v/hello.s | 8 + sim/testsuite/d10v/t-ae-ld-d.s | 17 + sim/testsuite/d10v/t-ae-ld-i.s | 20 + sim/testsuite/d10v/t-ae-ld-id.s | 19 + sim/testsuite/d10v/t-ae-ld-im.s | 20 + sim/testsuite/d10v/t-ae-ld-ip.s | 20 + sim/testsuite/d10v/t-ae-ld2w-d.s | 17 + sim/testsuite/d10v/t-ae-ld2w-i.s | 20 + sim/testsuite/d10v/t-ae-ld2w-id.s | 18 + sim/testsuite/d10v/t-ae-ld2w-im.s | 20 + sim/testsuite/d10v/t-ae-ld2w-ip.s | 20 + sim/testsuite/d10v/t-ae-st-d.s | 17 + sim/testsuite/d10v/t-ae-st-i.s | 20 + sim/testsuite/d10v/t-ae-st-id.s | 18 + sim/testsuite/d10v/t-ae-st-im.s | 20 + sim/testsuite/d10v/t-ae-st-ip.s | 20 + sim/testsuite/d10v/t-ae-st-is.s | 20 + sim/testsuite/d10v/t-ae-st2w-d.s | 17 + sim/testsuite/d10v/t-ae-st2w-i.s | 20 + sim/testsuite/d10v/t-ae-st2w-id.s | 18 + sim/testsuite/d10v/t-ae-st2w-im.s | 20 + sim/testsuite/d10v/t-ae-st2w-ip.s | 20 + sim/testsuite/d10v/t-ae-st2w-is.s | 20 + sim/testsuite/d10v/t-dbt.s | 38 + sim/testsuite/d10v/t-ld-st.s | 36 + sim/testsuite/d10v/t-mac.s | 75 + sim/testsuite/d10v/t-macros.i | 235 + sim/testsuite/d10v/t-mod-ld-pre.s | 126 + sim/testsuite/d10v/t-msbu.s | 32 + sim/testsuite/d10v/t-mulxu.s | 32 + sim/testsuite/d10v/t-mvtac.s | 23 + sim/testsuite/d10v/t-mvtc.s | 134 + sim/testsuite/d10v/t-rac.s | 20 + sim/testsuite/d10v/t-rachi.s | 32 + sim/testsuite/d10v/t-rdt.s | 23 + sim/testsuite/d10v/t-rep.s | 49 + sim/testsuite/d10v/t-rie-xx.s | 16 + sim/testsuite/d10v/t-rte.s | 22 + sim/testsuite/d10v/t-sac.s | 27 + sim/testsuite/d10v/t-sachi.s | 26 + sim/testsuite/d10v/t-sadd.s | 42 + sim/testsuite/d10v/t-slae.s | 43 + sim/testsuite/d10v/t-sp.s | 21 + sim/testsuite/d10v/t-sub.s | 46 + sim/testsuite/d10v/t-sub2w.s | 61 + sim/testsuite/d10v/t-subi.s | 43 + sim/testsuite/d10v/t-trap.s | 10 + sim/testsuite/frv-elf/ChangeLog | 48 - sim/testsuite/frv-elf/Makefile.in | 158 - sim/testsuite/frv-elf/cache.s | 164 - sim/testsuite/frv-elf/configure | 2984 ---- sim/testsuite/frv-elf/configure.ac | 18 - sim/testsuite/frv-elf/exit47.s | 5 - sim/testsuite/frv-elf/grloop.s | 10 - sim/testsuite/frv-elf/hello.s | 16 - sim/testsuite/frv-elf/loop.s | 2 - sim/testsuite/frv/ChangeLog | 82 + sim/testsuite/{sim => }/frv/add.cgs | 0 sim/testsuite/{sim => }/frv/add.pcgs | 0 sim/testsuite/{sim => }/frv/addcc.cgs | 0 sim/testsuite/{sim => }/frv/addi.cgs | 0 sim/testsuite/{sim => }/frv/addicc.cgs | 0 sim/testsuite/{sim => }/frv/addx.cgs | 0 sim/testsuite/{sim => }/frv/addxcc.cgs | 0 sim/testsuite/{sim => }/frv/addxi.cgs | 0 sim/testsuite/{sim => }/frv/addxicc.cgs | 0 sim/testsuite/{sim => }/frv/allinsn.exp | 0 sim/testsuite/{sim => }/frv/and.cgs | 0 sim/testsuite/{sim => }/frv/andcc.cgs | 0 sim/testsuite/{sim => }/frv/andcr.cgs | 0 sim/testsuite/{sim => }/frv/andi.cgs | 0 sim/testsuite/{sim => }/frv/andicc.cgs | 0 sim/testsuite/{sim => }/frv/andncr.cgs | 0 sim/testsuite/{sim => }/frv/bar.cgs | 0 sim/testsuite/{sim => }/frv/bc.cgs | 0 sim/testsuite/{sim => }/frv/bcclr.cgs | 0 sim/testsuite/{sim => }/frv/bceqlr.cgs | 0 sim/testsuite/{sim => }/frv/bcgelr.cgs | 0 sim/testsuite/{sim => }/frv/bcgtlr.cgs | 0 sim/testsuite/{sim => }/frv/bchilr.cgs | 0 sim/testsuite/{sim => }/frv/bclelr.cgs | 0 sim/testsuite/{sim => }/frv/bclr.cgs | 0 sim/testsuite/{sim => }/frv/bclslr.cgs | 0 sim/testsuite/{sim => }/frv/bcltlr.cgs | 0 sim/testsuite/{sim => }/frv/bcnclr.cgs | 0 sim/testsuite/{sim => }/frv/bcnelr.cgs | 0 sim/testsuite/{sim => }/frv/bcnlr.cgs | 0 sim/testsuite/{sim => }/frv/bcnolr.cgs | 0 sim/testsuite/{sim => }/frv/bcnvlr.cgs | 0 sim/testsuite/{sim => }/frv/bcplr.cgs | 0 sim/testsuite/{sim => }/frv/bcralr.cgs | 0 sim/testsuite/{sim => }/frv/bctrlr.cgs | 0 sim/testsuite/{sim => }/frv/bcvlr.cgs | 0 sim/testsuite/{sim => }/frv/beq.cgs | 0 sim/testsuite/{sim => }/frv/beqlr.cgs | 0 sim/testsuite/{sim => }/frv/bge.cgs | 0 sim/testsuite/{sim => }/frv/bgelr.cgs | 0 sim/testsuite/{sim => }/frv/bgt.cgs | 0 sim/testsuite/{sim => }/frv/bgtlr.cgs | 0 sim/testsuite/{sim => }/frv/bhi.cgs | 0 sim/testsuite/{sim => }/frv/bhilr.cgs | 0 sim/testsuite/{sim => }/frv/ble.cgs | 0 sim/testsuite/{sim => }/frv/blelr.cgs | 0 sim/testsuite/{sim => }/frv/bls.cgs | 0 sim/testsuite/{sim => }/frv/blslr.cgs | 0 sim/testsuite/{sim => }/frv/blt.cgs | 0 sim/testsuite/{sim => }/frv/bltlr.cgs | 0 sim/testsuite/{sim => }/frv/bn.cgs | 0 sim/testsuite/{sim => }/frv/bnc.cgs | 0 sim/testsuite/{sim => }/frv/bnclr.cgs | 0 sim/testsuite/{sim => }/frv/bne.cgs | 0 sim/testsuite/{sim => }/frv/bnelr.cgs | 0 sim/testsuite/{sim => }/frv/bnlr.cgs | 0 sim/testsuite/{sim => }/frv/bno.cgs | 0 sim/testsuite/{sim => }/frv/bnolr.cgs | 0 sim/testsuite/{sim => }/frv/bnv.cgs | 0 sim/testsuite/{sim => }/frv/bnvlr.cgs | 0 sim/testsuite/{sim => }/frv/bp.cgs | 0 sim/testsuite/{sim => }/frv/bplr.cgs | 0 sim/testsuite/{sim => }/frv/bra.cgs | 0 sim/testsuite/{sim => }/frv/bralr.cgs | 0 sim/testsuite/{sim => }/frv/branch.pcgs | 0 sim/testsuite/{sim => }/frv/break.cgs | 0 sim/testsuite/{sim => }/frv/bv.cgs | 0 sim/testsuite/{sim => }/frv/bvlr.cgs | 0 sim/testsuite/frv/cache.ms | 168 + sim/testsuite/{sim => }/frv/cadd.cgs | 0 sim/testsuite/{sim => }/frv/caddcc.cgs | 0 sim/testsuite/{sim => }/frv/call.cgs | 0 sim/testsuite/{sim => }/frv/call.pcgs | 0 sim/testsuite/{sim => }/frv/callil.cgs | 0 sim/testsuite/{sim => }/frv/calll.cgs | 0 sim/testsuite/{sim => }/frv/cand.cgs | 0 sim/testsuite/{sim => }/frv/candcc.cgs | 0 sim/testsuite/{sim => }/frv/ccalll.cgs | 0 sim/testsuite/{sim => }/frv/cckc.cgs | 0 sim/testsuite/{sim => }/frv/cckeq.cgs | 0 sim/testsuite/{sim => }/frv/cckge.cgs | 0 sim/testsuite/{sim => }/frv/cckgt.cgs | 0 sim/testsuite/{sim => }/frv/cckhi.cgs | 0 sim/testsuite/{sim => }/frv/cckle.cgs | 0 sim/testsuite/{sim => }/frv/cckls.cgs | 0 sim/testsuite/{sim => }/frv/ccklt.cgs | 0 sim/testsuite/{sim => }/frv/cckn.cgs | 0 sim/testsuite/{sim => }/frv/ccknc.cgs | 0 sim/testsuite/{sim => }/frv/cckne.cgs | 0 sim/testsuite/{sim => }/frv/cckno.cgs | 0 sim/testsuite/{sim => }/frv/ccknv.cgs | 0 sim/testsuite/{sim => }/frv/cckp.cgs | 0 sim/testsuite/{sim => }/frv/cckra.cgs | 0 sim/testsuite/{sim => }/frv/cckv.cgs | 0 sim/testsuite/{sim => }/frv/ccmp.cgs | 0 sim/testsuite/{sim => }/frv/cfabss.cgs | 0 sim/testsuite/{sim => }/frv/cfadds.cgs | 0 sim/testsuite/{sim => }/frv/cfckeq.cgs | 0 sim/testsuite/{sim => }/frv/cfckge.cgs | 0 sim/testsuite/{sim => }/frv/cfckgt.cgs | 0 sim/testsuite/{sim => }/frv/cfckle.cgs | 0 sim/testsuite/{sim => }/frv/cfcklg.cgs | 0 sim/testsuite/{sim => }/frv/cfcklt.cgs | 0 sim/testsuite/{sim => }/frv/cfckne.cgs | 0 sim/testsuite/{sim => }/frv/cfckno.cgs | 0 sim/testsuite/{sim => }/frv/cfcko.cgs | 0 sim/testsuite/{sim => }/frv/cfckra.cgs | 0 sim/testsuite/{sim => }/frv/cfcku.cgs | 0 sim/testsuite/{sim => }/frv/cfckue.cgs | 0 sim/testsuite/{sim => }/frv/cfckug.cgs | 0 sim/testsuite/{sim => }/frv/cfckuge.cgs | 0 sim/testsuite/{sim => }/frv/cfckul.cgs | 0 sim/testsuite/{sim => }/frv/cfckule.cgs | 0 sim/testsuite/{sim => }/frv/cfcmps.cgs | 0 sim/testsuite/{sim => }/frv/cfdivs.cgs | 0 sim/testsuite/{sim => }/frv/cfitos.cgs | 0 sim/testsuite/{sim => }/frv/cfmadds.cgs | 0 sim/testsuite/{sim => }/frv/cfmas.cgs | 0 sim/testsuite/{sim => }/frv/cfmovs.cgs | 0 sim/testsuite/{sim => }/frv/cfmss.cgs | 0 sim/testsuite/{sim => }/frv/cfmsubs.cgs | 0 sim/testsuite/{sim => }/frv/cfmuls.cgs | 0 sim/testsuite/{sim => }/frv/cfnegs.cgs | 0 sim/testsuite/{sim => }/frv/cfsqrts.cgs | 0 sim/testsuite/{sim => }/frv/cfstoi.cgs | 0 sim/testsuite/{sim => }/frv/cfsubs.cgs | 0 sim/testsuite/{sim => }/frv/cjmpl.cgs | 0 sim/testsuite/{sim => }/frv/ckc.cgs | 0 sim/testsuite/{sim => }/frv/ckeq.cgs | 0 sim/testsuite/{sim => }/frv/ckge.cgs | 0 sim/testsuite/{sim => }/frv/ckgt.cgs | 0 sim/testsuite/{sim => }/frv/ckhi.cgs | 0 sim/testsuite/{sim => }/frv/ckle.cgs | 0 sim/testsuite/{sim => }/frv/ckls.cgs | 0 sim/testsuite/{sim => }/frv/cklt.cgs | 0 sim/testsuite/{sim => }/frv/ckn.cgs | 0 sim/testsuite/{sim => }/frv/cknc.cgs | 0 sim/testsuite/{sim => }/frv/ckne.cgs | 0 sim/testsuite/{sim => }/frv/ckno.cgs | 0 sim/testsuite/{sim => }/frv/cknv.cgs | 0 sim/testsuite/{sim => }/frv/ckp.cgs | 0 sim/testsuite/{sim => }/frv/ckra.cgs | 0 sim/testsuite/{sim => }/frv/ckv.cgs | 0 sim/testsuite/{sim => }/frv/cld.cgs | 0 sim/testsuite/{sim => }/frv/cldbf.cgs | 0 sim/testsuite/{sim => }/frv/cldbfu.cgs | 0 sim/testsuite/{sim => }/frv/cldd.cgs | 0 sim/testsuite/{sim => }/frv/clddf.cgs | 0 sim/testsuite/{sim => }/frv/clddfu.cgs | 0 sim/testsuite/{sim => }/frv/clddu.cgs | 0 sim/testsuite/{sim => }/frv/cldf.cgs | 0 sim/testsuite/{sim => }/frv/cldfu.cgs | 0 sim/testsuite/{sim => }/frv/cldhf.cgs | 0 sim/testsuite/{sim => }/frv/cldhfu.cgs | 0 sim/testsuite/{sim => }/frv/cldq.cgs | 0 sim/testsuite/{sim => }/frv/cldqu.cgs | 0 sim/testsuite/{sim => }/frv/cldsb.cgs | 0 sim/testsuite/{sim => }/frv/cldsbu.cgs | 0 sim/testsuite/{sim => }/frv/cldsh.cgs | 0 sim/testsuite/{sim => }/frv/cldshu.cgs | 0 sim/testsuite/{sim => }/frv/cldu.cgs | 0 sim/testsuite/{sim => }/frv/cldub.cgs | 0 sim/testsuite/{sim => }/frv/cldubu.cgs | 0 sim/testsuite/{sim => }/frv/clduh.cgs | 0 sim/testsuite/{sim => }/frv/clduhu.cgs | 0 sim/testsuite/{sim => }/frv/clrfa.cgs | 0 sim/testsuite/{sim => }/frv/clrfr.cgs | 0 sim/testsuite/{sim => }/frv/clrga.cgs | 0 sim/testsuite/{sim => }/frv/clrgr.cgs | 0 sim/testsuite/{sim => }/frv/cmaddhss.cgs | 0 sim/testsuite/{sim => }/frv/cmaddhus.cgs | 0 sim/testsuite/{sim => }/frv/cmand.cgs | 0 sim/testsuite/{sim => }/frv/cmbtoh.cgs | 0 sim/testsuite/{sim => }/frv/cmbtohe.cgs | 0 sim/testsuite/{sim => }/frv/cmcpxis.cgs | 0 sim/testsuite/{sim => }/frv/cmcpxiu.cgs | 0 sim/testsuite/{sim => }/frv/cmcpxrs.cgs | 0 sim/testsuite/{sim => }/frv/cmcpxru.cgs | 0 sim/testsuite/{sim => }/frv/cmexpdhd.cgs | 0 sim/testsuite/{sim => }/frv/cmexpdhw.cgs | 0 sim/testsuite/{sim => }/frv/cmhtob.cgs | 0 sim/testsuite/{sim => }/frv/cmmachs.cgs | 0 sim/testsuite/{sim => }/frv/cmmachu.cgs | 0 sim/testsuite/{sim => }/frv/cmmulhs.cgs | 0 sim/testsuite/{sim => }/frv/cmmulhu.cgs | 0 sim/testsuite/{sim => }/frv/cmnot.cgs | 0 sim/testsuite/{sim => }/frv/cmor.cgs | 0 sim/testsuite/{sim => }/frv/cmov.cgs | 0 sim/testsuite/{sim => }/frv/cmovfg.cgs | 0 sim/testsuite/{sim => }/frv/cmovfgd.cgs | 0 sim/testsuite/{sim => }/frv/cmovgf.cgs | 0 sim/testsuite/{sim => }/frv/cmovgfd.cgs | 0 sim/testsuite/{sim => }/frv/cmp.cgs | 0 sim/testsuite/{sim => }/frv/cmpb.cgs | 0 sim/testsuite/{sim => }/frv/cmpba.cgs | 0 sim/testsuite/{sim => }/frv/cmpi.cgs | 0 sim/testsuite/{sim => }/frv/cmqmachs.cgs | 0 sim/testsuite/{sim => }/frv/cmqmachu.cgs | 0 sim/testsuite/{sim => }/frv/cmqmulhs.cgs | 0 sim/testsuite/{sim => }/frv/cmqmulhu.cgs | 0 sim/testsuite/{sim => }/frv/cmsubhss.cgs | 0 sim/testsuite/{sim => }/frv/cmsubhus.cgs | 0 sim/testsuite/{sim => }/frv/cmxor.cgs | 0 sim/testsuite/{sim => }/frv/cnot.cgs | 0 sim/testsuite/{sim => }/frv/commitfa.cgs | 0 sim/testsuite/{sim => }/frv/commitfr.cgs | 0 sim/testsuite/{sim => }/frv/commitga.cgs | 0 sim/testsuite/{sim => }/frv/commitgr.cgs | 0 sim/testsuite/{sim => }/frv/cop1.cgs | 0 sim/testsuite/{sim => }/frv/cop2.cgs | 0 sim/testsuite/{sim => }/frv/cor.cgs | 0 sim/testsuite/{sim => }/frv/corcc.cgs | 0 sim/testsuite/{sim => }/frv/cscan.cgs | 0 sim/testsuite/{sim => }/frv/csdiv.cgs | 0 sim/testsuite/{sim => }/frv/csll.cgs | 0 sim/testsuite/{sim => }/frv/csllcc.cgs | 0 sim/testsuite/{sim => }/frv/csmul.cgs | 0 sim/testsuite/{sim => }/frv/csmulcc.cgs | 0 sim/testsuite/{sim => }/frv/csra.cgs | 0 sim/testsuite/{sim => }/frv/csracc.cgs | 0 sim/testsuite/{sim => }/frv/csrl.cgs | 0 sim/testsuite/{sim => }/frv/csrlcc.cgs | 0 sim/testsuite/{sim => }/frv/cst.cgs | 0 sim/testsuite/{sim => }/frv/cstb.cgs | 0 sim/testsuite/{sim => }/frv/cstbf.cgs | 0 sim/testsuite/{sim => }/frv/cstbfu.cgs | 0 sim/testsuite/{sim => }/frv/cstbu.cgs | 0 sim/testsuite/{sim => }/frv/cstd.cgs | 0 sim/testsuite/{sim => }/frv/cstdf.cgs | 0 sim/testsuite/{sim => }/frv/cstdfu.cgs | 0 sim/testsuite/{sim => }/frv/cstdu.cgs | 0 sim/testsuite/{sim => }/frv/cstf.cgs | 0 sim/testsuite/{sim => }/frv/cstfu.cgs | 0 sim/testsuite/{sim => }/frv/csth.cgs | 0 sim/testsuite/{sim => }/frv/csthf.cgs | 0 sim/testsuite/{sim => }/frv/csthfu.cgs | 0 sim/testsuite/{sim => }/frv/csthu.cgs | 0 sim/testsuite/{sim => }/frv/cstq.cgs | 0 sim/testsuite/{sim => }/frv/cstu.cgs | 0 sim/testsuite/{sim => }/frv/csub.cgs | 0 sim/testsuite/{sim => }/frv/csubcc.cgs | 0 sim/testsuite/{sim => }/frv/cswap.cgs | 0 sim/testsuite/{sim => }/frv/cudiv.cgs | 0 sim/testsuite/{sim => }/frv/cxor.cgs | 0 sim/testsuite/{sim => }/frv/cxorcc.cgs | 0 sim/testsuite/{sim => }/frv/dcef.cgs | 0 sim/testsuite/{sim => }/frv/dcei.cgs | 0 sim/testsuite/{sim => }/frv/dcf.cgs | 0 sim/testsuite/{sim => }/frv/dci.cgs | 0 sim/testsuite/frv/exit47.ms | 11 + sim/testsuite/{sim => }/frv/fabsd.cgs | 0 sim/testsuite/{sim => }/frv/fabss.cgs | 0 sim/testsuite/{sim => }/frv/faddd.cgs | 0 sim/testsuite/{sim => }/frv/fadds.cgs | 0 sim/testsuite/{sim => }/frv/fbeq.cgs | 0 sim/testsuite/{sim => }/frv/fbeqlr.cgs | 0 sim/testsuite/{sim => }/frv/fbge.cgs | 0 sim/testsuite/{sim => }/frv/fbgelr.cgs | 0 sim/testsuite/{sim => }/frv/fbgt.cgs | 0 sim/testsuite/{sim => }/frv/fbgtlr.cgs | 0 sim/testsuite/{sim => }/frv/fble.cgs | 0 sim/testsuite/{sim => }/frv/fblelr.cgs | 0 sim/testsuite/{sim => }/frv/fblg.cgs | 0 sim/testsuite/{sim => }/frv/fblglr.cgs | 0 sim/testsuite/{sim => }/frv/fblt.cgs | 0 sim/testsuite/{sim => }/frv/fbltlr.cgs | 0 sim/testsuite/{sim => }/frv/fbne.cgs | 0 sim/testsuite/{sim => }/frv/fbnelr.cgs | 0 sim/testsuite/{sim => }/frv/fbno.cgs | 0 sim/testsuite/{sim => }/frv/fbnolr.cgs | 0 sim/testsuite/{sim => }/frv/fbo.cgs | 0 sim/testsuite/{sim => }/frv/fbolr.cgs | 0 sim/testsuite/{sim => }/frv/fbra.cgs | 0 sim/testsuite/{sim => }/frv/fbralr.cgs | 0 sim/testsuite/{sim => }/frv/fbu.cgs | 0 sim/testsuite/{sim => }/frv/fbue.cgs | 0 sim/testsuite/{sim => }/frv/fbuelr.cgs | 0 sim/testsuite/{sim => }/frv/fbug.cgs | 0 sim/testsuite/{sim => }/frv/fbuge.cgs | 0 sim/testsuite/{sim => }/frv/fbugelr.cgs | 0 sim/testsuite/{sim => }/frv/fbuglr.cgs | 0 sim/testsuite/{sim => }/frv/fbul.cgs | 0 sim/testsuite/{sim => }/frv/fbule.cgs | 0 sim/testsuite/{sim => }/frv/fbulelr.cgs | 0 sim/testsuite/{sim => }/frv/fbullr.cgs | 0 sim/testsuite/{sim => }/frv/fbulr.cgs | 0 sim/testsuite/{sim => }/frv/fcbeqlr.cgs | 0 sim/testsuite/{sim => }/frv/fcbgelr.cgs | 0 sim/testsuite/{sim => }/frv/fcbgtlr.cgs | 0 sim/testsuite/{sim => }/frv/fcblelr.cgs | 0 sim/testsuite/{sim => }/frv/fcblglr.cgs | 0 sim/testsuite/{sim => }/frv/fcbltlr.cgs | 0 sim/testsuite/{sim => }/frv/fcbnelr.cgs | 0 sim/testsuite/{sim => }/frv/fcbnolr.cgs | 0 sim/testsuite/{sim => }/frv/fcbolr.cgs | 0 sim/testsuite/{sim => }/frv/fcbralr.cgs | 0 sim/testsuite/{sim => }/frv/fcbuelr.cgs | 0 sim/testsuite/{sim => }/frv/fcbugelr.cgs | 0 sim/testsuite/{sim => }/frv/fcbuglr.cgs | 0 sim/testsuite/{sim => }/frv/fcbulelr.cgs | 0 sim/testsuite/{sim => }/frv/fcbullr.cgs | 0 sim/testsuite/{sim => }/frv/fcbulr.cgs | 0 sim/testsuite/{sim => }/frv/fckeq.cgs | 0 sim/testsuite/{sim => }/frv/fckge.cgs | 0 sim/testsuite/{sim => }/frv/fckgt.cgs | 0 sim/testsuite/{sim => }/frv/fckle.cgs | 0 sim/testsuite/{sim => }/frv/fcklg.cgs | 0 sim/testsuite/{sim => }/frv/fcklt.cgs | 0 sim/testsuite/{sim => }/frv/fckne.cgs | 0 sim/testsuite/{sim => }/frv/fckno.cgs | 0 sim/testsuite/{sim => }/frv/fcko.cgs | 0 sim/testsuite/{sim => }/frv/fckra.cgs | 0 sim/testsuite/{sim => }/frv/fcku.cgs | 0 sim/testsuite/{sim => }/frv/fckue.cgs | 0 sim/testsuite/{sim => }/frv/fckug.cgs | 0 sim/testsuite/{sim => }/frv/fckuge.cgs | 0 sim/testsuite/{sim => }/frv/fckul.cgs | 0 sim/testsuite/{sim => }/frv/fckule.cgs | 0 sim/testsuite/{sim => }/frv/fcmpd.cgs | 0 sim/testsuite/{sim => }/frv/fcmps.cgs | 0 sim/testsuite/{sim => }/frv/fdabss.cgs | 0 sim/testsuite/{sim => }/frv/fdadds.cgs | 0 sim/testsuite/{sim => }/frv/fdcmps.cgs | 0 sim/testsuite/{sim => }/frv/fddivs.cgs | 0 sim/testsuite/{sim => }/frv/fditos.cgs | 0 sim/testsuite/{sim => }/frv/fdivd.cgs | 0 sim/testsuite/{sim => }/frv/fdivs.cgs | 0 sim/testsuite/{sim => }/frv/fdmadds.cgs | 0 sim/testsuite/{sim => }/frv/fdmas.cgs | 0 sim/testsuite/{sim => }/frv/fdmovs.cgs | 0 sim/testsuite/{sim => }/frv/fdmss.cgs | 0 sim/testsuite/{sim => }/frv/fdmulcs.cgs | 0 sim/testsuite/{sim => }/frv/fdmuls.cgs | 0 sim/testsuite/{sim => }/frv/fdnegs.cgs | 0 sim/testsuite/{sim => }/frv/fdsads.cgs | 0 sim/testsuite/{sim => }/frv/fdsqrts.cgs | 0 sim/testsuite/{sim => }/frv/fdstoi.cgs | 0 sim/testsuite/{sim => }/frv/fdsubs.cgs | 0 sim/testsuite/{sim => }/frv/fdtoi.cgs | 0 sim/testsuite/{sim => }/frv/fitod.cgs | 0 sim/testsuite/{sim => }/frv/fitos.cgs | 0 sim/testsuite/{sim => }/frv/fmad.cgs | 0 sim/testsuite/{sim => }/frv/fmaddd.cgs | 0 sim/testsuite/{sim => }/frv/fmadds.cgs | 0 sim/testsuite/{sim => }/frv/fmas.cgs | 0 sim/testsuite/{sim => }/frv/fmovd.cgs | 0 sim/testsuite/{sim => }/frv/fmovs.cgs | 0 sim/testsuite/{sim => }/frv/fmsd.cgs | 0 sim/testsuite/{sim => }/frv/fmss.cgs | 0 sim/testsuite/{sim => }/frv/fmsubd.cgs | 0 sim/testsuite/{sim => }/frv/fmsubs.cgs | 0 sim/testsuite/{sim => }/frv/fmuld.cgs | 0 sim/testsuite/{sim => }/frv/fmuls.cgs | 0 sim/testsuite/{sim => }/frv/fnegd.cgs | 0 sim/testsuite/{sim => }/frv/fnegs.cgs | 0 sim/testsuite/{sim => }/frv/fnop.cgs | 0 sim/testsuite/{sim => }/frv/fr400/addss.cgs | 0 sim/testsuite/{sim => }/frv/fr400/allinsn.exp | 0 sim/testsuite/{sim => }/frv/fr400/csdiv.cgs | 0 sim/testsuite/{sim => }/frv/fr400/maddaccs.cgs | 0 sim/testsuite/{sim => }/frv/fr400/masaccs.cgs | 0 sim/testsuite/{sim => }/frv/fr400/maveh.cgs | 0 sim/testsuite/{sim => }/frv/fr400/mclracc.cgs | 0 sim/testsuite/{sim => }/frv/fr400/mhdseth.cgs | 0 sim/testsuite/{sim => }/frv/fr400/mhdsets.cgs | 0 sim/testsuite/{sim => }/frv/fr400/mhsethih.cgs | 0 sim/testsuite/{sim => }/frv/fr400/mhsethis.cgs | 0 sim/testsuite/{sim => }/frv/fr400/mhsetloh.cgs | 0 sim/testsuite/{sim => }/frv/fr400/mhsetlos.cgs | 0 sim/testsuite/{sim => }/frv/fr400/movgs.cgs | 0 sim/testsuite/{sim => }/frv/fr400/movsg.cgs | 0 sim/testsuite/{sim => }/frv/fr400/msubaccs.cgs | 0 sim/testsuite/{sim => }/frv/fr400/scutss.cgs | 0 sim/testsuite/{sim => }/frv/fr400/sdiv.cgs | 0 sim/testsuite/{sim => }/frv/fr400/sdivi.cgs | 0 sim/testsuite/{sim => }/frv/fr400/slass.cgs | 0 sim/testsuite/{sim => }/frv/fr400/smass.cgs | 0 sim/testsuite/{sim => }/frv/fr400/smsss.cgs | 0 sim/testsuite/{sim => }/frv/fr400/smu.cgs | 0 sim/testsuite/{sim => }/frv/fr400/subss.cgs | 0 sim/testsuite/{sim => }/frv/fr400/udiv.cgs | 0 sim/testsuite/{sim => }/frv/fr400/udivi.cgs | 0 sim/testsuite/{sim => }/frv/fr500/allinsn.exp | 0 sim/testsuite/{sim => }/frv/fr500/cmqaddhss.cgs | 0 sim/testsuite/{sim => }/frv/fr500/cmqaddhus.cgs | 0 sim/testsuite/{sim => }/frv/fr500/cmqsubhss.cgs | 0 sim/testsuite/{sim => }/frv/fr500/cmqsubhus.cgs | 0 sim/testsuite/{sim => }/frv/fr500/dcpl.cgs | 0 sim/testsuite/{sim => }/frv/fr500/dcul.cgs | 0 sim/testsuite/{sim => }/frv/fr500/mclracc.cgs | 0 sim/testsuite/{sim => }/frv/fr500/mqaddhss.cgs | 0 sim/testsuite/{sim => }/frv/fr500/mqaddhus.cgs | 0 sim/testsuite/{sim => }/frv/fr500/mqsubhss.cgs | 0 sim/testsuite/{sim => }/frv/fr500/mqsubhus.cgs | 0 sim/testsuite/{sim => }/frv/fr550/allinsn.exp | 0 sim/testsuite/{sim => }/frv/fr550/cmaddhss.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmaddhus.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmcpxiu.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmcpxru.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmmachs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmmachu.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmqaddhss.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmqaddhus.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmqmachs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmqmachu.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmqsubhss.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmqsubhus.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmsubhss.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmsubhus.cgs | 0 sim/testsuite/{sim => }/frv/fr550/dcpl.cgs | 0 sim/testsuite/{sim => }/frv/fr550/dcul.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mabshs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/maddaccs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/maddhss.cgs | 0 sim/testsuite/{sim => }/frv/fr550/maddhus.cgs | 0 sim/testsuite/{sim => }/frv/fr550/masaccs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mdaddaccs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mdasaccs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mdsubaccs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mmachs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mmachu.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mmrdhs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mmrdhu.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mqaddhss.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mqaddhus.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mqmachs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mqmachu.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mqmacxhs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mqsubhss.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mqsubhus.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mqxmachs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mqxmacxhs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/msubaccs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/msubhss.cgs | 0 sim/testsuite/{sim => }/frv/fr550/msubhus.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mtrap.cgs | 0 sim/testsuite/{sim => }/frv/fr550/udiv.cgs | 0 sim/testsuite/{sim => }/frv/fr550/udivi.cgs | 0 sim/testsuite/{sim => }/frv/fsqrtd.cgs | 0 sim/testsuite/{sim => }/frv/fsqrts.cgs | 0 sim/testsuite/{sim => }/frv/fstoi.cgs | 0 sim/testsuite/{sim => }/frv/fsubd.cgs | 0 sim/testsuite/{sim => }/frv/fsubs.cgs | 0 sim/testsuite/{sim => }/frv/fteq.cgs | 0 sim/testsuite/{sim => }/frv/ftge.cgs | 0 sim/testsuite/{sim => }/frv/ftgt.cgs | 0 sim/testsuite/{sim => }/frv/ftieq.cgs | 0 sim/testsuite/{sim => }/frv/ftige.cgs | 0 sim/testsuite/{sim => }/frv/ftigt.cgs | 0 sim/testsuite/{sim => }/frv/ftile.cgs | 0 sim/testsuite/{sim => }/frv/ftilg.cgs | 0 sim/testsuite/{sim => }/frv/ftilt.cgs | 0 sim/testsuite/{sim => }/frv/ftine.cgs | 0 sim/testsuite/{sim => }/frv/ftino.cgs | 0 sim/testsuite/{sim => }/frv/ftio.cgs | 0 sim/testsuite/{sim => }/frv/ftira.cgs | 0 sim/testsuite/{sim => }/frv/ftiu.cgs | 0 sim/testsuite/{sim => }/frv/ftiue.cgs | 0 sim/testsuite/{sim => }/frv/ftiug.cgs | 0 sim/testsuite/{sim => }/frv/ftiuge.cgs | 0 sim/testsuite/{sim => }/frv/ftiul.cgs | 0 sim/testsuite/{sim => }/frv/ftle.cgs | 0 sim/testsuite/{sim => }/frv/ftlg.cgs | 0 sim/testsuite/{sim => }/frv/ftlt.cgs | 0 sim/testsuite/{sim => }/frv/ftne.cgs | 0 sim/testsuite/{sim => }/frv/ftno.cgs | 0 sim/testsuite/{sim => }/frv/fto.cgs | 0 sim/testsuite/{sim => }/frv/ftra.cgs | 0 sim/testsuite/{sim => }/frv/ftu.cgs | 0 sim/testsuite/{sim => }/frv/ftue.cgs | 0 sim/testsuite/{sim => }/frv/ftug.cgs | 0 sim/testsuite/{sim => }/frv/ftuge.cgs | 0 sim/testsuite/{sim => }/frv/ftul.cgs | 0 sim/testsuite/{sim => }/frv/ftule.cgs | 0 sim/testsuite/frv/grloop.ms | 13 + sim/testsuite/frv/hello.ms | 19 + sim/testsuite/{sim => }/frv/icei.cgs | 0 sim/testsuite/{sim => }/frv/ici.cgs | 0 sim/testsuite/{sim => }/frv/icpl.cgs | 0 sim/testsuite/{sim => }/frv/icul.cgs | 0 sim/testsuite/{sim => }/frv/interrupts.exp | 0 .../{sim => }/frv/interrupts/Ipipe-fr400.cgs | 0 .../{sim => }/frv/interrupts/Ipipe-fr500.cgs | 0 .../{sim => }/frv/interrupts/badalign-fr550.cgs | 0 .../{sim => }/frv/interrupts/badalign.cgs | 0 .../{sim => }/frv/interrupts/compound-fr550.cgs | 0 .../{sim => }/frv/interrupts/compound.cgs | 0 .../frv/interrupts/data_store_error-fr550.cgs | 0 .../{sim => }/frv/interrupts/data_store_error.cgs | 0 .../frv/interrupts/fp_exception-fr550.cgs | 0 .../{sim => }/frv/interrupts/fp_exception.cgs | 0 sim/testsuite/{sim => }/frv/interrupts/illinsn.cgs | 0 .../frv/interrupts/insn_access_error-fr550.cgs | 0 .../{sim => }/frv/interrupts/insn_access_error.cgs | 0 .../{sim => }/frv/interrupts/mp_exception.cgs | 0 .../frv/interrupts/privileged_instruction.cgs | 0 .../{sim => }/frv/interrupts/regalign.cgs | 0 sim/testsuite/{sim => }/frv/interrupts/reset.cgs | 0 .../{sim => }/frv/interrupts/shadow_regs.cgs | 0 sim/testsuite/{sim => }/frv/interrupts/timer.cgs | 0 sim/testsuite/{sim => }/frv/jmpil.cgs | 0 sim/testsuite/{sim => }/frv/jmpl.cgs | 0 sim/testsuite/{sim => }/frv/jmpl.pcgs | 0 sim/testsuite/{sim => }/frv/ld.cgs | 0 sim/testsuite/{sim => }/frv/ldbf.cgs | 0 sim/testsuite/{sim => }/frv/ldbfi.cgs | 0 sim/testsuite/{sim => }/frv/ldbfu.cgs | 0 sim/testsuite/{sim => }/frv/ldc.cgs | 0 sim/testsuite/{sim => }/frv/ldcu.cgs | 0 sim/testsuite/{sim => }/frv/ldd.cgs | 0 sim/testsuite/{sim => }/frv/lddc.cgs | 0 sim/testsuite/{sim => }/frv/lddcu.cgs | 0 sim/testsuite/{sim => }/frv/lddf.cgs | 0 sim/testsuite/{sim => }/frv/lddfi.cgs | 0 sim/testsuite/{sim => }/frv/lddfu.cgs | 0 sim/testsuite/{sim => }/frv/lddi.cgs | 0 sim/testsuite/{sim => }/frv/lddu.cgs | 0 sim/testsuite/{sim => }/frv/ldf.cgs | 0 sim/testsuite/{sim => }/frv/ldfi.cgs | 0 sim/testsuite/{sim => }/frv/ldfu.cgs | 0 sim/testsuite/{sim => }/frv/ldhf.cgs | 0 sim/testsuite/{sim => }/frv/ldhfi.cgs | 0 sim/testsuite/{sim => }/frv/ldhfu.cgs | 0 sim/testsuite/{sim => }/frv/ldi.cgs | 0 sim/testsuite/{sim => }/frv/ldq.cgs | 0 sim/testsuite/{sim => }/frv/ldqc.cgs | 0 sim/testsuite/{sim => }/frv/ldqcu.cgs | 0 sim/testsuite/{sim => }/frv/ldqf.cgs | 0 sim/testsuite/{sim => }/frv/ldqfi.cgs | 0 sim/testsuite/{sim => }/frv/ldqfu.cgs | 0 sim/testsuite/{sim => }/frv/ldqi.cgs | 0 sim/testsuite/{sim => }/frv/ldqu.cgs | 0 sim/testsuite/{sim => }/frv/ldsb.cgs | 0 sim/testsuite/{sim => }/frv/ldsbi.cgs | 0 sim/testsuite/{sim => }/frv/ldsbu.cgs | 0 sim/testsuite/{sim => }/frv/ldsh.cgs | 0 sim/testsuite/{sim => }/frv/ldshi.cgs | 0 sim/testsuite/{sim => }/frv/ldshu.cgs | 0 sim/testsuite/{sim => }/frv/ldu.cgs | 0 sim/testsuite/{sim => }/frv/ldub.cgs | 0 sim/testsuite/{sim => }/frv/ldubi.cgs | 0 sim/testsuite/{sim => }/frv/ldubu.cgs | 0 sim/testsuite/{sim => }/frv/lduh.cgs | 0 sim/testsuite/{sim => }/frv/lduhi.cgs | 0 sim/testsuite/{sim => }/frv/lduhu.cgs | 0 sim/testsuite/{sim => }/frv/lrbranch.pcgs | 0 sim/testsuite/{sim => }/frv/mabshs.cgs | 0 sim/testsuite/{sim => }/frv/maddhss.cgs | 0 sim/testsuite/{sim => }/frv/maddhus.cgs | 0 sim/testsuite/{sim => }/frv/mand.cgs | 0 sim/testsuite/{sim => }/frv/maveh.cgs | 0 sim/testsuite/{sim => }/frv/mbtoh.cgs | 0 sim/testsuite/{sim => }/frv/mbtohe.cgs | 0 sim/testsuite/{sim => }/frv/mclracc.cgs | 0 sim/testsuite/{sim => }/frv/mcmpsh.cgs | 0 sim/testsuite/{sim => }/frv/mcmpuh.cgs | 0 sim/testsuite/{sim => }/frv/mcop1.cgs | 0 sim/testsuite/{sim => }/frv/mcop2.cgs | 0 sim/testsuite/{sim => }/frv/mcplhi.cgs | 0 sim/testsuite/{sim => }/frv/mcpli.cgs | 0 sim/testsuite/{sim => }/frv/mcpxis.cgs | 0 sim/testsuite/{sim => }/frv/mcpxiu.cgs | 0 sim/testsuite/{sim => }/frv/mcpxrs.cgs | 0 sim/testsuite/{sim => }/frv/mcpxru.cgs | 0 sim/testsuite/{sim => }/frv/mcut.cgs | 0 sim/testsuite/{sim => }/frv/mcuti.cgs | 0 sim/testsuite/{sim => }/frv/mcutss.cgs | 0 sim/testsuite/{sim => }/frv/mcutssi.cgs | 0 sim/testsuite/{sim => }/frv/mdaddaccs.cgs | 0 sim/testsuite/{sim => }/frv/mdasaccs.cgs | 0 sim/testsuite/{sim => }/frv/mdcutssi.cgs | 0 sim/testsuite/{sim => }/frv/mdpackh.cgs | 0 sim/testsuite/{sim => }/frv/mdrotli.cgs | 0 sim/testsuite/{sim => }/frv/mdsubaccs.cgs | 0 sim/testsuite/{sim => }/frv/mdunpackh.cgs | 0 sim/testsuite/{sim => }/frv/membar.cgs | 0 sim/testsuite/{sim => }/frv/mexpdhd.cgs | 0 sim/testsuite/{sim => }/frv/mexpdhw.cgs | 0 sim/testsuite/{sim => }/frv/mhdseth.cgs | 0 sim/testsuite/{sim => }/frv/mhdsets.cgs | 0 sim/testsuite/{sim => }/frv/mhsethih.cgs | 0 sim/testsuite/{sim => }/frv/mhsethis.cgs | 0 sim/testsuite/{sim => }/frv/mhsetloh.cgs | 0 sim/testsuite/{sim => }/frv/mhsetlos.cgs | 0 sim/testsuite/{sim => }/frv/mhtob.cgs | 0 sim/testsuite/frv/misc.exp | 19 + sim/testsuite/{sim => }/frv/mmachs.cgs | 0 sim/testsuite/{sim => }/frv/mmachu.cgs | 0 sim/testsuite/{sim => }/frv/mmrdhs.cgs | 0 sim/testsuite/{sim => }/frv/mmrdhu.cgs | 0 sim/testsuite/{sim => }/frv/mmulhs.cgs | 0 sim/testsuite/{sim => }/frv/mmulhu.cgs | 0 sim/testsuite/{sim => }/frv/mmulxhs.cgs | 0 sim/testsuite/{sim => }/frv/mmulxhu.cgs | 0 sim/testsuite/{sim => }/frv/mnop.cgs | 0 sim/testsuite/{sim => }/frv/mnot.cgs | 0 sim/testsuite/{sim => }/frv/mor.cgs | 0 sim/testsuite/{sim => }/frv/mov.cgs | 0 sim/testsuite/{sim => }/frv/movfg.cgs | 0 sim/testsuite/{sim => }/frv/movfgd.cgs | 0 sim/testsuite/{sim => }/frv/movfgq.cgs | 0 sim/testsuite/{sim => }/frv/movgf.cgs | 0 sim/testsuite/{sim => }/frv/movgfd.cgs | 0 sim/testsuite/{sim => }/frv/movgfq.cgs | 0 sim/testsuite/{sim => }/frv/movgs.cgs | 0 sim/testsuite/{sim => }/frv/movsg.cgs | 0 sim/testsuite/{sim => }/frv/mpackh.cgs | 0 sim/testsuite/{sim => }/frv/mqcpxis.cgs | 0 sim/testsuite/{sim => }/frv/mqcpxiu.cgs | 0 sim/testsuite/{sim => }/frv/mqcpxrs.cgs | 0 sim/testsuite/{sim => }/frv/mqcpxru.cgs | 0 sim/testsuite/{sim => }/frv/mqlclrhs.cgs | 0 sim/testsuite/{sim => }/frv/mqlmths.cgs | 0 sim/testsuite/{sim => }/frv/mqmachs.cgs | 0 sim/testsuite/{sim => }/frv/mqmachu.cgs | 0 sim/testsuite/{sim => }/frv/mqmacxhs.cgs | 0 sim/testsuite/{sim => }/frv/mqmulhs.cgs | 0 sim/testsuite/{sim => }/frv/mqmulhu.cgs | 0 sim/testsuite/{sim => }/frv/mqmulxhs.cgs | 0 sim/testsuite/{sim => }/frv/mqmulxhu.cgs | 0 sim/testsuite/{sim => }/frv/mqsaths.cgs | 0 sim/testsuite/{sim => }/frv/mqsllhi.cgs | 0 sim/testsuite/{sim => }/frv/mqsrahi.cgs | 0 sim/testsuite/{sim => }/frv/mqxmachs.cgs | 0 sim/testsuite/{sim => }/frv/mqxmacxhs.cgs | 0 sim/testsuite/{sim => }/frv/mrdacc.cgs | 0 sim/testsuite/{sim => }/frv/mrdaccg.cgs | 0 sim/testsuite/{sim => }/frv/mrotli.cgs | 0 sim/testsuite/{sim => }/frv/mrotri.cgs | 0 sim/testsuite/{sim => }/frv/msaths.cgs | 0 sim/testsuite/{sim => }/frv/msathu.cgs | 0 sim/testsuite/{sim => }/frv/msllhi.cgs | 0 sim/testsuite/{sim => }/frv/msrahi.cgs | 0 sim/testsuite/{sim => }/frv/msrlhi.cgs | 0 sim/testsuite/{sim => }/frv/msubhss.cgs | 0 sim/testsuite/{sim => }/frv/msubhus.cgs | 0 sim/testsuite/{sim => }/frv/mtrap.cgs | 0 sim/testsuite/{sim => }/frv/munpackh.cgs | 0 sim/testsuite/{sim => }/frv/mwcut.cgs | 0 sim/testsuite/{sim => }/frv/mwcuti.cgs | 0 sim/testsuite/{sim => }/frv/mwtacc.cgs | 0 sim/testsuite/{sim => }/frv/mwtaccg.cgs | 0 sim/testsuite/{sim => }/frv/mxor.cgs | 0 sim/testsuite/{sim => }/frv/nandcr.cgs | 0 sim/testsuite/{sim => }/frv/nandncr.cgs | 0 sim/testsuite/{sim => }/frv/nfadds.cgs | 0 sim/testsuite/{sim => }/frv/nfdadds.cgs | 0 sim/testsuite/{sim => }/frv/nfdcmps.cgs | 0 sim/testsuite/{sim => }/frv/nfddivs.cgs | 0 sim/testsuite/{sim => }/frv/nfditos.cgs | 0 sim/testsuite/{sim => }/frv/nfdivs.cgs | 0 sim/testsuite/{sim => }/frv/nfdmadds.cgs | 0 sim/testsuite/{sim => }/frv/nfdmas.cgs | 0 sim/testsuite/{sim => }/frv/nfdmss.cgs | 0 sim/testsuite/{sim => }/frv/nfdmulcs.cgs | 0 sim/testsuite/{sim => }/frv/nfdmuls.cgs | 0 sim/testsuite/{sim => }/frv/nfdsads.cgs | 0 sim/testsuite/{sim => }/frv/nfdsqrts.cgs | 0 sim/testsuite/{sim => }/frv/nfdstoi.cgs | 0 sim/testsuite/{sim => }/frv/nfdsubs.cgs | 0 sim/testsuite/{sim => }/frv/nfitos.cgs | 0 sim/testsuite/{sim => }/frv/nfmadds.cgs | 0 sim/testsuite/{sim => }/frv/nfmas.cgs | 0 sim/testsuite/{sim => }/frv/nfmss.cgs | 0 sim/testsuite/{sim => }/frv/nfmsubs.cgs | 0 sim/testsuite/{sim => }/frv/nfmuls.cgs | 0 sim/testsuite/{sim => }/frv/nfsqrts.cgs | 0 sim/testsuite/{sim => }/frv/nfstoi.cgs | 0 sim/testsuite/{sim => }/frv/nfsubs.cgs | 0 sim/testsuite/{sim => }/frv/nld.cgs | 0 sim/testsuite/{sim => }/frv/nldbf.cgs | 0 sim/testsuite/{sim => }/frv/nldbfi.cgs | 0 sim/testsuite/{sim => }/frv/nldbfu.cgs | 0 sim/testsuite/{sim => }/frv/nldd.cgs | 0 sim/testsuite/{sim => }/frv/nlddf.cgs | 0 sim/testsuite/{sim => }/frv/nlddfi.cgs | 0 sim/testsuite/{sim => }/frv/nlddfu.cgs | 0 sim/testsuite/{sim => }/frv/nlddi.cgs | 0 sim/testsuite/{sim => }/frv/nlddu.cgs | 0 sim/testsuite/{sim => }/frv/nldf.cgs | 0 sim/testsuite/{sim => }/frv/nldfi.cgs | 0 sim/testsuite/{sim => }/frv/nldfu.cgs | 0 sim/testsuite/{sim => }/frv/nldhf.cgs | 0 sim/testsuite/{sim => }/frv/nldhfi.cgs | 0 sim/testsuite/{sim => }/frv/nldhfu.cgs | 0 sim/testsuite/{sim => }/frv/nldi.cgs | 0 sim/testsuite/{sim => }/frv/nldq.cgs | 0 sim/testsuite/{sim => }/frv/nldqf.cgs | 0 sim/testsuite/{sim => }/frv/nldqfi.cgs | 0 sim/testsuite/{sim => }/frv/nldqfu.cgs | 0 sim/testsuite/{sim => }/frv/nldqu.cgs | 0 sim/testsuite/{sim => }/frv/nldsb.cgs | 0 sim/testsuite/{sim => }/frv/nldsbi.cgs | 0 sim/testsuite/{sim => }/frv/nldsbu.cgs | 0 sim/testsuite/{sim => }/frv/nldsh.cgs | 0 sim/testsuite/{sim => }/frv/nldshi.cgs | 0 sim/testsuite/{sim => }/frv/nldshu.cgs | 0 sim/testsuite/{sim => }/frv/nldu.cgs | 0 sim/testsuite/{sim => }/frv/nldub.cgs | 0 sim/testsuite/{sim => }/frv/nldubi.cgs | 0 sim/testsuite/{sim => }/frv/nldubu.cgs | 0 sim/testsuite/{sim => }/frv/nlduh.cgs | 0 sim/testsuite/{sim => }/frv/nlduhi.cgs | 0 sim/testsuite/{sim => }/frv/nlduhu.cgs | 0 sim/testsuite/{sim => }/frv/nop.cgs | 0 sim/testsuite/{sim => }/frv/norcr.cgs | 0 sim/testsuite/{sim => }/frv/norncr.cgs | 0 sim/testsuite/{sim => }/frv/not.cgs | 0 sim/testsuite/{sim => }/frv/notcr.cgs | 0 sim/testsuite/{sim => }/frv/nsdiv.cgs | 0 sim/testsuite/{sim => }/frv/nsdivi.cgs | 0 sim/testsuite/{sim => }/frv/nudiv.cgs | 0 sim/testsuite/{sim => }/frv/nudivi.cgs | 0 sim/testsuite/{sim => }/frv/or.cgs | 0 sim/testsuite/{sim => }/frv/orcc.cgs | 0 sim/testsuite/{sim => }/frv/orcr.cgs | 0 sim/testsuite/{sim => }/frv/ori.cgs | 0 sim/testsuite/{sim => }/frv/oricc.cgs | 0 sim/testsuite/{sim => }/frv/orncr.cgs | 0 sim/testsuite/{sim => }/frv/parallel.exp | 0 sim/testsuite/{sim => }/frv/ret.cgs | 0 sim/testsuite/{sim => }/frv/rett.cgs | 0 sim/testsuite/{sim => }/frv/scan.cgs | 0 sim/testsuite/{sim => }/frv/scani.cgs | 0 sim/testsuite/{sim => }/frv/sdiv.cgs | 0 sim/testsuite/{sim => }/frv/sdivi.cgs | 0 sim/testsuite/{sim => }/frv/sethi.cgs | 0 sim/testsuite/{sim => }/frv/sethilo.pcgs | 0 sim/testsuite/{sim => }/frv/setlo.cgs | 0 sim/testsuite/{sim => }/frv/setlos.cgs | 0 sim/testsuite/{sim => }/frv/sll.cgs | 0 sim/testsuite/{sim => }/frv/sllcc.cgs | 0 sim/testsuite/{sim => }/frv/slli.cgs | 0 sim/testsuite/{sim => }/frv/sllicc.cgs | 0 sim/testsuite/{sim => }/frv/smul.cgs | 0 sim/testsuite/{sim => }/frv/smulcc.cgs | 0 sim/testsuite/{sim => }/frv/smuli.cgs | 0 sim/testsuite/{sim => }/frv/smulicc.cgs | 0 sim/testsuite/{sim => }/frv/sra.cgs | 0 sim/testsuite/{sim => }/frv/sracc.cgs | 0 sim/testsuite/{sim => }/frv/srai.cgs | 0 sim/testsuite/{sim => }/frv/sraicc.cgs | 0 sim/testsuite/{sim => }/frv/srl.cgs | 0 sim/testsuite/{sim => }/frv/srlcc.cgs | 0 sim/testsuite/{sim => }/frv/srli.cgs | 0 sim/testsuite/{sim => }/frv/srlicc.cgs | 0 sim/testsuite/{sim => }/frv/st.cgs | 0 sim/testsuite/{sim => }/frv/stb.cgs | 0 sim/testsuite/{sim => }/frv/stbf.cgs | 0 sim/testsuite/{sim => }/frv/stbfi.cgs | 0 sim/testsuite/{sim => }/frv/stbfu.cgs | 0 sim/testsuite/{sim => }/frv/stbi.cgs | 0 sim/testsuite/{sim => }/frv/stbu.cgs | 0 sim/testsuite/{sim => }/frv/stc.cgs | 0 sim/testsuite/{sim => }/frv/stcu.cgs | 0 sim/testsuite/{sim => }/frv/std.cgs | 0 sim/testsuite/{sim => }/frv/std.pcgs | 0 sim/testsuite/{sim => }/frv/stdc.cgs | 0 sim/testsuite/{sim => }/frv/stdc.pcgs | 0 sim/testsuite/{sim => }/frv/stdcu.cgs | 0 sim/testsuite/{sim => }/frv/stdf.cgs | 0 sim/testsuite/{sim => }/frv/stdf.pcgs | 0 sim/testsuite/{sim => }/frv/stdfi.cgs | 0 sim/testsuite/{sim => }/frv/stdfu.cgs | 0 sim/testsuite/{sim => }/frv/stdi.cgs | 0 sim/testsuite/{sim => }/frv/stdu.cgs | 0 sim/testsuite/{sim => }/frv/stf.cgs | 0 sim/testsuite/{sim => }/frv/stfi.cgs | 0 sim/testsuite/{sim => }/frv/stfu.cgs | 0 sim/testsuite/{sim => }/frv/sth.cgs | 0 sim/testsuite/{sim => }/frv/sthf.cgs | 0 sim/testsuite/{sim => }/frv/sthfi.cgs | 0 sim/testsuite/{sim => }/frv/sthfu.cgs | 0 sim/testsuite/{sim => }/frv/sthi.cgs | 0 sim/testsuite/{sim => }/frv/sthu.cgs | 0 sim/testsuite/{sim => }/frv/sti.cgs | 0 sim/testsuite/{sim => }/frv/stq.cgs | 0 sim/testsuite/{sim => }/frv/stq.pcgs | 0 sim/testsuite/{sim => }/frv/stqc.cgs | 0 sim/testsuite/{sim => }/frv/stqc.pcgs | 0 sim/testsuite/{sim => }/frv/stqcu.cgs | 0 sim/testsuite/{sim => }/frv/stqf.cgs | 0 sim/testsuite/{sim => }/frv/stqf.pcgs | 0 sim/testsuite/{sim => }/frv/stqfi.cgs | 0 sim/testsuite/{sim => }/frv/stqfu.cgs | 0 sim/testsuite/{sim => }/frv/stqi.cgs | 0 sim/testsuite/{sim => }/frv/stqu.cgs | 0 sim/testsuite/{sim => }/frv/stu.cgs | 0 sim/testsuite/{sim => }/frv/sub.cgs | 0 sim/testsuite/{sim => }/frv/subcc.cgs | 0 sim/testsuite/{sim => }/frv/subi.cgs | 0 sim/testsuite/{sim => }/frv/subicc.cgs | 0 sim/testsuite/{sim => }/frv/subx.cgs | 0 sim/testsuite/{sim => }/frv/subxcc.cgs | 0 sim/testsuite/{sim => }/frv/subxi.cgs | 0 sim/testsuite/{sim => }/frv/subxicc.cgs | 0 sim/testsuite/{sim => }/frv/swap.cgs | 0 sim/testsuite/{sim => }/frv/swapi.cgs | 0 sim/testsuite/{sim => }/frv/tc.cgs | 0 sim/testsuite/{sim => }/frv/teq.cgs | 0 sim/testsuite/{sim => }/frv/testutils.inc | 0 sim/testsuite/{sim => }/frv/tge.cgs | 0 sim/testsuite/{sim => }/frv/tgt.cgs | 0 sim/testsuite/{sim => }/frv/thi.cgs | 0 sim/testsuite/{sim => }/frv/tic.cgs | 0 sim/testsuite/{sim => }/frv/tieq.cgs | 0 sim/testsuite/{sim => }/frv/tige.cgs | 0 sim/testsuite/{sim => }/frv/tigt.cgs | 0 sim/testsuite/{sim => }/frv/tihi.cgs | 0 sim/testsuite/{sim => }/frv/tile.cgs | 0 sim/testsuite/{sim => }/frv/tils.cgs | 0 sim/testsuite/{sim => }/frv/tilt.cgs | 0 sim/testsuite/{sim => }/frv/tin.cgs | 0 sim/testsuite/{sim => }/frv/tinc.cgs | 0 sim/testsuite/{sim => }/frv/tine.cgs | 0 sim/testsuite/{sim => }/frv/tino.cgs | 0 sim/testsuite/{sim => }/frv/tinv.cgs | 0 sim/testsuite/{sim => }/frv/tip.cgs | 0 sim/testsuite/{sim => }/frv/tira.cgs | 0 sim/testsuite/{sim => }/frv/tiv.cgs | 0 sim/testsuite/{sim => }/frv/tle.cgs | 0 sim/testsuite/{sim => }/frv/tls.cgs | 0 sim/testsuite/{sim => }/frv/tlt.cgs | 0 sim/testsuite/{sim => }/frv/tn.cgs | 0 sim/testsuite/{sim => }/frv/tnc.cgs | 0 sim/testsuite/{sim => }/frv/tne.cgs | 0 sim/testsuite/{sim => }/frv/tno.cgs | 0 sim/testsuite/{sim => }/frv/tnv.cgs | 0 sim/testsuite/{sim => }/frv/tp.cgs | 0 sim/testsuite/{sim => }/frv/tra.cgs | 0 sim/testsuite/{sim => }/frv/tv.cgs | 0 sim/testsuite/{sim => }/frv/udiv.cgs | 0 sim/testsuite/{sim => }/frv/udivi.cgs | 0 sim/testsuite/{sim => }/frv/umul.cgs | 0 sim/testsuite/{sim => }/frv/umulcc.cgs | 0 sim/testsuite/{sim => }/frv/umuli.cgs | 0 sim/testsuite/{sim => }/frv/umulicc.cgs | 0 sim/testsuite/{sim => }/frv/xor.cgs | 0 sim/testsuite/{sim => }/frv/xorcc.cgs | 0 sim/testsuite/{sim => }/frv/xorcr.cgs | 0 sim/testsuite/{sim => }/frv/xori.cgs | 0 sim/testsuite/{sim => }/frv/xoricc.cgs | 0 sim/testsuite/{sim => }/ft32/ChangeLog | 0 sim/testsuite/{sim => }/ft32/allinsn.exp | 0 sim/testsuite/{sim => }/ft32/basic.s | 0 sim/testsuite/{sim => }/ft32/testutils.inc | 0 sim/testsuite/{sim => }/h8300/ChangeLog | 0 sim/testsuite/{sim => }/h8300/addb.s | 0 sim/testsuite/{sim => }/h8300/addl.s | 0 sim/testsuite/{sim => }/h8300/adds.s | 0 sim/testsuite/{sim => }/h8300/addw.s | 0 sim/testsuite/{sim => }/h8300/addx.s | 0 sim/testsuite/{sim => }/h8300/allinsn.exp | 0 sim/testsuite/{sim => }/h8300/andb.s | 0 sim/testsuite/{sim => }/h8300/andl.s | 0 sim/testsuite/{sim => }/h8300/andw.s | 0 sim/testsuite/{sim => }/h8300/band.s | 0 sim/testsuite/{sim => }/h8300/bfld.s | 0 sim/testsuite/{sim => }/h8300/biand.s | 0 sim/testsuite/{sim => }/h8300/bra.s | 0 sim/testsuite/{sim => }/h8300/brabc.s | 0 sim/testsuite/{sim => }/h8300/bset.s | 0 sim/testsuite/{sim => }/h8300/cmpb.s | 0 sim/testsuite/{sim => }/h8300/cmpl.s | 0 sim/testsuite/{sim => }/h8300/cmpw.s | 0 sim/testsuite/{sim => }/h8300/daa.s | 0 sim/testsuite/{sim => }/h8300/das.s | 0 sim/testsuite/{sim => }/h8300/dec.s | 0 sim/testsuite/{sim => }/h8300/div.s | 0 sim/testsuite/{sim => }/h8300/extl.s | 0 sim/testsuite/{sim => }/h8300/extw.s | 0 sim/testsuite/{sim => }/h8300/inc.s | 0 sim/testsuite/{sim => }/h8300/jmp.s | 0 sim/testsuite/{sim => }/h8300/ldc.s | 0 sim/testsuite/{sim => }/h8300/ldm.s | 0 sim/testsuite/{sim => }/h8300/mac.s | 0 sim/testsuite/{sim => }/h8300/mova.s | 0 sim/testsuite/{sim => }/h8300/movb.s | 0 sim/testsuite/{sim => }/h8300/movl.s | 0 sim/testsuite/{sim => }/h8300/movmd.s | 0 sim/testsuite/{sim => }/h8300/movsd.s | 0 sim/testsuite/{sim => }/h8300/movw.s | 0 sim/testsuite/{sim => }/h8300/mul.s | 0 sim/testsuite/{sim => }/h8300/neg.s | 0 sim/testsuite/{sim => }/h8300/nop.s | 0 sim/testsuite/{sim => }/h8300/not.s | 0 sim/testsuite/{sim => }/h8300/orb.s | 0 sim/testsuite/{sim => }/h8300/orl.s | 0 sim/testsuite/{sim => }/h8300/orw.s | 0 sim/testsuite/{sim => }/h8300/rotl.s | 0 sim/testsuite/{sim => }/h8300/rotr.s | 0 sim/testsuite/{sim => }/h8300/rotxl.s | 0 sim/testsuite/{sim => }/h8300/rotxr.s | 0 sim/testsuite/{sim => }/h8300/shal.s | 0 sim/testsuite/{sim => }/h8300/shar.s | 0 sim/testsuite/{sim => }/h8300/shll.s | 0 sim/testsuite/{sim => }/h8300/shlr.s | 0 sim/testsuite/{sim => }/h8300/stack.s | 0 sim/testsuite/{sim => }/h8300/stc.s | 0 sim/testsuite/{sim => }/h8300/subb.s | 0 sim/testsuite/{sim => }/h8300/subl.s | 0 sim/testsuite/{sim => }/h8300/subs.s | 0 sim/testsuite/{sim => }/h8300/subw.s | 0 sim/testsuite/{sim => }/h8300/subx.s | 0 sim/testsuite/{sim => }/h8300/tas.s | 0 sim/testsuite/{sim => }/h8300/testutils.inc | 0 sim/testsuite/{sim => }/h8300/xorb.s | 0 sim/testsuite/{sim => }/h8300/xorl.s | 0 sim/testsuite/{sim => }/h8300/xorw.s | 0 sim/testsuite/{sim => }/iq2000/ChangeLog | 0 sim/testsuite/{sim => }/iq2000/allinsn.exp | 0 sim/testsuite/{sim => }/iq2000/pass.s | 0 sim/testsuite/{sim => }/iq2000/testutils.inc | 0 sim/testsuite/lib/sim-defs.exp | 23 +- sim/testsuite/{sim => }/lm32/ChangeLog | 0 sim/testsuite/{sim => }/lm32/allinsn.exp | 0 sim/testsuite/{sim => }/lm32/pass.s | 0 sim/testsuite/{sim => }/lm32/testutils.inc | 0 sim/testsuite/{sim => }/m32c/ChangeLog | 0 sim/testsuite/{sim => }/m32c/allinsn.exp | 0 sim/testsuite/{sim => }/m32c/blinky.s | 0 sim/testsuite/{sim => }/m32c/fail.s | 0 sim/testsuite/{sim => }/m32c/gloss.s | 0 sim/testsuite/{sim => }/m32c/pass.s | 0 sim/testsuite/{sim => }/m32c/sample.ld | 0 sim/testsuite/{sim => }/m32c/sample.s | 0 sim/testsuite/{sim => }/m32c/sample2.c | 0 sim/testsuite/{sim => }/m32c/testutils.inc | 0 sim/testsuite/m32r-elf/ChangeLog | 18 - sim/testsuite/m32r-elf/Makefile.in | 156 - sim/testsuite/m32r-elf/configure | 2984 ---- sim/testsuite/m32r-elf/configure.ac | 18 - sim/testsuite/m32r-elf/exit47.s | 7 - sim/testsuite/m32r-elf/hello.s | 17 - sim/testsuite/m32r-elf/loop.s | 2 - sim/testsuite/m32r/ChangeLog | 126 + sim/testsuite/{sim => }/m32r/add.cgs | 0 sim/testsuite/{sim => }/m32r/add3.cgs | 0 sim/testsuite/{sim => }/m32r/addi.cgs | 0 sim/testsuite/{sim => }/m32r/addv.cgs | 0 sim/testsuite/{sim => }/m32r/addv3.cgs | 0 sim/testsuite/{sim => }/m32r/addx.cgs | 0 sim/testsuite/{sim => }/m32r/allinsn.exp | 0 sim/testsuite/{sim => }/m32r/and.cgs | 0 sim/testsuite/{sim => }/m32r/and3.cgs | 0 sim/testsuite/{sim => }/m32r/bc24.cgs | 0 sim/testsuite/{sim => }/m32r/bc8.cgs | 0 sim/testsuite/{sim => }/m32r/beq.cgs | 0 sim/testsuite/{sim => }/m32r/beqz.cgs | 0 sim/testsuite/{sim => }/m32r/bgez.cgs | 0 sim/testsuite/{sim => }/m32r/bgtz.cgs | 0 sim/testsuite/{sim => }/m32r/bl24.cgs | 0 sim/testsuite/{sim => }/m32r/bl8.cgs | 0 sim/testsuite/{sim => }/m32r/blez.cgs | 0 sim/testsuite/{sim => }/m32r/bltz.cgs | 0 sim/testsuite/{sim => }/m32r/bnc24.cgs | 0 sim/testsuite/{sim => }/m32r/bnc8.cgs | 0 sim/testsuite/{sim => }/m32r/bne.cgs | 0 sim/testsuite/{sim => }/m32r/bnez.cgs | 0 sim/testsuite/{sim => }/m32r/bra24.cgs | 0 sim/testsuite/{sim => }/m32r/bra8.cgs | 0 sim/testsuite/{sim => }/m32r/cmp.cgs | 0 sim/testsuite/{sim => }/m32r/cmpi.cgs | 0 sim/testsuite/{sim => }/m32r/cmpu.cgs | 0 sim/testsuite/{sim => }/m32r/cmpui.cgs | 0 sim/testsuite/{sim => }/m32r/div.cgs | 0 sim/testsuite/{sim => }/m32r/divu.cgs | 0 sim/testsuite/m32r/exit47.ms | 11 + sim/testsuite/{sim => }/m32r/hello.ms | 0 sim/testsuite/{sim => }/m32r/hw-trap.ms | 0 sim/testsuite/{sim => }/m32r/jl.cgs | 0 sim/testsuite/{sim => }/m32r/jmp.cgs | 0 sim/testsuite/{sim => }/m32r/ld-d.cgs | 0 sim/testsuite/{sim => }/m32r/ld-plus.cgs | 0 sim/testsuite/{sim => }/m32r/ld.cgs | 0 sim/testsuite/{sim => }/m32r/ld24.cgs | 0 sim/testsuite/{sim => }/m32r/ldb-d.cgs | 0 sim/testsuite/{sim => }/m32r/ldb.cgs | 0 sim/testsuite/{sim => }/m32r/ldh-d.cgs | 0 sim/testsuite/{sim => }/m32r/ldh.cgs | 0 sim/testsuite/{sim => }/m32r/ldi16.cgs | 0 sim/testsuite/{sim => }/m32r/ldi8.cgs | 0 sim/testsuite/{sim => }/m32r/ldub-d.cgs | 0 sim/testsuite/{sim => }/m32r/ldub.cgs | 0 sim/testsuite/{sim => }/m32r/lduh-d.cgs | 0 sim/testsuite/{sim => }/m32r/lduh.cgs | 0 sim/testsuite/{sim => }/m32r/lock.cgs | 0 sim/testsuite/{sim => }/m32r/machi.cgs | 0 sim/testsuite/{sim => }/m32r/maclo.cgs | 0 sim/testsuite/{sim => }/m32r/macwhi.cgs | 0 sim/testsuite/{sim => }/m32r/macwlo.cgs | 0 sim/testsuite/{sim => }/m32r/misc.exp | 0 sim/testsuite/{sim => }/m32r/mul.cgs | 0 sim/testsuite/{sim => }/m32r/mulhi.cgs | 0 sim/testsuite/{sim => }/m32r/mullo.cgs | 0 sim/testsuite/{sim => }/m32r/mulwhi.cgs | 0 sim/testsuite/{sim => }/m32r/mulwlo.cgs | 0 sim/testsuite/{sim => }/m32r/mv.cgs | 0 sim/testsuite/{sim => }/m32r/mvfachi.cgs | 0 sim/testsuite/{sim => }/m32r/mvfaclo.cgs | 0 sim/testsuite/{sim => }/m32r/mvfacmi.cgs | 0 sim/testsuite/{sim => }/m32r/mvfc.cgs | 0 sim/testsuite/{sim => }/m32r/mvtachi.cgs | 0 sim/testsuite/{sim => }/m32r/mvtaclo.cgs | 0 sim/testsuite/{sim => }/m32r/mvtc.cgs | 0 sim/testsuite/{sim => }/m32r/neg.cgs | 0 sim/testsuite/{sim => }/m32r/nop.cgs | 0 sim/testsuite/{sim => }/m32r/not.cgs | 0 sim/testsuite/{sim => }/m32r/or.cgs | 0 sim/testsuite/{sim => }/m32r/or3.cgs | 0 sim/testsuite/{sim => }/m32r/rac.cgs | 0 sim/testsuite/{sim => }/m32r/rach.cgs | 0 sim/testsuite/{sim => }/m32r/rem.cgs | 0 sim/testsuite/{sim => }/m32r/remu.cgs | 0 sim/testsuite/{sim => }/m32r/rte.cgs | 0 sim/testsuite/{sim => }/m32r/seth.cgs | 0 sim/testsuite/{sim => }/m32r/sll.cgs | 0 sim/testsuite/{sim => }/m32r/sll3.cgs | 0 sim/testsuite/{sim => }/m32r/slli.cgs | 0 sim/testsuite/{sim => }/m32r/sra.cgs | 0 sim/testsuite/{sim => }/m32r/sra3.cgs | 0 sim/testsuite/{sim => }/m32r/srai.cgs | 0 sim/testsuite/{sim => }/m32r/srl.cgs | 0 sim/testsuite/{sim => }/m32r/srl3.cgs | 0 sim/testsuite/{sim => }/m32r/srli.cgs | 0 sim/testsuite/{sim => }/m32r/st-d.cgs | 0 sim/testsuite/{sim => }/m32r/st-minus.cgs | 0 sim/testsuite/{sim => }/m32r/st-plus.cgs | 0 sim/testsuite/{sim => }/m32r/st.cgs | 0 sim/testsuite/{sim => }/m32r/stb-d.cgs | 0 sim/testsuite/{sim => }/m32r/stb.cgs | 0 sim/testsuite/{sim => }/m32r/sth-d.cgs | 0 sim/testsuite/{sim => }/m32r/sth.cgs | 0 sim/testsuite/{sim => }/m32r/sub.cgs | 0 sim/testsuite/{sim => }/m32r/subv.cgs | 0 sim/testsuite/{sim => }/m32r/subx.cgs | 0 sim/testsuite/{sim => }/m32r/testutils.inc | 0 sim/testsuite/{sim => }/m32r/trap.cgs | 0 sim/testsuite/{sim => }/m32r/unlock.cgs | 0 sim/testsuite/{sim => }/m32r/uread16.ms | 0 sim/testsuite/{sim => }/m32r/uread32.ms | 0 sim/testsuite/{sim => }/m32r/uwrite16.ms | 0 sim/testsuite/{sim => }/m32r/uwrite32.ms | 0 sim/testsuite/{sim => }/m32r/xor.cgs | 0 sim/testsuite/{sim => }/m32r/xor3.cgs | 0 sim/testsuite/{sim => }/m68hc11/ChangeLog | 0 sim/testsuite/{sim => }/m68hc11/allinsn.exp | 0 sim/testsuite/{sim => }/m68hc11/pass.s | 0 sim/testsuite/{sim => }/m68hc11/testutils.inc | 0 sim/testsuite/{sim => }/mcore/ChangeLog | 0 sim/testsuite/{sim => }/mcore/allinsn.exp | 0 sim/testsuite/{sim => }/mcore/fail.s | 0 sim/testsuite/{sim => }/mcore/pass.s | 0 sim/testsuite/{sim => }/mcore/testutils.inc | 0 sim/testsuite/{sim => }/microblaze/ChangeLog | 0 sim/testsuite/{sim => }/microblaze/allinsn.exp | 0 sim/testsuite/{sim => }/microblaze/pass.s | 0 sim/testsuite/{sim => }/microblaze/testutils.inc | 0 sim/testsuite/{sim => }/mips/ChangeLog | 0 sim/testsuite/{sim => }/mips/basic.exp | 0 sim/testsuite/{sim => }/mips/fpu64-ps-sb1.s | 0 sim/testsuite/{sim => }/mips/fpu64-ps.s | 0 sim/testsuite/{sim => }/mips/hilo-hazard-1.s | 0 sim/testsuite/{sim => }/mips/hilo-hazard-2.s | 0 sim/testsuite/{sim => }/mips/hilo-hazard-3.s | 0 sim/testsuite/{sim => }/mips/hilo-hazard-4.s | 0 sim/testsuite/{sim => }/mips/mdmx-ob-sb1.s | 0 sim/testsuite/{sim => }/mips/mdmx-ob.s | 0 sim/testsuite/{sim => }/mips/mips32-dsp.s | 0 sim/testsuite/{sim => }/mips/mips32-dsp2.s | 0 sim/testsuite/{sim => }/mips/sanity.s | 0 sim/testsuite/{sim => }/mips/testutils.inc | 0 sim/testsuite/{sim => }/mips/utils-dsp.inc | 0 sim/testsuite/{sim => }/mips/utils-fpu.inc | 0 sim/testsuite/{sim => }/mips/utils-mdmx.inc | 0 sim/testsuite/mips64el-elf/ChangeLog | 19 - sim/testsuite/mips64el-elf/Makefile.in | 170 - sim/testsuite/mips64el-elf/configure | 2984 ---- sim/testsuite/mips64el-elf/configure.ac | 18 - sim/testsuite/{sim => }/mn10300/ChangeLog | 0 sim/testsuite/{sim => }/mn10300/allinsn.exp | 0 sim/testsuite/{sim => }/mn10300/pass.s | 0 sim/testsuite/{sim => }/mn10300/testutils.inc | 0 sim/testsuite/{sim => }/moxie/ChangeLog | 0 sim/testsuite/{sim => }/moxie/allinsn.exp | 0 sim/testsuite/{sim => }/moxie/pass.s | 0 sim/testsuite/{sim => }/moxie/testutils.inc | 0 sim/testsuite/{sim => }/msp430/ChangeLog | 0 sim/testsuite/{sim => }/msp430/add.s | 0 sim/testsuite/{sim => }/msp430/allinsn.exp | 0 sim/testsuite/{sim => }/msp430/mpyull_hwmult.s | 0 sim/testsuite/{sim => }/msp430/rrux.s | 0 sim/testsuite/{sim => }/msp430/testutils.inc | 0 sim/testsuite/{sim => }/or1k/ChangeLog | 0 sim/testsuite/{sim => }/or1k/add.S | 0 sim/testsuite/{sim => }/or1k/adrp.S | 0 sim/testsuite/{sim => }/or1k/alltests.exp | 0 sim/testsuite/{sim => }/or1k/and.S | 0 sim/testsuite/{sim => }/or1k/basic.S | 0 sim/testsuite/{sim => }/or1k/div.S | 0 sim/testsuite/{sim => }/or1k/ext.S | 0 sim/testsuite/{sim => }/or1k/find.S | 0 sim/testsuite/{sim => }/or1k/flag.S | 0 sim/testsuite/{sim => }/or1k/fpu-unordered.S | 0 sim/testsuite/{sim => }/or1k/fpu.S | 0 sim/testsuite/{sim => }/or1k/fpu64a32-unordered.S | 0 sim/testsuite/{sim => }/or1k/fpu64a32.S | 0 sim/testsuite/{sim => }/or1k/jump.S | 0 sim/testsuite/{sim => }/or1k/load.S | 0 sim/testsuite/{sim => }/or1k/mac.S | 0 sim/testsuite/{sim => }/or1k/mfspr.S | 0 sim/testsuite/{sim => }/or1k/mul.S | 0 sim/testsuite/{sim => }/or1k/or.S | 0 sim/testsuite/{sim => }/or1k/or1k-asm-test-env.h | 0 .../{sim => }/or1k/or1k-asm-test-helpers.h | 0 sim/testsuite/{sim => }/or1k/or1k-asm-test.h | 0 sim/testsuite/{sim => }/or1k/or1k-asm.h | 0 sim/testsuite/{sim => }/or1k/or1k-test.ld | 0 sim/testsuite/{sim => }/or1k/ror.S | 0 sim/testsuite/{sim => }/or1k/shift.S | 0 sim/testsuite/{sim => }/or1k/spr-defs.h | 0 sim/testsuite/{sim => }/or1k/sub.S | 0 sim/testsuite/{sim => }/or1k/xor.S | 0 sim/testsuite/{sim => }/pru/ChangeLog | 0 sim/testsuite/{sim => }/pru/add.s | 0 sim/testsuite/{sim => }/pru/allinsn.exp | 0 sim/testsuite/{sim => }/pru/dmem-zero-pass.s | 0 sim/testsuite/{sim => }/pru/dmem-zero-trap.s | 0 sim/testsuite/{sim => }/pru/dram.s | 0 sim/testsuite/{sim => }/pru/jmp.s | 0 sim/testsuite/{sim => }/pru/lmbd.s | 0 sim/testsuite/{sim => }/pru/loop-imm.s | 0 sim/testsuite/{sim => }/pru/loop-reg.s | 0 sim/testsuite/{sim => }/pru/mul.s | 0 sim/testsuite/{sim => }/pru/subreg.s | 0 sim/testsuite/{sim => }/pru/testutils.inc | 0 sim/testsuite/{sim => }/sh/ChangeLog | 0 sim/testsuite/{sim => }/sh/add.s | 0 sim/testsuite/{sim => }/sh/allinsn.exp | 0 sim/testsuite/{sim => }/sh/and.s | 0 sim/testsuite/{sim => }/sh/bandor.s | 0 sim/testsuite/{sim => }/sh/bandornot.s | 0 sim/testsuite/{sim => }/sh/bclr.s | 0 sim/testsuite/{sim => }/sh/bld.s | 0 sim/testsuite/{sim => }/sh/bldnot.s | 0 sim/testsuite/{sim => }/sh/bset.s | 0 sim/testsuite/{sim => }/sh/bst.s | 0 sim/testsuite/{sim => }/sh/bxor.s | 0 sim/testsuite/{sim => }/sh/clip.s | 0 sim/testsuite/{sim => }/sh/div.s | 0 sim/testsuite/{sim => }/sh/dmxy.s | 0 sim/testsuite/{sim => }/sh/fabs.s | 0 sim/testsuite/{sim => }/sh/fadd.s | 0 sim/testsuite/{sim => }/sh/fail.s | 0 sim/testsuite/{sim => }/sh/fcmpeq.s | 0 sim/testsuite/{sim => }/sh/fcmpgt.s | 0 sim/testsuite/{sim => }/sh/fcnvds.s | 0 sim/testsuite/{sim => }/sh/fcnvsd.s | 0 sim/testsuite/{sim => }/sh/fdiv.s | 0 sim/testsuite/{sim => }/sh/fipr.s | 0 sim/testsuite/{sim => }/sh/fldi0.s | 0 sim/testsuite/{sim => }/sh/fldi1.s | 0 sim/testsuite/{sim => }/sh/flds.s | 0 sim/testsuite/{sim => }/sh/float.s | 0 sim/testsuite/{sim => }/sh/fmac.s | 0 sim/testsuite/{sim => }/sh/fmov.s | 0 sim/testsuite/{sim => }/sh/fmul.s | 0 sim/testsuite/{sim => }/sh/fneg.s | 0 sim/testsuite/{sim => }/sh/fpchg.s | 0 sim/testsuite/{sim => }/sh/frchg.s | 0 sim/testsuite/{sim => }/sh/fsca.s | 0 sim/testsuite/{sim => }/sh/fschg.s | 0 sim/testsuite/{sim => }/sh/fsqrt.s | 0 sim/testsuite/{sim => }/sh/fsrra.s | 0 sim/testsuite/{sim => }/sh/fsub.s | 0 sim/testsuite/{sim => }/sh/ftrc.s | 0 sim/testsuite/{sim => }/sh/ldrc.s | 0 sim/testsuite/{sim => }/sh/loop.s | 0 sim/testsuite/{sim => }/sh/macl.s | 0 sim/testsuite/{sim => }/sh/macw.s | 0 sim/testsuite/{sim => }/sh/mov.s | 0 sim/testsuite/{sim => }/sh/movi.s | 0 sim/testsuite/{sim => }/sh/movli.s | 0 sim/testsuite/{sim => }/sh/movua.s | 0 sim/testsuite/{sim => }/sh/movxy.s | 0 sim/testsuite/{sim => }/sh/mulr.s | 0 sim/testsuite/{sim => }/sh/pabs.s | 0 sim/testsuite/{sim => }/sh/padd.s | 0 sim/testsuite/{sim => }/sh/paddc.s | 0 sim/testsuite/{sim => }/sh/pand.s | 0 sim/testsuite/{sim => }/sh/pass.s | 0 sim/testsuite/{sim => }/sh/pclr.s | 0 sim/testsuite/{sim => }/sh/pdec.s | 0 sim/testsuite/{sim => }/sh/pdmsb.s | 0 sim/testsuite/{sim => }/sh/pinc.s | 0 sim/testsuite/{sim => }/sh/pmuls.s | 0 sim/testsuite/{sim => }/sh/prnd.s | 0 sim/testsuite/{sim => }/sh/pshai.s | 0 sim/testsuite/{sim => }/sh/pshar.s | 0 sim/testsuite/{sim => }/sh/pshli.s | 0 sim/testsuite/{sim => }/sh/pshlr.s | 0 sim/testsuite/{sim => }/sh/psub.s | 0 sim/testsuite/{sim => }/sh/pswap.s | 0 sim/testsuite/{sim => }/sh/pushpop.s | 0 sim/testsuite/{sim => }/sh/resbank.s | 0 sim/testsuite/{sim => }/sh/sett.s | 0 sim/testsuite/{sim => }/sh/shll.s | 0 sim/testsuite/{sim => }/sh/shll16.s | 0 sim/testsuite/{sim => }/sh/shll2.s | 0 sim/testsuite/{sim => }/sh/shll8.s | 0 sim/testsuite/{sim => }/sh/shlr.s | 0 sim/testsuite/{sim => }/sh/shlr16.s | 0 sim/testsuite/{sim => }/sh/shlr2.s | 0 sim/testsuite/{sim => }/sh/shlr8.s | 0 sim/testsuite/{sim => }/sh/swap.s | 0 sim/testsuite/{sim => }/sh/testutils.inc | 0 sim/testsuite/sim/bfin/ChangeLog | 370 - sim/testsuite/sim/bfin/s21.s | 298 - sim/testsuite/sim/cris/ChangeLog | 176 - sim/testsuite/sim/cris/c/c.exp | 244 - sim/testsuite/sim/cris/c/helloaout.c | 10 - sim/testsuite/sim/cris/c/kill2.c | 16 - sim/testsuite/sim/cris/c/openpf1.c | 38 - sim/testsuite/sim/cris/c/openpf2.c | 16 - sim/testsuite/sim/cris/c/pipe1.c | 47 - sim/testsuite/sim/cris/c/readlink4.c | 62 - sim/testsuite/sim/cris/c/sched1.c | 15 - sim/testsuite/sim/cris/c/sched2.c | 19 - sim/testsuite/sim/cris/c/sched3.c | 24 - sim/testsuite/sim/cris/c/sched4.c | 24 - sim/testsuite/sim/cris/c/sig5.c | 16 - sim/testsuite/sim/cris/c/sig8.c | 19 - sim/testsuite/sim/cris/hw/rv-n-cris/rvc.exp | 249 - sim/testsuite/sim/frv/ChangeLog | 76 - sim/testsuite/sim/m32r/ChangeLog | 122 - sim/testsuite/sim/sh64/ChangeLog | 21 - sim/testsuite/sim/sh64/compact.exp | 19 - sim/testsuite/sim/sh64/compact/ChangeLog | 26 - sim/testsuite/sim/sh64/compact/add.cgs | 55 - sim/testsuite/sim/sh64/compact/addc.cgs | 90 - sim/testsuite/sim/sh64/compact/addi.cgs | 46 - sim/testsuite/sim/sh64/compact/addv.cgs | 48 - sim/testsuite/sim/sh64/compact/and.cgs | 33 - sim/testsuite/sim/sh64/compact/andb.cgs | 24 - sim/testsuite/sim/sh64/compact/andi.cgs | 43 - sim/testsuite/sim/sh64/compact/bf.cgs | 24 - sim/testsuite/sim/sh64/compact/bfs.cgs | 28 - sim/testsuite/sim/sh64/compact/bra.cgs | 23 - sim/testsuite/sim/sh64/compact/braf.cgs | 24 - sim/testsuite/sim/sh64/compact/brk.cgs | 18 - sim/testsuite/sim/sh64/compact/bsr.cgs | 21 - sim/testsuite/sim/sh64/compact/bsrf.cgs | 22 - sim/testsuite/sim/sh64/compact/bt.cgs | 24 - sim/testsuite/sim/sh64/compact/bts.cgs | 28 - sim/testsuite/sim/sh64/compact/clrmac.cgs | 13 - sim/testsuite/sim/sh64/compact/clrs.cgs | 14 - sim/testsuite/sim/sh64/compact/clrt.cgs | 16 - sim/testsuite/sim/sh64/compact/cmpeq.cgs | 52 - sim/testsuite/sim/sh64/compact/cmpeqi.cgs | 39 - sim/testsuite/sim/sh64/compact/cmpge.cgs | 69 - sim/testsuite/sim/sh64/compact/cmpgt.cgs | 69 - sim/testsuite/sim/sh64/compact/cmphi.cgs | 68 - sim/testsuite/sim/sh64/compact/cmphs.cgs | 59 - sim/testsuite/sim/sh64/compact/cmppl.cgs | 37 - sim/testsuite/sim/sh64/compact/cmppz.cgs | 37 - sim/testsuite/sim/sh64/compact/cmpstr.cgs | 148 - sim/testsuite/sim/sh64/compact/div0s.cgs | 52 - sim/testsuite/sim/sh64/compact/div0u.cgs | 21 - sim/testsuite/sim/sh64/compact/div1.cgs | 52 - sim/testsuite/sim/sh64/compact/dmulsl.cgs | 115 - sim/testsuite/sim/sh64/compact/dmulul.cgs | 53 - sim/testsuite/sim/sh64/compact/dt.cgs | 42 - sim/testsuite/sim/sh64/compact/extsb.cgs | 29 - sim/testsuite/sim/sh64/compact/extsw.cgs | 32 - sim/testsuite/sim/sh64/compact/extub.cgs | 31 - sim/testsuite/sim/sh64/compact/extuw.cgs | 31 - sim/testsuite/sim/sh64/compact/fabs.cgs | 88 - sim/testsuite/sim/sh64/compact/fadd.cgs | 31 - sim/testsuite/sim/sh64/compact/fcmpeq.cgs | 88 - sim/testsuite/sim/sh64/compact/fcmpgt.cgs | 95 - sim/testsuite/sim/sh64/compact/fcnvds.cgs | 13 - sim/testsuite/sim/sh64/compact/fcnvsd.cgs | 27 - sim/testsuite/sim/sh64/compact/fdiv.cgs | 83 - sim/testsuite/sim/sh64/compact/fipr.cgs | 44 - sim/testsuite/sim/sh64/compact/fldi0.cgs | 17 - sim/testsuite/sim/sh64/compact/fldi1.cgs | 17 - sim/testsuite/sim/sh64/compact/flds.cgs | 26 - sim/testsuite/sim/sh64/compact/float.cgs | 80 - sim/testsuite/sim/sh64/compact/fmac.cgs | 78 - sim/testsuite/sim/sh64/compact/fmov.cgs | 273 - sim/testsuite/sim/sh64/compact/fmul.cgs | 121 - sim/testsuite/sim/sh64/compact/fneg.cgs | 83 - sim/testsuite/sim/sh64/compact/frchg.cgs | 13 - sim/testsuite/sim/sh64/compact/fschg.cgs | 13 - sim/testsuite/sim/sh64/compact/fsqrt.cgs | 93 - sim/testsuite/sim/sh64/compact/fsts.cgs | 11 - sim/testsuite/sim/sh64/compact/fsub.cgs | 120 - sim/testsuite/sim/sh64/compact/ftrc.cgs | 132 - sim/testsuite/sim/sh64/compact/ftrv.cgs | 74 - sim/testsuite/sim/sh64/compact/jmp.cgs | 29 - sim/testsuite/sim/sh64/compact/jsr.cgs | 29 - sim/testsuite/sim/sh64/compact/ldc-gbr.cgs | 22 - sim/testsuite/sim/sh64/compact/ldcl-gbr.cgs | 28 - sim/testsuite/sim/sh64/compact/lds-fpscr.cgs | 22 - sim/testsuite/sim/sh64/compact/lds-fpul.cgs | 17 - sim/testsuite/sim/sh64/compact/lds-mach.cgs | 23 - sim/testsuite/sim/sh64/compact/lds-macl.cgs | 23 - sim/testsuite/sim/sh64/compact/lds-pr.cgs | 23 - sim/testsuite/sim/sh64/compact/ldsl-fpscr.cgs | 43 - sim/testsuite/sim/sh64/compact/ldsl-fpul.cgs | 27 - sim/testsuite/sim/sh64/compact/ldsl-mach.cgs | 26 - sim/testsuite/sim/sh64/compact/ldsl-macl.cgs | 26 - sim/testsuite/sim/sh64/compact/ldsl-pr.cgs | 28 - sim/testsuite/sim/sh64/compact/macl.cgs | 76 - sim/testsuite/sim/sh64/compact/macw.cgs | 70 - sim/testsuite/sim/sh64/compact/mov.cgs | 40 - sim/testsuite/sim/sh64/compact/mova.cgs | 29 - sim/testsuite/sim/sh64/compact/movb1.cgs | 27 - sim/testsuite/sim/sh64/compact/movb10.cgs | 25 - sim/testsuite/sim/sh64/compact/movb2.cgs | 34 - sim/testsuite/sim/sh64/compact/movb3.cgs | 30 - sim/testsuite/sim/sh64/compact/movb4.cgs | 28 - sim/testsuite/sim/sh64/compact/movb5.cgs | 25 - sim/testsuite/sim/sh64/compact/movb6.cgs | 26 - sim/testsuite/sim/sh64/compact/movb7.cgs | 35 - sim/testsuite/sim/sh64/compact/movb8.cgs | 27 - sim/testsuite/sim/sh64/compact/movb9.cgs | 27 - sim/testsuite/sim/sh64/compact/movcal.cgs | 28 - sim/testsuite/sim/sh64/compact/movi.cgs | 39 - sim/testsuite/sim/sh64/compact/movl1.cgs | 31 - sim/testsuite/sim/sh64/compact/movl10.cgs | 34 - sim/testsuite/sim/sh64/compact/movl11.cgs | 32 - sim/testsuite/sim/sh64/compact/movl2.cgs | 43 - sim/testsuite/sim/sh64/compact/movl3.cgs | 36 - sim/testsuite/sim/sh64/compact/movl4.cgs | 38 - sim/testsuite/sim/sh64/compact/movl5.cgs | 37 - sim/testsuite/sim/sh64/compact/movl6.cgs | 25 - sim/testsuite/sim/sh64/compact/movl7.cgs | 37 - sim/testsuite/sim/sh64/compact/movl8.cgs | 24 - sim/testsuite/sim/sh64/compact/movl9.cgs | 24 - sim/testsuite/sim/sh64/compact/movt.cgs | 28 - sim/testsuite/sim/sh64/compact/movw1.cgs | 29 - sim/testsuite/sim/sh64/compact/movw10.cgs | 32 - sim/testsuite/sim/sh64/compact/movw11.cgs | 35 - sim/testsuite/sim/sh64/compact/movw2.cgs | 36 - sim/testsuite/sim/sh64/compact/movw3.cgs | 31 - sim/testsuite/sim/sh64/compact/movw4.cgs | 31 - sim/testsuite/sim/sh64/compact/movw5.cgs | 32 - sim/testsuite/sim/sh64/compact/movw6.cgs | 30 - sim/testsuite/sim/sh64/compact/movw7.cgs | 36 - sim/testsuite/sim/sh64/compact/movw8.cgs | 31 - sim/testsuite/sim/sh64/compact/movw9.cgs | 33 - sim/testsuite/sim/sh64/compact/mull.cgs | 64 - sim/testsuite/sim/sh64/compact/mulsw.cgs | 91 - sim/testsuite/sim/sh64/compact/muluw.cgs | 96 - sim/testsuite/sim/sh64/compact/neg.cgs | 55 - sim/testsuite/sim/sh64/compact/negc.cgs | 66 - sim/testsuite/sim/sh64/compact/nop.cgs | 13 - sim/testsuite/sim/sh64/compact/not.cgs | 47 - sim/testsuite/sim/sh64/compact/ocbi.cgs | 14 - sim/testsuite/sim/sh64/compact/ocbp.cgs | 15 - sim/testsuite/sim/sh64/compact/ocbwb.cgs | 15 - sim/testsuite/sim/sh64/compact/or.cgs | 43 - sim/testsuite/sim/sh64/compact/orb.cgs | 24 - sim/testsuite/sim/sh64/compact/ori.cgs | 40 - sim/testsuite/sim/sh64/compact/pref.cgs | 15 - sim/testsuite/sim/sh64/compact/rotcl.cgs | 121 - sim/testsuite/sim/sh64/compact/rotcr.cgs | 103 - sim/testsuite/sim/sh64/compact/rotl.cgs | 62 - sim/testsuite/sim/sh64/compact/rotr.cgs | 55 - sim/testsuite/sim/sh64/compact/rts.cgs | 24 - sim/testsuite/sim/sh64/compact/sets.cgs | 13 - sim/testsuite/sim/sh64/compact/sett.cgs | 16 - sim/testsuite/sim/sh64/compact/shad.cgs | 58 - sim/testsuite/sim/sh64/compact/shal.cgs | 57 - sim/testsuite/sim/sh64/compact/shar.cgs | 40 - sim/testsuite/sim/sh64/compact/shld.cgs | 48 - sim/testsuite/sim/sh64/compact/shll.cgs | 57 - sim/testsuite/sim/sh64/compact/shll16.cgs | 44 - sim/testsuite/sim/sh64/compact/shll2.cgs | 40 - sim/testsuite/sim/sh64/compact/shll8.cgs | 38 - sim/testsuite/sim/sh64/compact/shlr.cgs | 33 - sim/testsuite/sim/sh64/compact/shlr16.cgs | 14 - sim/testsuite/sim/sh64/compact/shlr2.cgs | 14 - sim/testsuite/sim/sh64/compact/shlr8.cgs | 14 - sim/testsuite/sim/sh64/compact/stc-gbr.cgs | 21 - sim/testsuite/sim/sh64/compact/stcl-gbr.cgs | 27 - sim/testsuite/sim/sh64/compact/sts-fpscr.cgs | 23 - sim/testsuite/sim/sh64/compact/sts-fpul.cgs | 14 - sim/testsuite/sim/sh64/compact/sts-mach.cgs | 22 - sim/testsuite/sim/sh64/compact/sts-macl.cgs | 21 - sim/testsuite/sim/sh64/compact/sts-pr.cgs | 22 - sim/testsuite/sim/sh64/compact/stsl-fpscr.cgs | 28 - sim/testsuite/sim/sh64/compact/stsl-fpul.cgs | 27 - sim/testsuite/sim/sh64/compact/stsl-mach.cgs | 42 - sim/testsuite/sim/sh64/compact/stsl-macl.cgs | 42 - sim/testsuite/sim/sh64/compact/stsl-pr.cgs | 42 - sim/testsuite/sim/sh64/compact/sub.cgs | 68 - sim/testsuite/sim/sh64/compact/subc.cgs | 109 - sim/testsuite/sim/sh64/compact/subv.cgs | 55 - sim/testsuite/sim/sh64/compact/swapb.cgs | 44 - sim/testsuite/sim/sh64/compact/swapw.cgs | 43 - sim/testsuite/sim/sh64/compact/tasb.cgs | 26 - sim/testsuite/sim/sh64/compact/testutils.inc | 49 - sim/testsuite/sim/sh64/compact/trapa.cgs | 13 - sim/testsuite/sim/sh64/compact/tst.cgs | 62 - sim/testsuite/sim/sh64/compact/tstb.cgs | 30 - sim/testsuite/sim/sh64/compact/tsti.cgs | 32 - sim/testsuite/sim/sh64/compact/xor.cgs | 70 - sim/testsuite/sim/sh64/compact/xorb.cgs | 24 - sim/testsuite/sim/sh64/compact/xori.cgs | 50 - sim/testsuite/sim/sh64/compact/xtrct.cgs | 46 - sim/testsuite/sim/sh64/interwork.exp | 20 - sim/testsuite/sim/sh64/media.exp | 19 - sim/testsuite/sim/sh64/media/ChangeLog | 102 - sim/testsuite/sim/sh64/media/add.cgs | 47 - sim/testsuite/sim/sh64/media/addi.cgs | 37 - sim/testsuite/sim/sh64/media/addil.cgs | 49 - sim/testsuite/sim/sh64/media/addl.cgs | 61 - sim/testsuite/sim/sh64/media/addzl.cgs | 39 - sim/testsuite/sim/sh64/media/alloco.cgs | 10 - sim/testsuite/sim/sh64/media/and.cgs | 68 - sim/testsuite/sim/sh64/media/andc.cgs | 50 - sim/testsuite/sim/sh64/media/andi.cgs | 46 - sim/testsuite/sim/sh64/media/beq.cgs | 52 - sim/testsuite/sim/sh64/media/beqi.cgs | 40 - sim/testsuite/sim/sh64/media/bge.cgs | 40 - sim/testsuite/sim/sh64/media/bgeu.cgs | 47 - sim/testsuite/sim/sh64/media/bgt.cgs | 32 - sim/testsuite/sim/sh64/media/bgtu.cgs | 36 - sim/testsuite/sim/sh64/media/blink.cgs | 17 - sim/testsuite/sim/sh64/media/bne.cgs | 23 - sim/testsuite/sim/sh64/media/bnei.cgs | 23 - sim/testsuite/sim/sh64/media/brk.cgs | 11 - sim/testsuite/sim/sh64/media/byterev.cgs | 67 - sim/testsuite/sim/sh64/media/cmpeq.cgs | 42 - sim/testsuite/sim/sh64/media/cmpgt.cgs | 43 - sim/testsuite/sim/sh64/media/cmpgtu.cgs | 43 - sim/testsuite/sim/sh64/media/cmveq.cgs | 32 - sim/testsuite/sim/sh64/media/cmvne.cgs | 32 - sim/testsuite/sim/sh64/media/fabsd.cgs | 39 - sim/testsuite/sim/sh64/media/fabss.cgs | 39 - sim/testsuite/sim/sh64/media/faddd.cgs | 33 - sim/testsuite/sim/sh64/media/fadds.cgs | 34 - sim/testsuite/sim/sh64/media/fcmpeqd.cgs | 36 - sim/testsuite/sim/sh64/media/fcmpeqs.cgs | 36 - sim/testsuite/sim/sh64/media/fcmpged.cgs | 46 - sim/testsuite/sim/sh64/media/fcmpges.cgs | 46 - sim/testsuite/sim/sh64/media/fcmpgtd.cgs | 36 - sim/testsuite/sim/sh64/media/fcmpgts.cgs | 36 - sim/testsuite/sim/sh64/media/fcmpund.cgs | 26 - sim/testsuite/sim/sh64/media/fcmpuns.cgs | 26 - sim/testsuite/sim/sh64/media/fcnvds.cgs | 27 - sim/testsuite/sim/sh64/media/fcnvsd.cgs | 27 - sim/testsuite/sim/sh64/media/fdivd.cgs | 39 - sim/testsuite/sim/sh64/media/fdivs.cgs | 39 - sim/testsuite/sim/sh64/media/fgetscr.cgs | 14 - sim/testsuite/sim/sh64/media/fiprs.cgs | 42 - sim/testsuite/sim/sh64/media/fldd.cgs | 13 - sim/testsuite/sim/sh64/media/fldp.cgs | 16 - sim/testsuite/sim/sh64/media/flds.cgs | 13 - sim/testsuite/sim/sh64/media/fldxd.cgs | 16 - sim/testsuite/sim/sh64/media/fldxp.cgs | 22 - sim/testsuite/sim/sh64/media/fldxs.cgs | 16 - sim/testsuite/sim/sh64/media/floatld.cgs | 12 - sim/testsuite/sim/sh64/media/floatls.cgs | 12 - sim/testsuite/sim/sh64/media/floatqd.cgs | 12 - sim/testsuite/sim/sh64/media/floatqs.cgs | 12 - sim/testsuite/sim/sh64/media/fmacs.cgs | 39 - sim/testsuite/sim/sh64/media/fmovd.cgs | 24 - sim/testsuite/sim/sh64/media/fmovdq.cgs | 23 - sim/testsuite/sim/sh64/media/fmovls.cgs | 26 - sim/testsuite/sim/sh64/media/fmovqd.cgs | 22 - sim/testsuite/sim/sh64/media/fmovs.cgs | 24 - sim/testsuite/sim/sh64/media/fmovsl.cgs | 21 - sim/testsuite/sim/sh64/media/fmuld.cgs | 30 - sim/testsuite/sim/sh64/media/fmuls.cgs | 31 - sim/testsuite/sim/sh64/media/fnegd.cgs | 35 - sim/testsuite/sim/sh64/media/fnegs.cgs | 35 - sim/testsuite/sim/sh64/media/fputscr.cgs | 14 - sim/testsuite/sim/sh64/media/fsqrtd.cgs | 27 - sim/testsuite/sim/sh64/media/fsqrts.cgs | 27 - sim/testsuite/sim/sh64/media/fstd.cgs | 34 - sim/testsuite/sim/sh64/media/fstp.cgs | 14 - sim/testsuite/sim/sh64/media/fsts.cgs | 34 - sim/testsuite/sim/sh64/media/fstxd.cgs | 31 - sim/testsuite/sim/sh64/media/fstxp.cgs | 14 - sim/testsuite/sim/sh64/media/fstxs.cgs | 30 - sim/testsuite/sim/sh64/media/fsubd.cgs | 36 - sim/testsuite/sim/sh64/media/fsubs.cgs | 36 - sim/testsuite/sim/sh64/media/ftrcdl.cgs | 26 - sim/testsuite/sim/sh64/media/ftrcdq.cgs | 24 - sim/testsuite/sim/sh64/media/ftrcsl.cgs | 26 - sim/testsuite/sim/sh64/media/ftrcsq.cgs | 25 - sim/testsuite/sim/sh64/media/ftrvs.cgs | 67 - sim/testsuite/sim/sh64/media/getcfg.cgs | 10 - sim/testsuite/sim/sh64/media/getcon.cgs | 29 - sim/testsuite/sim/sh64/media/gettr.cgs | 48 - sim/testsuite/sim/sh64/media/icbi.cgs | 10 - sim/testsuite/sim/sh64/media/ldb.cgs | 21 - sim/testsuite/sim/sh64/media/ldhil.cgs | 14 - sim/testsuite/sim/sh64/media/ldhiq.cgs | 14 - sim/testsuite/sim/sh64/media/ldl.cgs | 21 - sim/testsuite/sim/sh64/media/ldlol.cgs | 14 - sim/testsuite/sim/sh64/media/ldloq.cgs | 14 - sim/testsuite/sim/sh64/media/ldq.cgs | 21 - sim/testsuite/sim/sh64/media/ldub.cgs | 22 - sim/testsuite/sim/sh64/media/lduw.cgs | 22 - sim/testsuite/sim/sh64/media/ldw.cgs | 21 - sim/testsuite/sim/sh64/media/ldxb.cgs | 28 - sim/testsuite/sim/sh64/media/ldxl.cgs | 28 - sim/testsuite/sim/sh64/media/ldxq.cgs | 28 - sim/testsuite/sim/sh64/media/ldxub.cgs | 28 - sim/testsuite/sim/sh64/media/ldxuw.cgs | 29 - sim/testsuite/sim/sh64/media/ldxw.cgs | 29 - sim/testsuite/sim/sh64/media/mabsl.cgs | 39 - sim/testsuite/sim/sh64/media/mabsw.cgs | 38 - sim/testsuite/sim/sh64/media/maddl.cgs | 29 - sim/testsuite/sim/sh64/media/maddsl.cgs | 14 - sim/testsuite/sim/sh64/media/maddsub.cgs | 14 - sim/testsuite/sim/sh64/media/maddsw.cgs | 14 - sim/testsuite/sim/sh64/media/maddw.cgs | 29 - sim/testsuite/sim/sh64/media/mcmpeqb.cgs | 14 - sim/testsuite/sim/sh64/media/mcmpeql.cgs | 14 - sim/testsuite/sim/sh64/media/mcmpeqw.cgs | 14 - sim/testsuite/sim/sh64/media/mcmpgtl.cgs | 14 - sim/testsuite/sim/sh64/media/mcmpgtub.cgs | 14 - sim/testsuite/sim/sh64/media/mcmpgtw.cgs | 14 - sim/testsuite/sim/sh64/media/mcmv.cgs | 14 - sim/testsuite/sim/sh64/media/mcnvslw.cgs | 14 - sim/testsuite/sim/sh64/media/mcnvswb.cgs | 14 - sim/testsuite/sim/sh64/media/mcnvswub.cgs | 14 - sim/testsuite/sim/sh64/media/mextr1.cgs | 67 - sim/testsuite/sim/sh64/media/mextr2.cgs | 67 - sim/testsuite/sim/sh64/media/mextr3.cgs | 67 - sim/testsuite/sim/sh64/media/mextr4.cgs | 67 - sim/testsuite/sim/sh64/media/mextr5.cgs | 67 - sim/testsuite/sim/sh64/media/mextr6.cgs | 67 - sim/testsuite/sim/sh64/media/mextr7.cgs | 67 - sim/testsuite/sim/sh64/media/mmacfxwl.cgs | 14 - sim/testsuite/sim/sh64/media/mmacnfx-wl.cgs | 14 - sim/testsuite/sim/sh64/media/mmulfxl.cgs | 14 - sim/testsuite/sim/sh64/media/mmulfxrpw.cgs | 14 - sim/testsuite/sim/sh64/media/mmulfxw.cgs | 14 - sim/testsuite/sim/sh64/media/mmulhiwl.cgs | 14 - sim/testsuite/sim/sh64/media/mmull.cgs | 14 - sim/testsuite/sim/sh64/media/mmullowl.cgs | 14 - sim/testsuite/sim/sh64/media/mmulsumwq.cgs | 14 - sim/testsuite/sim/sh64/media/mmulw.cgs | 14 - sim/testsuite/sim/sh64/media/movi.cgs | 29 - sim/testsuite/sim/sh64/media/mpermw.cgs | 51 - sim/testsuite/sim/sh64/media/msadubq.cgs | 14 - sim/testsuite/sim/sh64/media/mshaldsl.cgs | 14 - sim/testsuite/sim/sh64/media/mshaldsw.cgs | 14 - sim/testsuite/sim/sh64/media/mshardl.cgs | 14 - sim/testsuite/sim/sh64/media/mshardsq.cgs | 14 - sim/testsuite/sim/sh64/media/mshardw.cgs | 14 - sim/testsuite/sim/sh64/media/mshfhib.cgs | 14 - sim/testsuite/sim/sh64/media/mshfhil.cgs | 14 - sim/testsuite/sim/sh64/media/mshfhiw.cgs | 14 - sim/testsuite/sim/sh64/media/mshflob.cgs | 14 - sim/testsuite/sim/sh64/media/mshflol.cgs | 14 - sim/testsuite/sim/sh64/media/mshflow.cgs | 14 - sim/testsuite/sim/sh64/media/mshlldl.cgs | 14 - sim/testsuite/sim/sh64/media/mshlldw.cgs | 14 - sim/testsuite/sim/sh64/media/mshlrdl.cgs | 14 - sim/testsuite/sim/sh64/media/mshlrdw.cgs | 14 - sim/testsuite/sim/sh64/media/msubl.cgs | 14 - sim/testsuite/sim/sh64/media/msubsl.cgs | 14 - sim/testsuite/sim/sh64/media/msubsub.cgs | 14 - sim/testsuite/sim/sh64/media/msubsw.cgs | 14 - sim/testsuite/sim/sh64/media/msubw.cgs | 14 - sim/testsuite/sim/sh64/media/mulsl.cgs | 54 - sim/testsuite/sim/sh64/media/mulul.cgs | 54 - sim/testsuite/sim/sh64/media/nop.cgs | 10 - sim/testsuite/sim/sh64/media/nsb.cgs | 66 - sim/testsuite/sim/sh64/media/ocbi.cgs | 10 - sim/testsuite/sim/sh64/media/ocbp.cgs | 10 - sim/testsuite/sim/sh64/media/ocbwb.cgs | 10 - sim/testsuite/sim/sh64/media/or.cgs | 44 - sim/testsuite/sim/sh64/media/ori.cgs | 41 - sim/testsuite/sim/sh64/media/prefi.cgs | 10 - sim/testsuite/sim/sh64/media/pta.cgs | 26 - sim/testsuite/sim/sh64/media/ptabs.cgs | 25 - sim/testsuite/sim/sh64/media/ptb.cgs | 29 - sim/testsuite/sim/sh64/media/ptrel.cgs | 22 - sim/testsuite/sim/sh64/media/putcfg.cgs | 10 - sim/testsuite/sim/sh64/media/putcon.cgs | 30 - sim/testsuite/sim/sh64/media/rte.cgs | 11 - sim/testsuite/sim/sh64/media/shard.cgs | 30 - sim/testsuite/sim/sh64/media/shardl.cgs | 45 - sim/testsuite/sim/sh64/media/shari.cgs | 28 - sim/testsuite/sim/sh64/media/sharil.cgs | 45 - sim/testsuite/sim/sh64/media/shlld.cgs | 36 - sim/testsuite/sim/sh64/media/shlldl.cgs | 34 - sim/testsuite/sim/sh64/media/shlli.cgs | 30 - sim/testsuite/sim/sh64/media/shllil.cgs | 14 - sim/testsuite/sim/sh64/media/shlrd.cgs | 30 - sim/testsuite/sim/sh64/media/shlrdl.cgs | 37 - sim/testsuite/sim/sh64/media/shlri.cgs | 28 - sim/testsuite/sim/sh64/media/shlril.cgs | 14 - sim/testsuite/sim/sh64/media/shori.cgs | 35 - sim/testsuite/sim/sh64/media/sleep.cgs | 10 - sim/testsuite/sim/sh64/media/stb.cgs | 26 - sim/testsuite/sim/sh64/media/sthil.cgs | 55 - sim/testsuite/sim/sh64/media/sthiq.cgs | 79 - sim/testsuite/sim/sh64/media/stl.cgs | 26 - sim/testsuite/sim/sh64/media/stlol.cgs | 14 - sim/testsuite/sim/sh64/media/stloq.cgs | 14 - sim/testsuite/sim/sh64/media/stq.cgs | 26 - sim/testsuite/sim/sh64/media/stw.cgs | 26 - sim/testsuite/sim/sh64/media/stxb.cgs | 29 - sim/testsuite/sim/sh64/media/stxl.cgs | 29 - sim/testsuite/sim/sh64/media/stxq.cgs | 29 - sim/testsuite/sim/sh64/media/stxw.cgs | 29 - sim/testsuite/sim/sh64/media/sub.cgs | 42 - sim/testsuite/sim/sh64/media/subl.cgs | 38 - sim/testsuite/sim/sh64/media/swapq.cgs | 36 - sim/testsuite/sim/sh64/media/synci.cgs | 10 - sim/testsuite/sim/sh64/media/synco.cgs | 10 - sim/testsuite/sim/sh64/media/testutils.inc | 51 - sim/testsuite/sim/sh64/media/trapa.cgs | 11 - sim/testsuite/sim/sh64/media/xor.cgs | 54 - sim/testsuite/sim/sh64/media/xori.cgs | 48 - sim/testsuite/sim/sh64/misc/fr-dr.s | 22 - sim/testsuite/{sim => }/v850/ChangeLog | 0 sim/testsuite/{sim => }/v850/allinsns.exp | 0 sim/testsuite/{sim => }/v850/bsh.cgs | 0 sim/testsuite/{sim => }/v850/div.cgs | 0 sim/testsuite/{sim => }/v850/divh.cgs | 0 sim/testsuite/{sim => }/v850/divh_3.cgs | 0 sim/testsuite/{sim => }/v850/divhu.cgs | 0 sim/testsuite/{sim => }/v850/divu.cgs | 0 sim/testsuite/{sim => }/v850/sar.cgs | 0 sim/testsuite/{sim => }/v850/satadd.cgs | 0 sim/testsuite/{sim => }/v850/satsub.cgs | 0 sim/testsuite/{sim => }/v850/satsubi.cgs | 0 sim/testsuite/{sim => }/v850/satsubr.cgs | 0 sim/testsuite/{sim => }/v850/shl.cgs | 0 sim/testsuite/{sim => }/v850/shr.cgs | 0 sim/testsuite/{sim => }/v850/testutils.cgs | 0 sim/testsuite/{sim => }/v850/testutils.inc | 0 sim/v850/ChangeLog | 19 + sim/v850/config.in | 6 - sim/v850/configure | 121 +- sim/v850/configure.ac | 2 +- sim/v850/interp.c | 9 - sim/v850/simops.c | 11 - src-release.sh | 68 +- zlib/ChangeLog.bin-gdb | 9 + zlib/configure | 47 +- 4315 files changed, 60727 insertions(+), 142948 deletions(-) copy binutils/testsuite/binutils-all/{readelf.s-64 => readelf.s-64-unused} (100%) copy binutils/testsuite/binutils-all/{readelf.ss-64 => readelf.ss-64-unused} (100%) copy binutils/testsuite/binutils-all/{readelf.ss => readelf.ss-unused} (100%) create mode 100644 config/jobserver.m4 delete mode 100644 gas/testsuite/gas/aarch64/csre-invalid.d delete mode 100644 gas/testsuite/gas/aarch64/csre-invalid.s delete mode 100644 gas/testsuite/gas/aarch64/csre.d delete mode 100644 gas/testsuite/gas/aarch64/csre_csr-invalid.d delete mode 100644 gas/testsuite/gas/aarch64/csre_csr-invalid.l delete mode 100644 gas/testsuite/gas/aarch64/csre_csr-invalid.s delete mode 100644 gas/testsuite/gas/aarch64/csre_csr.d delete mode 100644 gas/testsuite/gas/aarch64/csre_csr.s create mode 100644 gas/testsuite/gas/elf/pr27228.d create mode 100644 gas/testsuite/gas/elf/pr27228.s copy gas/testsuite/gas/elf/{section2.e => section2.e-unused} (100%) delete mode 100644 gas/testsuite/gas/elf/warn-2.s create mode 100644 gas/testsuite/gas/i386/no-got.d create mode 100644 gas/testsuite/gas/i386/no-got.s create mode 100644 gas/testsuite/gas/i386/pr27198.d create mode 100644 gas/testsuite/gas/i386/pr27198.err create mode 100644 gas/testsuite/gas/i386/pr27198.s create mode 100644 gas/testsuite/gas/i386/x86-64-no-got.d create mode 100644 gas/testsuite/gas/i386/x86-64-no-got.s create mode 100644 gas/testsuite/gas/ppc/rop-checks.d create mode 100644 gas/testsuite/gas/ppc/rop-checks.l create mode 100644 gas/testsuite/gas/ppc/rop-checks.s create mode 100644 gas/testsuite/gas/ppc/rop.d create mode 100644 gas/testsuite/gas/ppc/rop.s create mode 100644 gas/testsuite/gas/riscv/bitmanip-insns-32.d create mode 100644 gas/testsuite/gas/riscv/bitmanip-insns-64.d create mode 100644 gas/testsuite/gas/riscv/bitmanip-insns.s create mode 100644 gas/testsuite/gas/riscv/pause.d create mode 100644 gas/testsuite/gas/riscv/pause.s create mode 100644 gdb/testsuite/gdb.ada/local-enum.exp create mode 100644 gdb/testsuite/gdb.ada/local-enum/local.adb create mode 100644 gdb/testsuite/gdb.ada/voidctx.exp create mode 100644 gdb/testsuite/gdb.ada/voidctx/pck.adb create mode 100644 gdb/testsuite/gdb.ada/voidctx/pck.ads create mode 100644 gdb/testsuite/gdb.ada/voidctx/voidctx.adb create mode 100644 gdb/testsuite/gdb.arch/amd64-stap-expressions.S create mode 100644 gdb/testsuite/gdb.arch/amd64-stap-expressions.exp create mode 100644 gdb/testsuite/gdb.base/empty-host-env-vars.exp create mode 100644 gdb/testsuite/gdb.fortran/intvar-array.exp create mode 100644 gdb/testsuite/gdb.fortran/intvar-array.f90 create mode 100644 gdb/testsuite/gdb.fortran/intvar-dynamic-types.exp create mode 100644 gdb/testsuite/gdb.fortran/intvar-dynamic-types.f90 create mode 100644 gdb/testsuite/gdb.server/stop-reply-no-thread-multi.c create mode 100644 gdb/testsuite/gdb.server/stop-reply-no-thread-multi.exp create mode 100644 gdb/unittests/gdb_tilde_expand-selftests.c create mode 100644 ld/emulparams/x86-report-relative.sh create mode 100644 ld/testsuite/ld-i386/pr27193.dd create mode 100644 ld/testsuite/ld-i386/pr27193a.o.bz2 create mode 100644 ld/testsuite/ld-i386/pr27193b.s create mode 100644 ld/testsuite/ld-i386/report-reloc-1.d create mode 100644 ld/testsuite/ld-i386/report-reloc-1.l create mode 100644 ld/testsuite/ld-i386/report-reloc-1.s create mode 100644 ld/testsuite/ld-x86-64/lam-u48.rd create mode 100644 ld/testsuite/ld-x86-64/lam-u57.rd create mode 100644 ld/testsuite/ld-x86-64/pe-x86-64-5.obj.bz2 create mode 100644 ld/testsuite/ld-x86-64/pe-x86-64-5.od create mode 100644 ld/testsuite/ld-x86-64/pe-x86-64-5.rd create mode 100644 ld/testsuite/ld-x86-64/report-reloc-1-x32.d create mode 100644 ld/testsuite/ld-x86-64/report-reloc-1.d create mode 100644 ld/testsuite/ld-x86-64/report-reloc-1.l create mode 100644 ld/testsuite/ld-x86-64/report-reloc-1.s create mode 100644 libctf/testsuite/libctf-regression/type-add-unnamed-struct-ctf.c create mode 100644 libctf/testsuite/libctf-regression/type-add-unnamed-struct.c create mode 100644 libctf/testsuite/libctf-regression/type-add-unnamed-struct.lk create mode 100644 sim/bpf/ChangeLog delete mode 100644 sim/common/Makefile.in delete mode 100755 sim/common/configure delete mode 100644 sim/common/configure.ac delete mode 100755 sim/common/gentvals.sh create mode 100644 sim/or1k/ChangeLog delete mode 100644 sim/sh64/ChangeLog delete mode 100644 sim/sh64/Makefile.in delete mode 100644 sim/sh64/aclocal.m4 delete mode 100644 sim/sh64/arch.c delete mode 100644 sim/sh64/arch.h delete mode 100644 sim/sh64/config.in delete mode 100755 sim/sh64/configure delete mode 100644 sim/sh64/configure.ac delete mode 100644 sim/sh64/cpu.c delete mode 100644 sim/sh64/cpu.h delete mode 100644 sim/sh64/cpuall.h delete mode 100644 sim/sh64/decode-compact.c delete mode 100644 sim/sh64/decode-compact.h delete mode 100644 sim/sh64/decode-media.c delete mode 100644 sim/sh64/decode-media.h delete mode 100644 sim/sh64/decode.h delete mode 100644 sim/sh64/defs-compact.h delete mode 100644 sim/sh64/defs-media.h delete mode 100644 sim/sh64/eng-compact.h delete mode 100644 sim/sh64/eng-media.h delete mode 100644 sim/sh64/eng.h delete mode 100644 sim/sh64/mloop-compact.c delete mode 100644 sim/sh64/mloop-media.c delete mode 100644 sim/sh64/sem-compact-switch.c delete mode 100644 sim/sh64/sem-compact.c delete mode 100644 sim/sh64/sem-media-switch.c delete mode 100644 sim/sh64/sem-media.c delete mode 100644 sim/sh64/sh-desc.c delete mode 100644 sim/sh64/sh-desc.h delete mode 100644 sim/sh64/sh-opc.h delete mode 100644 sim/sh64/sh64-sim.h delete mode 100644 sim/sh64/sh64.c delete mode 100644 sim/sh64/sim-if.c delete mode 100644 sim/sh64/sim-main.h rename sim/testsuite/{sim => }/aarch64/ChangeLog (100%) rename sim/testsuite/{sim => }/aarch64/adds.s (100%) rename sim/testsuite/{sim => }/aarch64/addv.s (100%) rename sim/testsuite/{sim => }/aarch64/allinsn.exp (100%) rename sim/testsuite/{sim => }/aarch64/bit.s (100%) rename sim/testsuite/{sim => }/aarch64/cmtst.s (100%) rename sim/testsuite/{sim => }/aarch64/cnt.s (100%) rename sim/testsuite/{sim => }/aarch64/fcmXX.s (100%) rename sim/testsuite/{sim => }/aarch64/fcmp.s (100%) rename sim/testsuite/{sim => }/aarch64/fcsel.s (100%) rename sim/testsuite/{sim => }/aarch64/fcvtl.s (100%) rename sim/testsuite/{sim => }/aarch64/fcvtz.s (100%) rename sim/testsuite/{sim => }/aarch64/fminnm.s (100%) rename sim/testsuite/{sim => }/aarch64/fstur.s (100%) rename sim/testsuite/{sim => }/aarch64/ldn_multiple.s (100%) rename sim/testsuite/{sim => }/aarch64/ldn_single.s (100%) rename sim/testsuite/{sim => }/aarch64/ldnr.s (100%) rename sim/testsuite/{sim => }/aarch64/mla.s (100%) rename sim/testsuite/{sim => }/aarch64/mls.s (100%) rename sim/testsuite/{sim => }/aarch64/mul.s (100%) rename sim/testsuite/{sim => }/aarch64/pass.s (100%) rename sim/testsuite/{sim => }/aarch64/stn_multiple.s (100%) rename sim/testsuite/{sim => }/aarch64/stn_single.s (100%) rename sim/testsuite/{sim => }/aarch64/sumov.s (100%) rename sim/testsuite/{sim => }/aarch64/sumulh.s (100%) rename sim/testsuite/{sim => }/aarch64/tbnz.s (100%) rename sim/testsuite/{sim => }/aarch64/testutils.inc (100%) rename sim/testsuite/{sim => }/aarch64/uzp.s (100%) rename sim/testsuite/{sim => }/aarch64/xtl.s (100%) rename sim/testsuite/{sim => }/aarch64/xtn.s (100%) rename sim/testsuite/{sim => }/arm/ChangeLog (100%) rename sim/testsuite/{sim => }/arm/adc.cgs (100%) rename sim/testsuite/{sim => }/arm/add.cgs (100%) rename sim/testsuite/{sim => }/arm/allinsn.exp (100%) rename sim/testsuite/{sim => }/arm/and.cgs (100%) rename sim/testsuite/{sim => }/arm/b.cgs (100%) rename sim/testsuite/{sim => }/arm/bic.cgs (100%) rename sim/testsuite/{sim => }/arm/bl.cgs (100%) rename sim/testsuite/{sim => }/arm/bx.cgs (100%) rename sim/testsuite/{sim => }/arm/cmn.cgs (100%) rename sim/testsuite/{sim => }/arm/cmp.cgs (100%) rename sim/testsuite/{sim => }/arm/eor.cgs (100%) rename sim/testsuite/{sim => }/arm/hello.ms (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/iwmmxt.exp (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/tbcst.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/testutils.inc (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/textrm.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/tinsr.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/tmia.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/tmiaph.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/tmiaxy.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/tmovmsk.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wacc.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wadd.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/waligni.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/walignr.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wand.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wandn.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wavg2.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wcmpeq.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wcmpgt.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wmac.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wmadd.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wmax.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wmin.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wmov.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wmul.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wor.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wpack.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wror.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wsad.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wshufh.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wsll.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wsra.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wsrl.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wsub.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wunpckeh.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wunpckel.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wunpckih.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wunpckil.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wxor.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wzero.cgs (100%) rename sim/testsuite/{sim => }/arm/ldm.cgs (100%) rename sim/testsuite/{sim => }/arm/ldr.cgs (100%) rename sim/testsuite/{sim => }/arm/ldrb.cgs (100%) rename sim/testsuite/{sim => }/arm/ldrh.cgs (100%) rename sim/testsuite/{sim => }/arm/ldrsb.cgs (100%) rename sim/testsuite/{sim => }/arm/ldrsh.cgs (100%) rename sim/testsuite/{sim => }/arm/misaligned1.ms (100%) rename sim/testsuite/{sim => }/arm/misaligned2.ms (100%) rename sim/testsuite/{sim => }/arm/misaligned3.ms (100%) rename sim/testsuite/{sim => }/arm/misc.exp (100%) rename sim/testsuite/{sim => }/arm/mla.cgs (100%) rename sim/testsuite/{sim => }/arm/mov.cgs (100%) rename sim/testsuite/{sim => }/arm/movw-movt.ms (100%) rename sim/testsuite/{sim => }/arm/mrs.cgs (100%) rename sim/testsuite/{sim => }/arm/msr.cgs (100%) rename sim/testsuite/{sim => }/arm/mul.cgs (100%) rename sim/testsuite/{sim => }/arm/mvn.cgs (100%) rename sim/testsuite/{sim => }/arm/orr.cgs (100%) rename sim/testsuite/{sim => }/arm/rsb.cgs (100%) rename sim/testsuite/{sim => }/arm/rsc.cgs (100%) rename sim/testsuite/{sim => }/arm/sbc.cgs (100%) rename sim/testsuite/{sim => }/arm/smlal.cgs (100%) rename sim/testsuite/{sim => }/arm/smull.cgs (100%) rename sim/testsuite/{sim => }/arm/stm.cgs (100%) rename sim/testsuite/{sim => }/arm/str.cgs (100%) rename sim/testsuite/{sim => }/arm/strb.cgs (100%) rename sim/testsuite/{sim => }/arm/strh.cgs (100%) rename sim/testsuite/{sim => }/arm/sub.cgs (100%) rename sim/testsuite/{sim => }/arm/swi.cgs (100%) rename sim/testsuite/{sim => }/arm/swp.cgs (100%) rename sim/testsuite/{sim => }/arm/swpb.cgs (100%) rename sim/testsuite/{sim => }/arm/teq.cgs (100%) rename sim/testsuite/{sim => }/arm/testutils.inc (100%) rename sim/testsuite/{sim => }/arm/thumb/adc.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/add-hd-hs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/add-hd-rs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/add-rd-hs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/add-sp.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/add.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/addi.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/addi8.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/allthumb.exp (100%) rename sim/testsuite/{sim => }/arm/thumb/and.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/asr.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/b.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bcc.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bcs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/beq.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bge.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bgt.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bhi.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bic.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bl-hi.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bl-lo.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ble.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bls.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/blt.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bmi.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bne.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bpl.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bvc.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bvs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bx-hs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bx-rs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/cmn.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/cmp-hd-hs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/cmp-hd-rs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/cmp-rd-hs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/cmp.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/eor.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/lda-pc.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/lda-sp.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ldmia.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ldr-imm.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ldr-pc.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ldr-sprel.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ldr.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ldrb-imm.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ldrb.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ldrh-imm.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ldrh.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ldsb.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ldsh.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/lsl.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/lsr.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/mov-hd-hs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/mov-hd-rs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/mov-rd-hs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/mov.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/mul.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/mvn.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/neg.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/orr.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/pop-pc.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/pop.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/push-lr.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/push.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ror.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/sbc.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/stmia.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/str-imm.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/str-sprel.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/str.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/strb-imm.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/strb.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/strh-imm.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/strh.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/sub-sp.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/sub.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/subi.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/subi8.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/swi.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/testutils.inc (100%) rename sim/testsuite/{sim => }/arm/thumb/tst.cgs (100%) rename sim/testsuite/{sim => }/arm/tst.cgs (100%) rename sim/testsuite/{sim => }/arm/umlal.cgs (100%) rename sim/testsuite/{sim => }/arm/umull.cgs (100%) rename sim/testsuite/{sim => }/arm/xscale/blx.cgs (100%) rename sim/testsuite/{sim => }/arm/xscale/mia.cgs (100%) rename sim/testsuite/{sim => }/arm/xscale/miaph.cgs (100%) rename sim/testsuite/{sim => }/arm/xscale/miaxy.cgs (100%) rename sim/testsuite/{sim => }/arm/xscale/mra.cgs (100%) rename sim/testsuite/{sim => }/arm/xscale/testutils.inc (100%) rename sim/testsuite/{sim => }/arm/xscale/xscale.exp (100%) rename sim/testsuite/{sim => }/avr/ChangeLog (100%) rename sim/testsuite/{sim => }/avr/allinsn.exp (100%) rename sim/testsuite/{sim => }/avr/pass.s (100%) rename sim/testsuite/{sim => }/avr/testutils.inc (100%) rename sim/testsuite/{sim => }/bfin/.gitignore (100%) rename sim/testsuite/{sim => }/bfin/10272_small.s (100%) rename sim/testsuite/{sim => }/bfin/10436.s (100%) rename sim/testsuite/{sim => }/bfin/10622.s (100%) rename sim/testsuite/{sim => }/bfin/10742.s (100%) rename sim/testsuite/{sim => }/bfin/10799.s (100%) rename sim/testsuite/{sim => }/bfin/11080.s (100%) rename sim/testsuite/{sim => }/bfin/7641.s (100%) create mode 100644 sim/testsuite/bfin/ChangeLog rename sim/testsuite/{sim => }/bfin/PN_generator.s (100%) rename sim/testsuite/{sim => }/bfin/a0.s (100%) rename sim/testsuite/{sim => }/bfin/a0shift.S (100%) rename sim/testsuite/{sim => }/bfin/a1.s (100%) rename sim/testsuite/{sim => }/bfin/a10.s (100%) rename sim/testsuite/{sim => }/bfin/a11.S (100%) rename sim/testsuite/{sim => }/bfin/a12.s (100%) rename sim/testsuite/{sim => }/bfin/a2.s (100%) rename sim/testsuite/{sim => }/bfin/a20.S (100%) rename sim/testsuite/{sim => }/bfin/a21.s (100%) rename sim/testsuite/{sim => }/bfin/a22.s (100%) rename sim/testsuite/{sim => }/bfin/a23.s (100%) rename sim/testsuite/{sim => }/bfin/a24.s (100%) rename sim/testsuite/{sim => }/bfin/a25.s (100%) rename sim/testsuite/{sim => }/bfin/a26.s (100%) rename sim/testsuite/{sim => }/bfin/a3.s (100%) rename sim/testsuite/{sim => }/bfin/a30.s (100%) rename sim/testsuite/{sim => }/bfin/a4.s (100%) rename sim/testsuite/{sim => }/bfin/a5.s (100%) rename sim/testsuite/{sim => }/bfin/a6.s (100%) rename sim/testsuite/{sim => }/bfin/a7.s (100%) rename sim/testsuite/{sim => }/bfin/a8.s (100%) rename sim/testsuite/{sim => }/bfin/a9.s (100%) rename sim/testsuite/{sim => }/bfin/abs-2.S (100%) rename sim/testsuite/{sim => }/bfin/abs-3.S (100%) rename sim/testsuite/{sim => }/bfin/abs-4.S (100%) rename sim/testsuite/{sim => }/bfin/abs.S (100%) rename sim/testsuite/{sim => }/bfin/abs_acc.s (100%) rename sim/testsuite/{sim => }/bfin/acc-rot.s (100%) rename sim/testsuite/{sim => }/bfin/acp5_19.s (100%) rename sim/testsuite/{sim => }/bfin/acp5_4.s (100%) rename sim/testsuite/{sim => }/bfin/add_imm7.s (100%) rename sim/testsuite/{sim => }/bfin/add_shift.S (100%) rename sim/testsuite/{sim => }/bfin/add_sub_acc.s (100%) rename sim/testsuite/{sim => }/bfin/addsub_flags.S (100%) rename sim/testsuite/{sim => }/bfin/algnbug1.s (100%) rename sim/testsuite/{sim => }/bfin/algnbug2.s (100%) rename sim/testsuite/{sim => }/bfin/allinsn.exp (100%) rename sim/testsuite/{sim => }/bfin/argc.c (100%) rename sim/testsuite/{sim => }/bfin/ashift.s (100%) rename sim/testsuite/{sim => }/bfin/ashift_flags.s (100%) rename sim/testsuite/{sim => }/bfin/ashift_left.s (100%) rename sim/testsuite/{sim => }/bfin/b0.S (100%) rename sim/testsuite/{sim => }/bfin/b1.s (100%) rename sim/testsuite/{sim => }/bfin/b2.S (100%) rename sim/testsuite/{sim => }/bfin/brcc.s (100%) rename sim/testsuite/{sim => }/bfin/brevadd.s (100%) rename sim/testsuite/{sim => }/bfin/byteop16m.s (100%) rename sim/testsuite/{sim => }/bfin/byteop16p.s (100%) rename sim/testsuite/{sim => }/bfin/byteop1p.s (100%) rename sim/testsuite/{sim => }/bfin/byteop2p.s (100%) rename sim/testsuite/{sim => }/bfin/byteop3p.s (100%) rename sim/testsuite/{sim => }/bfin/byteunpack.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_arith_r_sft.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_conv_b.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_conv_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_conv_mix.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_conv_neg.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_conv_toggle.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_conv_xb.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_conv_xh.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_divq.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_divs.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_log_l_sft.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_log_r_sft.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_shadd_1.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_shadd_2.s (100%) rename sim/testsuite/{sim => }/bfin/c_br_preg_killed_ac.s (100%) rename sim/testsuite/{sim => }/bfin/c_br_preg_killed_ex1.s (100%) rename sim/testsuite/{sim => }/bfin/c_br_preg_stall_ac.s (100%) rename sim/testsuite/{sim => }/bfin/c_br_preg_stall_ex1.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_bp1.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_bp2.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_bp3.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_bp4.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_brf_bp.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_brf_brt_bp.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_brf_brt_nbp.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_brf_fbkwd.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_brf_nbp.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_brt_bp.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_brt_nbp.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_kills_dhits.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_kills_dmiss.s (100%) rename sim/testsuite/{sim => }/bfin/c_cactrl_iflush_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_cactrl_iflush_pr_pp.s (100%) rename sim/testsuite/{sim => }/bfin/c_calla_ljump.s (100%) rename sim/testsuite/{sim => }/bfin/c_calla_subr.s (100%) rename sim/testsuite/{sim => }/bfin/c_cc2dreg.s (100%) rename sim/testsuite/{sim => }/bfin/c_cc2stat_cc_ac.S (100%) rename sim/testsuite/{sim => }/bfin/c_cc2stat_cc_an.s (100%) rename sim/testsuite/{sim => }/bfin/c_cc2stat_cc_aq.s (100%) rename sim/testsuite/{sim => }/bfin/c_cc2stat_cc_av0.S (100%) rename sim/testsuite/{sim => }/bfin/c_cc2stat_cc_av1.S (100%) rename sim/testsuite/{sim => }/bfin/c_cc2stat_cc_az.s (100%) rename sim/testsuite/{sim => }/bfin/c_cc_flag_ccmv_depend.S (100%) rename sim/testsuite/{sim => }/bfin/c_cc_flagdreg_mvbrsft.s (100%) rename sim/testsuite/{sim => }/bfin/c_cc_flagdreg_mvbrsft_s1.s (100%) rename sim/testsuite/{sim => }/bfin/c_cc_flagdreg_mvbrsft_sn.s (100%) rename sim/testsuite/{sim => }/bfin/c_cc_regmvlogi_mvbrsft.s (100%) rename sim/testsuite/{sim => }/bfin/c_cc_regmvlogi_mvbrsft_s1.s (100%) rename sim/testsuite/{sim => }/bfin/c_cc_regmvlogi_mvbrsft_sn.S (100%) rename sim/testsuite/{sim => }/bfin/c_ccflag_a0a1.S (100%) rename sim/testsuite/{sim => }/bfin/c_ccflag_dr_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccflag_dr_dr_uu.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccflag_dr_imm3.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccflag_dr_imm3_uu.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccflag_pr_imm3.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccflag_pr_imm3_uu.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccflag_pr_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccflag_pr_pr_uu.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccmv_cc_dr_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccmv_cc_dr_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccmv_cc_pr_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccmv_ncc_dr_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccmv_ncc_dr_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccmv_ncc_pr_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_comp3op_dr_and_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_comp3op_dr_minus_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_comp3op_dr_mix.s (100%) rename sim/testsuite/{sim => }/bfin/c_comp3op_dr_or_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_comp3op_dr_plus_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_comp3op_dr_xor_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_comp3op_pr_plus_pr_sh1.s (100%) rename sim/testsuite/{sim => }/bfin/c_comp3op_pr_plus_pr_sh2.s (100%) rename sim/testsuite/{sim => }/bfin/c_compi2opd_dr_add_i7_n.s (100%) rename sim/testsuite/{sim => }/bfin/c_compi2opd_dr_add_i7_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_compi2opd_dr_eq_i7_n.s (100%) rename sim/testsuite/{sim => }/bfin/c_compi2opd_dr_eq_i7_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_compi2opd_flags.S (100%) rename sim/testsuite/{sim => }/bfin/c_compi2opd_flags_2.S (100%) rename sim/testsuite/{sim => }/bfin/c_compi2opp_pr_add_i7_n.s (100%) rename sim/testsuite/{sim => }/bfin/c_compi2opp_pr_add_i7_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_compi2opp_pr_eq_i7_n.s (100%) rename sim/testsuite/{sim => }/bfin/c_compi2opp_pr_eq_i7_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_dagmodik_lnz_imgebl.s (100%) rename sim/testsuite/{sim => }/bfin/c_dagmodik_lnz_imltbl.s (100%) rename sim/testsuite/{sim => }/bfin/c_dagmodik_lz_inc_dec.s (100%) rename sim/testsuite/{sim => }/bfin/c_dagmodim_lnz_imgebl.s (100%) rename sim/testsuite/{sim => }/bfin/c_dagmodim_lnz_imltbl.s (100%) rename sim/testsuite/{sim => }/bfin/c_dagmodim_lz_inc_dec.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_a0_pm_a1.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_a0a1s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_a_abs_a.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_a_neg_a.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_aa_absabs.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_aa_negneg.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_abs.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_absabs.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_alhwx.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_awx.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_byteop1ew.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_byteop2.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_byteop3.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_bytepack.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_byteunpack.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_disalnexcpt.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_max.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_maxmax.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_min.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_minmin.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_mix.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_r_lh_a0pa1.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_r_negneg.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rh_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rh_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rh_rnd12_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rh_rnd12_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rh_rnd20_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rh_rnd20_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rl_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rl_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rl_rnd12_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rl_rnd12_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rl_rnd20_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rl_rnd20_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rlh_rnd.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rm.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rmm.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rmp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rpm.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rpp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rr_lph_a1a0.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rrpm.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rrpm_aa.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rrpmmp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rrpmmp_sft.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rrpmmp_sft_x.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rrppmm.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rrppmm_sft.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rrppmm_sft_x.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_saa.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_sat_aa.S (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_search.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_sgn.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_a1a0.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_a1a0_iuw32.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_a1a0_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_ih.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_is.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_iu.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_t.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_tu.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_u.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_ih.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_is.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_iu.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_t.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_tu.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_u.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1a0.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1a0_iutsh.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1a0_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_mix.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a0.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a0_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a0_is.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a0_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a0_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a0_u.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1_is.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1_u.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1a0.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1a0_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1a0_is.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1a0_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1a0_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1a0_u.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_mix.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_ih.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_is.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_iu.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_m_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_m_iutsh.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_m_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_m_t.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_m_u.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_mix.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_t.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_tu.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_u.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_pair.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_is.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_m_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_m_is.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_m_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_m_u.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_u.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_a0alr.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_af.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_af_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_ahalf_ln.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_ahalf_ln_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_ahalf_lp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_ahalf_lp_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_ahalf_rn.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_ahalf_rn_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_ahalf_rp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_ahalf_rp_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_ahh.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_ahh_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_align16.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_align24.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_align8.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_amix.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_bitmux.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_bxor.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_expadj_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_expadj_l.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_expadj_r.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_expexp_r.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_fdepx.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_fextx.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_lf.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_lhalf_ln.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_lhalf_lp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_lhalf_rn.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_lhalf_rp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_lhh.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_lmix.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_ones.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_pack.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_rot.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_rot_mix.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_signbits_r.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_signbits_rh.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_signbits_rl.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_vmax.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_vmaxvmax.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_a0alr.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_af.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_af_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_ahalf_ln.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_ahalf_ln_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_ahalf_lp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_ahalf_lp_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_ahalf_rn.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_ahalf_rn_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_ahalf_rp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_ahalf_rp_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_ahh.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_ahh_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_amix.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_lf.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_lhalf_ln.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_lhalf_lp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_lhalf_rn.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_lhalf_rp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_lhh.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_lmix.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_rot.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_ld_dr_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_ld_dr_ipp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_ld_dr_ippm.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_ld_drhi_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_ld_drhi_ipp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_ld_drlo_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_ld_drlo_ipp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_st_dr_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_st_dr_ipp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_st_dr_ippm.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_st_drhi_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_st_drhi_ipp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_st_drlo_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_st_drlo_ipp.s (100%) rename sim/testsuite/{sim => }/bfin/c_except_illopcode.S (100%) rename sim/testsuite/{sim => }/bfin/c_except_sys_sstep.S (100%) rename sim/testsuite/{sim => }/bfin/c_except_user_mode.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_disable.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_disable_enable.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_excpt.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_loopsetup_stld.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_nested.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_nmi.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_pending.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_pending_2.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_timer.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_timer_reload.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_timer_tcount.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_timer_tscale.S (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_dreg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_drhi.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_drlo.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_h_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_h_ibml.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_h_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_l_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_l_ibml.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_l_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_lz_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_lz_ibml.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_lz_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_lzhi_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_lzhi_ibml.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_lzhi_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_pibml.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_b.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_mm.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_mm_b.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_mm_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_mm_xb.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_mm_xh.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_pp.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_pp_b.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_pp_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_pp_xb.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_pp_xh.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_ppmm_hbx.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_xb.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_xh.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_p_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_p_p_mm.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_p_p_pp.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_d.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_b.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_mm.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_mm_b.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_mm_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_pp.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_pp_b.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_pp_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_p_mm.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_p_pp.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_dr_b.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_dr_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_dr_xb.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_dr_xh.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_dreg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_preg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstidxl_st_dr_b.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstidxl_st_dr_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstidxl_st_dreg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstidxl_st_preg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstii_ld_dr_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstii_ld_dr_xh.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstii_ld_dreg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstii_ld_preg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstii_st_dr_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstii_st_dreg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstii_st_preg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstiifp_ld_dreg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstiifp_ld_preg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstiifp_st_dreg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstiifp_st_preg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstpmod_ld_dr_hi.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstpmod_ld_dr_lo.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstpmod_ld_dreg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstpmod_ld_h_xh.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstpmod_ld_lohi.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstpmod_st_dr_hi.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstpmod_st_dr_lo.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstpmod_st_dreg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstpmod_st_lohi.s (100%) rename sim/testsuite/{sim => }/bfin/c_linkage.s (100%) rename sim/testsuite/{sim => }/bfin/c_logi2op_alshft_mix.s (100%) rename sim/testsuite/{sim => }/bfin/c_logi2op_arith_shft.s (100%) rename sim/testsuite/{sim => }/bfin/c_logi2op_bitclr.s (100%) rename sim/testsuite/{sim => }/bfin/c_logi2op_bitset.s (100%) rename sim/testsuite/{sim => }/bfin/c_logi2op_bittgl.s (100%) rename sim/testsuite/{sim => }/bfin/c_logi2op_bittst.s (100%) rename sim/testsuite/{sim => }/bfin/c_logi2op_log_l_shft.s (100%) rename sim/testsuite/{sim => }/bfin/c_logi2op_log_l_shft_astat.S (100%) rename sim/testsuite/{sim => }/bfin/c_logi2op_log_r_shft.s (100%) rename sim/testsuite/{sim => }/bfin/c_logi2op_log_r_shft_astat.S (100%) rename sim/testsuite/{sim => }/bfin/c_logi2op_nbittst.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_nested.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_nested_bot.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_nested_prelc.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_nested_top.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_overlap.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_preg_div2_lc0.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_preg_div2_lc1.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_preg_lc0.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_preg_lc1.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_preg_stld.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_prelc.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_topbotcntr.s (100%) rename sim/testsuite/{sim => }/bfin/c_mmr_interr_ctl.s (100%) rename sim/testsuite/{sim => }/bfin/c_mmr_loop.S (100%) rename sim/testsuite/{sim => }/bfin/c_mmr_loop_user_except.S (100%) rename sim/testsuite/{sim => }/bfin/c_mmr_ppop_illegal_adr.S (100%) rename sim/testsuite/{sim => }/bfin/c_mmr_ppopm_illegal_adr.S (100%) rename sim/testsuite/{sim => }/bfin/c_mmr_timer.S (100%) rename sim/testsuite/{sim => }/bfin/c_mode_supervisor.S (100%) rename sim/testsuite/{sim => }/bfin/c_mode_user.S (100%) rename sim/testsuite/{sim => }/bfin/c_mode_user_superivsor.S (100%) rename sim/testsuite/{sim => }/bfin/c_multi_issue_dsp_ld_ld.s (100%) rename sim/testsuite/{sim => }/bfin/c_multi_issue_dsp_ldst_1.s (100%) rename sim/testsuite/{sim => }/bfin/c_multi_issue_dsp_ldst_2.s (100%) rename sim/testsuite/{sim => }/bfin/c_progctrl_call_pcpr.s (100%) rename sim/testsuite/{sim => }/bfin/c_progctrl_call_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_progctrl_clisti_interr.S (100%) rename sim/testsuite/{sim => }/bfin/c_progctrl_csync_mmr.S (100%) rename sim/testsuite/{sim => }/bfin/c_progctrl_except_rtx.S (100%) rename sim/testsuite/{sim => }/bfin/c_progctrl_excpt.S (100%) rename sim/testsuite/{sim => }/bfin/c_progctrl_jump_pcpr.s (100%) rename sim/testsuite/{sim => }/bfin/c_progctrl_jump_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_progctrl_nop.s (100%) rename sim/testsuite/{sim => }/bfin/c_progctrl_raise_rt_i_n.S (100%) rename sim/testsuite/{sim => }/bfin/c_progctrl_rts.s (100%) rename sim/testsuite/{sim => }/bfin/c_ptr2op_pr_neg_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ptr2op_pr_sft_2_1.s (100%) rename sim/testsuite/{sim => }/bfin/c_ptr2op_pr_shadd_1_2.s (100%) rename sim/testsuite/{sim => }/bfin/c_pushpopmultiple_dp.s (100%) rename sim/testsuite/{sim => }/bfin/c_pushpopmultiple_dp_pair.s (100%) rename sim/testsuite/{sim => }/bfin/c_pushpopmultiple_dreg.s (100%) rename sim/testsuite/{sim => }/bfin/c_pushpopmultiple_preg.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_acc_acc.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_dag_lz_dep.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_dr_acc_acc.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_dr_dep_nostall.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_dr_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_dr_imlb.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_dr_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_imlb_dep_nostall.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_imlb_dep_stall.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_imlb_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_imlb_imlb.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_imlb_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_pr_dep_nostall.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_pr_dep_stall.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_pr_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_pr_imlb.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_pr_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ac_raise_mv.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ac_raise_mv_ppop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ac_regmv_pushpop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_dec_raise_pushpop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex1_brcc_mv_pop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex1_call_mv_pop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex1_j_mv_pop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex1_raise_brcc_mv_pop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex1_raise_call_mv_pop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex1_raise_j_mv_pop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex2_brcc_mp_mv_pop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex2_mmr_mvpop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex2_mmrj_mvpop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex2_raise_mmr_mvpop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex2_raise_mmrj_mvpop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex3_ls_brcc_mvp.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex3_ls_mmr_mvp.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex3_ls_mmrj_mvp.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_wb_cs_lsmmrj_mvp.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_wb_rti_lsmmrj_mvp.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_wb_rtn_lsmmrj_mvp.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_wb_rtx_lsmmrj_mvp.S (100%) rename sim/testsuite/{sim => }/bfin/c_ujump.s (100%) rename sim/testsuite/{sim => }/bfin/cc-alu.S (100%) rename sim/testsuite/{sim => }/bfin/cc-astat-bits.s (100%) rename sim/testsuite/{sim => }/bfin/cc0.s (100%) rename sim/testsuite/{sim => }/bfin/cc1.s (100%) rename sim/testsuite/{sim => }/bfin/cc5.S (100%) rename sim/testsuite/{sim => }/bfin/cec-exact-exception.S (100%) rename sim/testsuite/{sim => }/bfin/cec-ifetch.S (100%) rename sim/testsuite/{sim => }/bfin/cec-multi-pending.S (100%) rename sim/testsuite/{sim => }/bfin/cec-no-snen-reti.S (100%) rename sim/testsuite/{sim => }/bfin/cec-non-operating-env.s (100%) rename sim/testsuite/{sim => }/bfin/cec-raise-reti.S (100%) rename sim/testsuite/{sim => }/bfin/cec-snen-reti.S (100%) rename sim/testsuite/{sim => }/bfin/cec-syscfg-ssstep.S (100%) rename sim/testsuite/{sim => }/bfin/cec-system-call.S (100%) rename sim/testsuite/{sim => }/bfin/cir.s (100%) rename sim/testsuite/{sim => }/bfin/cir1.s (100%) rename sim/testsuite/{sim => }/bfin/cli-sti.s (100%) rename sim/testsuite/{sim => }/bfin/cmpacc.s (100%) rename sim/testsuite/{sim => }/bfin/cmpdreg.S (100%) rename sim/testsuite/{sim => }/bfin/compare.s (100%) rename sim/testsuite/{sim => }/bfin/conv_enc_gen.s (100%) rename sim/testsuite/{sim => }/bfin/cycles.s (100%) rename sim/testsuite/{sim => }/bfin/d0.s (100%) rename sim/testsuite/{sim => }/bfin/d1.s (100%) rename sim/testsuite/{sim => }/bfin/d2.s (100%) rename sim/testsuite/{sim => }/bfin/dbg_brprd_ntkn_src_kill.S (100%) rename sim/testsuite/{sim => }/bfin/dbg_brtkn_nprd_src_kill.S (100%) rename sim/testsuite/{sim => }/bfin/dbg_jmp_src_kill.S (100%) rename sim/testsuite/{sim => }/bfin/dbg_tr_basic.S (100%) rename sim/testsuite/{sim => }/bfin/dbg_tr_simplejp.S (100%) rename sim/testsuite/{sim => }/bfin/dbg_tr_tbuf0.S (100%) rename sim/testsuite/{sim => }/bfin/dbg_tr_umode.S (100%) rename sim/testsuite/{sim => }/bfin/disalnexcpt_implicit.S (100%) rename sim/testsuite/{sim => }/bfin/div0.s (100%) rename sim/testsuite/{sim => }/bfin/divq.s (100%) rename sim/testsuite/{sim => }/bfin/dotproduct.s (100%) rename sim/testsuite/{sim => }/bfin/dotproduct2.s (100%) rename sim/testsuite/{sim => }/bfin/double_prec_mult.s (100%) rename sim/testsuite/{sim => }/bfin/dsp_a4.s (100%) rename sim/testsuite/{sim => }/bfin/dsp_a7.s (100%) rename sim/testsuite/{sim => }/bfin/dsp_a8.s (100%) rename sim/testsuite/{sim => }/bfin/dsp_d0.s (100%) rename sim/testsuite/{sim => }/bfin/dsp_d1.s (100%) rename sim/testsuite/{sim => }/bfin/dsp_neg.S (100%) rename sim/testsuite/{sim => }/bfin/dsp_s1.s (100%) rename sim/testsuite/{sim => }/bfin/e0.s (100%) rename sim/testsuite/{sim => }/bfin/edn_snafu.s (100%) rename sim/testsuite/{sim => }/bfin/eu_dsp32mac_s.s (100%) rename sim/testsuite/{sim => }/bfin/events.s (100%) rename sim/testsuite/{sim => }/bfin/f221.s (100%) rename sim/testsuite/{sim => }/bfin/fact.s (100%) rename sim/testsuite/{sim => }/bfin/fir.s (100%) rename sim/testsuite/{sim => }/bfin/fsm.s (100%) rename sim/testsuite/{sim => }/bfin/greg2.s (100%) rename sim/testsuite/{sim => }/bfin/hwloop-bits.S (100%) rename sim/testsuite/{sim => }/bfin/hwloop-branch-in.s (100%) rename sim/testsuite/{sim => }/bfin/hwloop-branch-out.s (100%) rename sim/testsuite/{sim => }/bfin/hwloop-lt-bits.s (100%) rename sim/testsuite/{sim => }/bfin/hwloop-nested.s (100%) rename sim/testsuite/{sim => }/bfin/i0.s (100%) rename sim/testsuite/{sim => }/bfin/iir.s (100%) rename sim/testsuite/{sim => }/bfin/issue103.s (100%) rename sim/testsuite/{sim => }/bfin/issue109.s (100%) rename sim/testsuite/{sim => }/bfin/issue112.s (100%) rename sim/testsuite/{sim => }/bfin/issue113.s (100%) rename sim/testsuite/{sim => }/bfin/issue117.s (100%) rename sim/testsuite/{sim => }/bfin/issue118.s (100%) rename sim/testsuite/{sim => }/bfin/issue119.s (100%) rename sim/testsuite/{sim => }/bfin/issue121.s (100%) rename sim/testsuite/{sim => }/bfin/issue123.s (100%) rename sim/testsuite/{sim => }/bfin/issue124.s (100%) rename sim/testsuite/{sim => }/bfin/issue125.s (100%) rename sim/testsuite/{sim => }/bfin/issue126.s (100%) rename sim/testsuite/{sim => }/bfin/issue127.s (100%) rename sim/testsuite/{sim => }/bfin/issue129.s (100%) rename sim/testsuite/{sim => }/bfin/issue139.S (100%) rename sim/testsuite/{sim => }/bfin/issue140.S (100%) rename sim/testsuite/{sim => }/bfin/issue142.s (100%) rename sim/testsuite/{sim => }/bfin/issue144.s (100%) rename sim/testsuite/{sim => }/bfin/issue146.S (100%) rename sim/testsuite/{sim => }/bfin/issue175.s (100%) rename sim/testsuite/{sim => }/bfin/issue205.s (100%) rename sim/testsuite/{sim => }/bfin/issue257.s (100%) rename sim/testsuite/{sim => }/bfin/issue272.S (100%) rename sim/testsuite/{sim => }/bfin/issue83.s (100%) rename sim/testsuite/{sim => }/bfin/issue89.s (100%) rename sim/testsuite/{sim => }/bfin/l0.s (100%) rename sim/testsuite/{sim => }/bfin/l0shift.s (100%) rename sim/testsuite/{sim => }/bfin/l2_loop.s (100%) rename sim/testsuite/{sim => }/bfin/link-2.s (100%) rename sim/testsuite/{sim => }/bfin/link.s (100%) rename sim/testsuite/{sim => }/bfin/lmu_cplb_multiple0.S (100%) rename sim/testsuite/{sim => }/bfin/lmu_cplb_multiple1.S (100%) rename sim/testsuite/{sim => }/bfin/lmu_excpt_align.S (100%) rename sim/testsuite/{sim => }/bfin/lmu_excpt_default.S (100%) rename sim/testsuite/{sim => }/bfin/lmu_excpt_illaddr.S (100%) rename sim/testsuite/{sim => }/bfin/lmu_excpt_prot0.S (100%) rename sim/testsuite/{sim => }/bfin/lmu_excpt_prot1.S (100%) rename sim/testsuite/{sim => }/bfin/load.s (100%) rename sim/testsuite/{sim => }/bfin/logic.s (100%) rename sim/testsuite/{sim => }/bfin/loop_snafu.s (100%) rename sim/testsuite/{sim => }/bfin/loop_strncpy.s (100%) rename sim/testsuite/{sim => }/bfin/lp0.s (100%) rename sim/testsuite/{sim => }/bfin/lp1.s (100%) rename sim/testsuite/{sim => }/bfin/lsetup.s (100%) rename sim/testsuite/{sim => }/bfin/m0boundary.s (100%) rename sim/testsuite/{sim => }/bfin/m1.S (100%) rename sim/testsuite/{sim => }/bfin/m10.s (100%) rename sim/testsuite/{sim => }/bfin/m11.s (100%) rename sim/testsuite/{sim => }/bfin/m12.s (100%) rename sim/testsuite/{sim => }/bfin/m13.s (100%) rename sim/testsuite/{sim => }/bfin/m14.s (100%) rename sim/testsuite/{sim => }/bfin/m15.s (100%) rename sim/testsuite/{sim => }/bfin/m16.s (100%) rename sim/testsuite/{sim => }/bfin/m17.s (100%) rename sim/testsuite/{sim => }/bfin/m2.s (100%) rename sim/testsuite/{sim => }/bfin/m3.s (100%) rename sim/testsuite/{sim => }/bfin/m4.s (100%) rename sim/testsuite/{sim => }/bfin/m5.s (100%) rename sim/testsuite/{sim => }/bfin/m6.s (100%) rename sim/testsuite/{sim => }/bfin/m7.s (100%) rename sim/testsuite/{sim => }/bfin/m8.s (100%) rename sim/testsuite/{sim => }/bfin/m9.s (100%) rename sim/testsuite/{sim => }/bfin/mac2halfreg.S (100%) rename sim/testsuite/{sim => }/bfin/math.s (100%) rename sim/testsuite/{sim => }/bfin/max_min_flags.s (100%) rename sim/testsuite/{sim => }/bfin/mc_s2.s (100%) rename sim/testsuite/{sim => }/bfin/mdma-32bit-1d-neg-count.c (100%) rename sim/testsuite/{sim => }/bfin/mdma-32bit-1d.c (100%) rename sim/testsuite/{sim => }/bfin/mdma-8bit-1d-neg-count.c (100%) rename sim/testsuite/{sim => }/bfin/mdma-8bit-1d.c (100%) rename sim/testsuite/{sim => }/bfin/mdma-skel.h (100%) rename sim/testsuite/{sim => }/bfin/mem3.s (100%) rename sim/testsuite/{sim => }/bfin/mmr-exception.s (100%) rename sim/testsuite/{sim => }/bfin/move.s (100%) rename sim/testsuite/{sim => }/bfin/msa_acp_5.10.S (100%) rename sim/testsuite/{sim => }/bfin/msa_acp_5.12_1.S (100%) rename sim/testsuite/{sim => }/bfin/msa_acp_5.12_2.S (100%) rename sim/testsuite/{sim => }/bfin/msa_acp_5_10.s (100%) rename sim/testsuite/{sim => }/bfin/mult.s (100%) rename sim/testsuite/{sim => }/bfin/neg-2.S (100%) rename sim/testsuite/{sim => }/bfin/neg-3.S (100%) rename sim/testsuite/{sim => }/bfin/neg.S (100%) rename sim/testsuite/{sim => }/bfin/nshift.s (100%) rename sim/testsuite/{sim => }/bfin/pr.s (100%) rename sim/testsuite/{sim => }/bfin/push-pop-multiple.s (100%) rename sim/testsuite/{sim => }/bfin/push-pop.s (100%) rename sim/testsuite/{sim => }/bfin/pushpopreg_1.s (100%) rename sim/testsuite/{sim => }/bfin/quadaddsub.s (100%) rename sim/testsuite/{sim => }/bfin/random_0001.s (100%) rename sim/testsuite/{sim => }/bfin/random_0002.S (100%) rename sim/testsuite/{sim => }/bfin/random_0003.S (100%) rename sim/testsuite/{sim => }/bfin/random_0004.S (100%) rename sim/testsuite/{sim => }/bfin/random_0005.S (100%) rename sim/testsuite/{sim => }/bfin/random_0006.S (100%) rename sim/testsuite/{sim => }/bfin/random_0007.S (100%) rename sim/testsuite/{sim => }/bfin/random_0008.S (100%) rename sim/testsuite/{sim => }/bfin/random_0009.S (100%) rename sim/testsuite/{sim => }/bfin/random_0010.S (100%) rename sim/testsuite/{sim => }/bfin/random_0011.S (100%) rename sim/testsuite/{sim => }/bfin/random_0012.S (100%) rename sim/testsuite/{sim => }/bfin/random_0013.S (100%) rename sim/testsuite/{sim => }/bfin/random_0014.S (100%) rename sim/testsuite/{sim => }/bfin/random_0015.S (100%) rename sim/testsuite/{sim => }/bfin/random_0016.S (100%) rename sim/testsuite/{sim => }/bfin/random_0017.S (100%) rename sim/testsuite/{sim => }/bfin/random_0018.S (100%) rename sim/testsuite/{sim => }/bfin/random_0019.S (100%) rename sim/testsuite/{sim => }/bfin/random_0020.S (100%) rename sim/testsuite/{sim => }/bfin/random_0021.S (100%) rename sim/testsuite/{sim => }/bfin/random_0022.S (100%) rename sim/testsuite/{sim => }/bfin/random_0023.S (100%) rename sim/testsuite/{sim => }/bfin/random_0024.S (100%) rename sim/testsuite/{sim => }/bfin/random_0025.S (100%) rename sim/testsuite/{sim => }/bfin/random_0026.S (100%) rename sim/testsuite/{sim => }/bfin/random_0027.S (100%) rename sim/testsuite/{sim => }/bfin/random_0028.S (100%) rename sim/testsuite/{sim => }/bfin/random_0029.S (100%) rename sim/testsuite/{sim => }/bfin/random_0030.S (100%) rename sim/testsuite/{sim => }/bfin/random_0031.S (100%) rename sim/testsuite/{sim => }/bfin/random_0032.S (100%) rename sim/testsuite/{sim => }/bfin/random_0033.S (100%) rename sim/testsuite/{sim => }/bfin/random_0034.S (100%) rename sim/testsuite/{sim => }/bfin/random_0035.S (100%) rename sim/testsuite/{sim => }/bfin/random_0036.S (100%) rename sim/testsuite/{sim => }/bfin/random_0037.S (100%) rename sim/testsuite/{sim => }/bfin/run-tests.sh (100%) rename sim/testsuite/{sim => }/bfin/s0.s (100%) rename sim/testsuite/{sim => }/bfin/s1.s (100%) rename sim/testsuite/{sim => }/bfin/s10.s (100%) rename sim/testsuite/{sim => }/bfin/s11.s (100%) rename sim/testsuite/{sim => }/bfin/s12.s (100%) rename sim/testsuite/{sim => }/bfin/s13.s (100%) rename sim/testsuite/{sim => }/bfin/s14.s (100%) rename sim/testsuite/{sim => }/bfin/s15.s (100%) rename sim/testsuite/{sim => }/bfin/s16.s (100%) rename sim/testsuite/{sim => }/bfin/s17.s (100%) rename sim/testsuite/{sim => }/bfin/s18.s (100%) rename sim/testsuite/{sim => }/bfin/s19.s (100%) rename sim/testsuite/{sim => }/bfin/s2.s (100%) rename sim/testsuite/{sim => }/bfin/s20.s (100%) create mode 100644 sim/testsuite/bfin/s21.s rename sim/testsuite/{sim => }/bfin/s3.s (100%) rename sim/testsuite/{sim => }/bfin/s30.s (100%) rename sim/testsuite/{sim => }/bfin/s4.s (100%) rename sim/testsuite/{sim => }/bfin/s5.s (100%) rename sim/testsuite/{sim => }/bfin/s6.s (100%) rename sim/testsuite/{sim => }/bfin/s7.s (100%) rename sim/testsuite/{sim => }/bfin/s8.s (100%) rename sim/testsuite/{sim => }/bfin/s9.s (100%) rename sim/testsuite/{sim => }/bfin/saatest.s (100%) rename sim/testsuite/{sim => }/bfin/se_all16bitopcodes.S (100%) rename sim/testsuite/{sim => }/bfin/se_all32bitopcodes.S (100%) rename sim/testsuite/{sim => }/bfin/se_all32bitopcodes.lds (100%) rename sim/testsuite/{sim => }/bfin/se_all64bitg0opcodes.S (100%) rename sim/testsuite/{sim => }/bfin/se_all64bitg1opcodes.S (100%) rename sim/testsuite/{sim => }/bfin/se_all64bitg2opcodes.S (100%) rename sim/testsuite/{sim => }/bfin/se_allopcodes.h (100%) rename sim/testsuite/{sim => }/bfin/se_brtarget_stall.S (100%) rename sim/testsuite/{sim => }/bfin/se_bug_ui.S (100%) rename sim/testsuite/{sim => }/bfin/se_bug_ui2.S (100%) rename sim/testsuite/{sim => }/bfin/se_bug_ui3.S (100%) rename sim/testsuite/{sim => }/bfin/se_cc2stat_haz.S (100%) rename sim/testsuite/{sim => }/bfin/se_cc_kill.S (100%) rename sim/testsuite/{sim => }/bfin/se_cof.S (100%) rename sim/testsuite/{sim => }/bfin/se_event_quad.S (100%) rename sim/testsuite/{sim => }/bfin/se_excpt_dagprotviol.S (100%) rename sim/testsuite/{sim => }/bfin/se_excpt_ifprotviol.S (100%) rename sim/testsuite/{sim => }/bfin/se_excpt_ssstep.S (100%) rename sim/testsuite/{sim => }/bfin/se_illegalcombination.S (100%) rename sim/testsuite/{sim => }/bfin/se_kill_wbbr.S (100%) rename sim/testsuite/{sim => }/bfin/se_kills2.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_disable.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_kill.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_kill_01.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_kill_dcr.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_kill_dcr_01.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_lr.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_mv2lb_stall.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_mv2lc.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_mv2lc_stall.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_mv2lt_stall.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_nest_ppm.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_nest_ppm_1.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_nest_ppm_2.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_ppm.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_ppm_1.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_ppm_int.S (100%) rename sim/testsuite/{sim => }/bfin/se_lsetup_kill.S (100%) rename sim/testsuite/{sim => }/bfin/se_misaligned_fetch.S (100%) rename sim/testsuite/{sim => }/bfin/se_more_ret_haz.S (100%) rename sim/testsuite/{sim => }/bfin/se_mv2lp.S (100%) rename sim/testsuite/{sim => }/bfin/se_oneins_zoff.S (100%) rename sim/testsuite/{sim => }/bfin/se_popkill.S (100%) rename sim/testsuite/{sim => }/bfin/se_regmv_usp_sysreg.S (100%) rename sim/testsuite/{sim => }/bfin/se_rets_hazard.s (100%) rename sim/testsuite/{sim => }/bfin/se_rts_rti.S (100%) rename sim/testsuite/{sim => }/bfin/se_ssstep_dagprotviol.S (100%) rename sim/testsuite/{sim => }/bfin/se_ssync.S (100%) rename sim/testsuite/{sim => }/bfin/se_stall_if2.S (100%) rename sim/testsuite/{sim => }/bfin/se_undefinedinstruction1.S (100%) rename sim/testsuite/{sim => }/bfin/se_undefinedinstruction2.S (100%) rename sim/testsuite/{sim => }/bfin/se_undefinedinstruction3.S (100%) rename sim/testsuite/{sim => }/bfin/se_undefinedinstruction4.S (100%) rename sim/testsuite/{sim => }/bfin/se_usermode_protviol.S (100%) rename sim/testsuite/{sim => }/bfin/seqstat.s (100%) rename sim/testsuite/{sim => }/bfin/sign.s (100%) rename sim/testsuite/{sim => }/bfin/simple0.s (100%) rename sim/testsuite/{sim => }/bfin/sri.s (100%) rename sim/testsuite/{sim => }/bfin/stk.s (100%) rename sim/testsuite/{sim => }/bfin/stk2.s (100%) rename sim/testsuite/{sim => }/bfin/stk3.s (100%) rename sim/testsuite/{sim => }/bfin/stk4.s (100%) rename sim/testsuite/{sim => }/bfin/stk5.s (100%) rename sim/testsuite/{sim => }/bfin/stk6.s (100%) rename sim/testsuite/{sim => }/bfin/syscfg.s (100%) rename sim/testsuite/{sim => }/bfin/tar10622.s (100%) rename sim/testsuite/{sim => }/bfin/test-dma.h (100%) rename sim/testsuite/{sim => }/bfin/test.h (100%) rename sim/testsuite/{sim => }/bfin/testset.s (100%) rename sim/testsuite/{sim => }/bfin/testset2.s (100%) rename sim/testsuite/{sim => }/bfin/testutils.inc (100%) rename sim/testsuite/{sim => }/bfin/unlink.S (100%) rename sim/testsuite/{sim => }/bfin/up0.s (100%) rename sim/testsuite/{sim => }/bfin/usp.S (100%) rename sim/testsuite/{sim => }/bfin/vec-abs-2.S (100%) rename sim/testsuite/{sim => }/bfin/vec-abs-3.S (100%) rename sim/testsuite/{sim => }/bfin/vec-abs.S (100%) rename sim/testsuite/{sim => }/bfin/vec-neg-2.S (100%) rename sim/testsuite/{sim => }/bfin/vec-neg-3.S (100%) rename sim/testsuite/{sim => }/bfin/vec-neg.S (100%) rename sim/testsuite/{sim => }/bfin/vecadd.s (100%) rename sim/testsuite/{sim => }/bfin/vit_max.s (100%) rename sim/testsuite/{sim => }/bfin/vit_max2.s (100%) rename sim/testsuite/{sim => }/bfin/viterbi2.s (100%) rename sim/testsuite/{sim => }/bfin/wtf.s (100%) rename sim/testsuite/{sim => }/bfin/x1.s (100%) rename sim/testsuite/{sim => }/bfin/zcall.s (100%) rename sim/testsuite/{sim => }/bfin/zeroflagrnd.s (100%) create mode 100644 sim/testsuite/bpf/ChangeLog rename sim/testsuite/{sim => }/bpf/allinsn.exp (100%) rename sim/testsuite/{sim => }/bpf/alu.s (100%) rename sim/testsuite/{sim => }/bpf/alu32.s (100%) rename sim/testsuite/{sim => }/bpf/endbe.s (100%) rename sim/testsuite/{sim => }/bpf/endle.s (100%) rename sim/testsuite/{sim => }/bpf/jmp.s (100%) rename sim/testsuite/{sim => }/bpf/jmp32.s (100%) rename sim/testsuite/{sim => }/bpf/ldabs.s (100%) rename sim/testsuite/{sim => }/bpf/mem.s (100%) rename sim/testsuite/{sim => }/bpf/mov.s (100%) rename sim/testsuite/{sim => }/bpf/testutils.inc (100%) rename sim/testsuite/{sim => }/bpf/xadd.s (100%) delete mode 100755 sim/testsuite/configure delete mode 100644 sim/testsuite/configure.ac rename sim/testsuite/{sim => }/cr16/ChangeLog (100%) rename sim/testsuite/{sim => }/cr16/addb.cgs (100%) rename sim/testsuite/{sim => }/cr16/addd.cgs (100%) rename sim/testsuite/{sim => }/cr16/addi.cgs (100%) rename sim/testsuite/{sim => }/cr16/addw.cgs (100%) rename sim/testsuite/{sim => }/cr16/allinsn.exp (100%) rename sim/testsuite/{sim => }/cr16/andb.cgs (100%) rename sim/testsuite/{sim => }/cr16/andd.cgs (100%) rename sim/testsuite/{sim => }/cr16/andw.cgs (100%) rename sim/testsuite/{sim => }/cr16/ashub.cgs (100%) rename sim/testsuite/{sim => }/cr16/ashub_i.cgs (100%) rename sim/testsuite/{sim => }/cr16/ashud.cgs (100%) rename sim/testsuite/{sim => }/cr16/ashud_i.cgs (100%) rename sim/testsuite/{sim => }/cr16/ashuw.cgs (100%) rename sim/testsuite/{sim => }/cr16/ashuw_i.cgs (100%) rename sim/testsuite/{sim => }/cr16/bal1_24.cgs (100%) rename sim/testsuite/{sim => }/cr16/bal2_24.cgs (100%) rename sim/testsuite/{sim => }/cr16/bcc.cgs (100%) rename sim/testsuite/{sim => }/cr16/bcs.cgs (100%) rename sim/testsuite/{sim => }/cr16/beq.cgs (100%) rename sim/testsuite/{sim => }/cr16/beq0b.cgs (100%) rename sim/testsuite/{sim => }/cr16/beq0w.cgs (100%) rename sim/testsuite/{sim => }/cr16/bge.cgs (100%) rename sim/testsuite/{sim => }/cr16/bgt.cgs (100%) rename sim/testsuite/{sim => }/cr16/bhi.cgs (100%) rename sim/testsuite/{sim => }/cr16/bhs.cgs (100%) rename sim/testsuite/{sim => }/cr16/bht.cgs (100%) rename sim/testsuite/{sim => }/cr16/blo.cgs (100%) rename sim/testsuite/{sim => }/cr16/bls.cgs (100%) rename sim/testsuite/{sim => }/cr16/blt.cgs (100%) rename sim/testsuite/{sim => }/cr16/bne.cgs (100%) rename sim/testsuite/{sim => }/cr16/bne0b.cgs (100%) rename sim/testsuite/{sim => }/cr16/bne0w.cgs (100%) rename sim/testsuite/{sim => }/cr16/br.cgs (100%) rename sim/testsuite/{sim => }/cr16/cbitb.cgs (100%) rename sim/testsuite/{sim => }/cr16/cbitw.cgs (100%) rename sim/testsuite/{sim => }/cr16/cmpb.cgs (100%) rename sim/testsuite/{sim => }/cr16/cmpb_i.cgs (100%) rename sim/testsuite/{sim => }/cr16/cmpd.cgs (100%) rename sim/testsuite/{sim => }/cr16/cmpd_i.cgs (100%) rename sim/testsuite/{sim => }/cr16/cmpi.cgs (100%) rename sim/testsuite/{sim => }/cr16/cmpw.cgs (100%) rename sim/testsuite/{sim => }/cr16/cmpw_i.cgs (100%) rename sim/testsuite/{sim => }/cr16/excp.cgs (100%) rename sim/testsuite/{sim => }/cr16/hello.ms (100%) rename sim/testsuite/{sim => }/cr16/hw-trap.ms (100%) rename sim/testsuite/{sim => }/cr16/jal.cgs (100%) rename sim/testsuite/{sim => }/cr16/jcc.cgs (100%) rename sim/testsuite/{sim => }/cr16/jcs.cgs (100%) rename sim/testsuite/{sim => }/cr16/jeq.cgs (100%) rename sim/testsuite/{sim => }/cr16/jfc.cgs (100%) rename sim/testsuite/{sim => }/cr16/jfs.cgs (100%) rename sim/testsuite/{sim => }/cr16/jge.cgs (100%) rename sim/testsuite/{sim => }/cr16/jgt.cgs (100%) rename sim/testsuite/{sim => }/cr16/jhi.cgs (100%) rename sim/testsuite/{sim => }/cr16/jhs.cgs (100%) rename sim/testsuite/{sim => }/cr16/jlo.cgs (100%) rename sim/testsuite/{sim => }/cr16/jls.cgs (100%) rename sim/testsuite/{sim => }/cr16/jlt.cgs (100%) rename sim/testsuite/{sim => }/cr16/jne.cgs (100%) rename sim/testsuite/{sim => }/cr16/jump.cgs (100%) rename sim/testsuite/{sim => }/cr16/loadb.cgs (100%) rename sim/testsuite/{sim => }/cr16/loadd.cgs (100%) rename sim/testsuite/{sim => }/cr16/loadm.cgs (100%) rename sim/testsuite/{sim => }/cr16/loadmp.cgs (100%) rename sim/testsuite/{sim => }/cr16/loadw.cgs (100%) rename sim/testsuite/{sim => }/cr16/lpr-spr.cgs (100%) rename sim/testsuite/{sim => }/cr16/lprd-sprd.cgs (100%) rename sim/testsuite/{sim => }/cr16/lshb.cgs (100%) rename sim/testsuite/{sim => }/cr16/lshb_i.cgs (100%) rename sim/testsuite/{sim => }/cr16/lshd.cgs (100%) rename sim/testsuite/{sim => }/cr16/lshd_i.cgs (100%) rename sim/testsuite/{sim => }/cr16/lshw.cgs (100%) rename sim/testsuite/{sim => }/cr16/lshw_i.cgs (100%) rename sim/testsuite/{sim => }/cr16/macqw.cgs (100%) rename sim/testsuite/{sim => }/cr16/macsw.cgs (100%) rename sim/testsuite/{sim => }/cr16/macuw.cgs (100%) rename sim/testsuite/{sim => }/cr16/misc.exp (100%) rename sim/testsuite/{sim => }/cr16/movb.cgs (100%) rename sim/testsuite/{sim => }/cr16/movd.cgs (100%) rename sim/testsuite/{sim => }/cr16/movw.cgs (100%) rename sim/testsuite/{sim => }/cr16/movxb.cgs (100%) rename sim/testsuite/{sim => }/cr16/movxw.cgs (100%) rename sim/testsuite/{sim => }/cr16/movzb.cgs (100%) rename sim/testsuite/{sim => }/cr16/movzw.cgs (100%) rename sim/testsuite/{sim => }/cr16/mulb.cgs (100%) rename sim/testsuite/{sim => }/cr16/mulsb.cgs (100%) rename sim/testsuite/{sim => }/cr16/mulsw.cgs (100%) rename sim/testsuite/{sim => }/cr16/muluw.cgs (100%) rename sim/testsuite/{sim => }/cr16/mulw.cgs (100%) rename sim/testsuite/{sim => }/cr16/nop.cgs (100%) rename sim/testsuite/{sim => }/cr16/orb.cgs (100%) rename sim/testsuite/{sim => }/cr16/ord.cgs (100%) rename sim/testsuite/{sim => }/cr16/orw.cgs (100%) rename sim/testsuite/{sim => }/cr16/pop1.cgs (100%) rename sim/testsuite/{sim => }/cr16/pop2.cgs (100%) rename sim/testsuite/{sim => }/cr16/pop3.cgs (100%) rename sim/testsuite/{sim => }/cr16/popret1.cgs (100%) rename sim/testsuite/{sim => }/cr16/popret2.cgs (100%) rename sim/testsuite/{sim => }/cr16/popret3.cgs (100%) rename sim/testsuite/{sim => }/cr16/push1.cgs (100%) rename sim/testsuite/{sim => }/cr16/push2.cgs (100%) rename sim/testsuite/{sim => }/cr16/push3.cgs (100%) rename sim/testsuite/{sim => }/cr16/sbitb.cgs (100%) rename sim/testsuite/{sim => }/cr16/sbitw.cgs (100%) rename sim/testsuite/{sim => }/cr16/scc.cgs (100%) rename sim/testsuite/{sim => }/cr16/scs.cgs (100%) rename sim/testsuite/{sim => }/cr16/seq.cgs (100%) rename sim/testsuite/{sim => }/cr16/sfc.cgs (100%) rename sim/testsuite/{sim => }/cr16/sfs.cgs (100%) rename sim/testsuite/{sim => }/cr16/sge.cgs (100%) rename sim/testsuite/{sim => }/cr16/sgt.cgs (100%) rename sim/testsuite/{sim => }/cr16/shi.cgs (100%) rename sim/testsuite/{sim => }/cr16/shs.cgs (100%) rename sim/testsuite/{sim => }/cr16/slo.cgs (100%) rename sim/testsuite/{sim => }/cr16/sls.cgs (100%) rename sim/testsuite/{sim => }/cr16/slt.cgs (100%) rename sim/testsuite/{sim => }/cr16/sne.cgs (100%) rename sim/testsuite/{sim => }/cr16/storb.cgs (100%) rename sim/testsuite/{sim => }/cr16/stord.cgs (100%) rename sim/testsuite/{sim => }/cr16/storw.cgs (100%) rename sim/testsuite/{sim => }/cr16/subb.cgs (100%) rename sim/testsuite/{sim => }/cr16/subd.cgs (100%) rename sim/testsuite/{sim => }/cr16/subi.cgs (100%) rename sim/testsuite/{sim => }/cr16/subw.cgs (100%) rename sim/testsuite/{sim => }/cr16/tbit.cgs (100%) rename sim/testsuite/{sim => }/cr16/tbitb.cgs (100%) rename sim/testsuite/{sim => }/cr16/tbitw.cgs (100%) rename sim/testsuite/{sim => }/cr16/testutils.inc (100%) rename sim/testsuite/{sim => }/cr16/uread16.ms (100%) rename sim/testsuite/{sim => }/cr16/uread32.ms (100%) rename sim/testsuite/{sim => }/cr16/xorb.cgs (100%) rename sim/testsuite/{sim => }/cr16/xord.cgs (100%) rename sim/testsuite/{sim => }/cr16/xorw.cgs (100%) create mode 100644 sim/testsuite/cris/ChangeLog rename sim/testsuite/{sim => }/cris/asm/abs.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addcpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addcv32c.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addcv32m.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addcv32r.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addi.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addiv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addoc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addom.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addoq.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addq.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addqpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addswpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addxc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addxm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addxr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/andc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/andm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/andq.ms (100%) rename sim/testsuite/{sim => }/cris/asm/andr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/asm.exp (100%) rename sim/testsuite/{sim => }/cris/asm/asr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/ba.ms (100%) rename sim/testsuite/{sim => }/cris/asm/badarch1.ms (100%) rename sim/testsuite/{sim => }/cris/asm/bare1.ms (100%) rename sim/testsuite/{sim => }/cris/asm/bare2.ms (100%) rename sim/testsuite/{sim => }/cris/asm/bare3.ms (100%) rename sim/testsuite/{sim => }/cris/asm/bas.ms (100%) rename sim/testsuite/{sim => }/cris/asm/bccb.ms (100%) rename sim/testsuite/{sim => }/cris/asm/bdapc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/bdapm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/bdapq.ms (100%) rename sim/testsuite/{sim => }/cris/asm/bdapqpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/biap.ms (100%) rename sim/testsuite/{sim => }/cris/asm/boundc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/boundm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/boundmv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/boundr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/break.ms (100%) rename sim/testsuite/{sim => }/cris/asm/btst.ms (100%) rename sim/testsuite/{sim => }/cris/asm/ccr-v10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/ccs-v32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/clearfv10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/clearfv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/clrjmp1.ms (100%) rename sim/testsuite/{sim => }/cris/asm/cmpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/cmpm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/cmpq.ms (100%) rename sim/testsuite/{sim => }/cris/asm/cmpr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/cmpxc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/cmpxm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/dflags.ms (100%) rename sim/testsuite/{sim => }/cris/asm/dip.ms (100%) rename sim/testsuite/{sim => }/cris/asm/dstep.ms (100%) rename sim/testsuite/{sim => }/cris/asm/fidxd.ms (100%) rename sim/testsuite/{sim => }/cris/asm/fidxi.ms (100%) rename sim/testsuite/{sim => }/cris/asm/ftagd.ms (100%) rename sim/testsuite/{sim => }/cris/asm/ftagi.ms (100%) rename sim/testsuite/{sim => }/cris/asm/halt.ms (100%) rename sim/testsuite/{sim => }/cris/asm/io1.ms (100%) rename sim/testsuite/{sim => }/cris/asm/io2.ms (100%) rename sim/testsuite/{sim => }/cris/asm/io3.ms (100%) rename sim/testsuite/{sim => }/cris/asm/io4.ms (100%) rename sim/testsuite/{sim => }/cris/asm/io5.ms (100%) rename sim/testsuite/{sim => }/cris/asm/io6.ms (100%) rename sim/testsuite/{sim => }/cris/asm/io7.ms (100%) rename sim/testsuite/{sim => }/cris/asm/io8.ms (100%) rename sim/testsuite/{sim => }/cris/asm/io9.ms (100%) rename sim/testsuite/{sim => }/cris/asm/jsr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/jsrmv10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/jumpmp.ms (100%) rename sim/testsuite/{sim => }/cris/asm/jumppv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/lapc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/lsl.ms (100%) rename sim/testsuite/{sim => }/cris/asm/lsr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/lz.ms (100%) rename sim/testsuite/{sim => }/cris/asm/mcp.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movdelsr1.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movecpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movecr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movecrt10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movecrt32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movect10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movei.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movempc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movemr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movemrv10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movemrv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movepcb.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movepcd.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movepcw.ms (100%) rename sim/testsuite/{sim => }/cris/asm/moveq.ms (100%) rename sim/testsuite/{sim => }/cris/asm/moveqpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/mover.ms (100%) rename sim/testsuite/{sim => }/cris/asm/moverbpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/moverdpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/moverm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/moverpcb.ms (100%) rename sim/testsuite/{sim => }/cris/asm/moverpcd.ms (100%) rename sim/testsuite/{sim => }/cris/asm/moverpcw.ms (100%) rename sim/testsuite/{sim => }/cris/asm/moverwpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movesmp.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movmp.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movmp8.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movpmv10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movpmv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movppc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movpr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movprv10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movprv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movrss.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movscpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movscr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movsm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movsmpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movsr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movsrpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movssr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movucpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movucr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movum.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movumpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movur.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movurpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/mstep.ms (100%) rename sim/testsuite/{sim => }/cris/asm/msteppc1.ms (100%) rename sim/testsuite/{sim => }/cris/asm/msteppc2.ms (100%) rename sim/testsuite/{sim => }/cris/asm/msteppc3.ms (100%) rename sim/testsuite/{sim => }/cris/asm/mulv10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/mulv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/mulx.ms (100%) rename sim/testsuite/{sim => }/cris/asm/neg.ms (100%) rename sim/testsuite/{sim => }/cris/asm/nonvcv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/nopv10t.ms (100%) rename sim/testsuite/{sim => }/cris/asm/nopv32t.ms (100%) rename sim/testsuite/{sim => }/cris/asm/nopv32t2.ms (100%) rename sim/testsuite/{sim => }/cris/asm/nopv32t3.ms (100%) rename sim/testsuite/{sim => }/cris/asm/nopv32t4.ms (100%) rename sim/testsuite/{sim => }/cris/asm/not.ms (100%) rename sim/testsuite/{sim => }/cris/asm/op3.ms (100%) rename sim/testsuite/{sim => }/cris/asm/opterr1.ms (100%) rename sim/testsuite/{sim => }/cris/asm/opterr2.ms (100%) rename sim/testsuite/{sim => }/cris/asm/opterr3.ms (100%) rename sim/testsuite/{sim => }/cris/asm/opterr4.ms (100%) rename sim/testsuite/{sim => }/cris/asm/opterr5.ms (100%) rename sim/testsuite/{sim => }/cris/asm/option1.ms (100%) rename sim/testsuite/{sim => }/cris/asm/option2.ms (100%) rename sim/testsuite/{sim => }/cris/asm/option3.ms (100%) rename sim/testsuite/{sim => }/cris/asm/option4.ms (100%) rename sim/testsuite/{sim => }/cris/asm/orc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/orm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/orq.ms (100%) rename sim/testsuite/{sim => }/cris/asm/orr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/pcplus.ms (100%) rename sim/testsuite/{sim => }/cris/asm/pid1.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw1.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw11.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw12.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw13.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw14.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw15.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw16.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw17.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw2.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw3.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw4.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw5.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw6.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw7.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw8.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw9.ms (100%) rename sim/testsuite/{sim => }/cris/asm/ret.ms (100%) rename sim/testsuite/{sim => }/cris/asm/rfe.ms (100%) rename sim/testsuite/{sim => }/cris/asm/rfg.ms (100%) rename sim/testsuite/{sim => }/cris/asm/rfn.ms (100%) rename sim/testsuite/{sim => }/cris/asm/sbfs.ms (100%) rename sim/testsuite/{sim => }/cris/asm/scc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/sfe.ms (100%) rename sim/testsuite/{sim => }/cris/asm/subc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/subm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/subq.ms (100%) rename sim/testsuite/{sim => }/cris/asm/subqpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/subr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/subxc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/subxm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/subxr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/swap.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tb.ms (100%) rename sim/testsuite/{sim => }/cris/asm/test.ms (100%) rename sim/testsuite/{sim => }/cris/asm/testutils.inc (100%) rename sim/testsuite/{sim => }/cris/asm/tjmpsrv32-2.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tjmpsrv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tjsrcv10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tjsrcv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tmemv10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tmemv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tmulv10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tmulv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tmvm1.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tmvm2.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tmvmrv10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tmvmrv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tmvrmv10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tmvrmv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/user.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x0-v10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x0-v32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x1-v10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x1-v32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x10-v10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x2-v10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x2-v32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x3-v10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x3-v32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x4-v32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x5-v10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x5-v32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x6-v10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x6-v32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x7-v10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x7-v32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x8-v10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x9-v10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/xor.ms (100%) rename sim/testsuite/{sim => }/cris/c/access1.c (100%) rename sim/testsuite/{sim => }/cris/c/append1.c (100%) rename sim/testsuite/{sim => }/cris/c/badldso1.c (100%) rename sim/testsuite/{sim => }/cris/c/badldso2.c (100%) rename sim/testsuite/{sim => }/cris/c/badldso3.c (100%) create mode 100644 sim/testsuite/cris/c/c.exp rename sim/testsuite/{sim => }/cris/c/clone1.c (100%) rename sim/testsuite/{sim => }/cris/c/clone2.c (100%) rename sim/testsuite/{sim => }/cris/c/clone3.c (100%) rename sim/testsuite/{sim => }/cris/c/clone4.c (100%) rename sim/testsuite/{sim => }/cris/c/clone5.c (100%) rename sim/testsuite/{sim => }/cris/c/clone6.c (100%) rename sim/testsuite/{sim => }/cris/c/ex1.c (100%) rename sim/testsuite/{sim => }/cris/c/exitg1.c (100%) rename sim/testsuite/{sim => }/cris/c/exitg2.c (100%) rename sim/testsuite/{sim => }/cris/c/fcntl1.c (100%) rename sim/testsuite/{sim => }/cris/c/fcntl2.c (100%) rename sim/testsuite/{sim => }/cris/c/fdopen1.c (100%) rename sim/testsuite/{sim => }/cris/c/fdopen2.c (100%) rename sim/testsuite/{sim => }/cris/c/freopen1.c (100%) rename sim/testsuite/{sim => }/cris/c/freopen2.c (100%) rename sim/testsuite/{sim => }/cris/c/ftruncate1.c (100%) rename sim/testsuite/{sim => }/cris/c/ftruncate2.c (100%) rename sim/testsuite/{sim => }/cris/c/getcwd1.c (100%) rename sim/testsuite/{sim => }/cris/c/gettod.c (100%) rename sim/testsuite/{sim => }/cris/c/hello.c (100%) create mode 100644 sim/testsuite/cris/c/helloaout.c rename sim/testsuite/{sim => }/cris/c/hellodyn.c (100%) rename sim/testsuite/{sim => }/cris/c/hellodyn2.c (100%) rename sim/testsuite/{sim => }/cris/c/hellodyn3.c (100%) rename sim/testsuite/{sim => }/cris/c/kill1.c (100%) create mode 100644 sim/testsuite/cris/c/kill2.c rename sim/testsuite/{sim => }/cris/c/kill3.c (100%) rename sim/testsuite/{sim => }/cris/c/mapbrk.c (100%) rename sim/testsuite/{sim => }/cris/c/mmap1.c (100%) rename sim/testsuite/{sim => }/cris/c/mmap2.c (100%) rename sim/testsuite/{sim => }/cris/c/mmap3.c (100%) rename sim/testsuite/{sim => }/cris/c/mmap4.c (100%) rename sim/testsuite/{sim => }/cris/c/mmap5.c (100%) rename sim/testsuite/{sim => }/cris/c/mmap6.c (100%) rename sim/testsuite/{sim => }/cris/c/mmap7.c (100%) rename sim/testsuite/{sim => }/cris/c/mmap8.c (100%) rename sim/testsuite/{sim => }/cris/c/mprotect1.c (100%) rename sim/testsuite/{sim => }/cris/c/mprotect2.c (100%) rename sim/testsuite/{sim => }/cris/c/mremap.c (100%) create mode 100644 sim/testsuite/cris/c/openpf1.c create mode 100644 sim/testsuite/cris/c/openpf2.c rename sim/testsuite/{sim => }/cris/c/openpf3.c (100%) rename sim/testsuite/{sim => }/cris/c/openpf4.c (100%) rename sim/testsuite/{sim => }/cris/c/openpf5.c (100%) create mode 100644 sim/testsuite/cris/c/pipe1.c rename sim/testsuite/{sim => }/cris/c/pipe2.c (100%) rename sim/testsuite/{sim => }/cris/c/pipe3.c (100%) rename sim/testsuite/{sim => }/cris/c/pipe4.c (100%) rename sim/testsuite/{sim => }/cris/c/pipe5.c (100%) rename sim/testsuite/{sim => }/cris/c/pipe6.c (100%) rename sim/testsuite/{sim => }/cris/c/pipe7.c (100%) rename sim/testsuite/{sim => }/cris/c/readlink1.c (100%) rename sim/testsuite/{sim => }/cris/c/readlink10.c (100%) rename sim/testsuite/{sim => }/cris/c/readlink11.c (100%) rename sim/testsuite/{sim => }/cris/c/readlink2.c (100%) rename sim/testsuite/{sim => }/cris/c/readlink3.c (100%) create mode 100644 sim/testsuite/cris/c/readlink4.c rename sim/testsuite/{sim => }/cris/c/readlink5.c (100%) rename sim/testsuite/{sim => }/cris/c/readlink6.c (100%) rename sim/testsuite/{sim => }/cris/c/readlink7.c (100%) rename sim/testsuite/{sim => }/cris/c/readlink8.c (100%) rename sim/testsuite/{sim => }/cris/c/readlink9.c (100%) rename sim/testsuite/{sim => }/cris/c/rename2.c (100%) rename sim/testsuite/{sim => }/cris/c/rtsigprocmask1.c (100%) rename sim/testsuite/{sim => }/cris/c/rtsigprocmask2.c (100%) rename sim/testsuite/{sim => }/cris/c/rtsigsuspend1.c (100%) rename sim/testsuite/{sim => }/cris/c/rtsigsuspend2.c (100%) create mode 100644 sim/testsuite/cris/c/sched1.c create mode 100644 sim/testsuite/cris/c/sched2.c create mode 100644 sim/testsuite/cris/c/sched3.c create mode 100644 sim/testsuite/cris/c/sched4.c rename sim/testsuite/{sim => }/cris/c/sched5.c (100%) rename sim/testsuite/{sim => }/cris/c/sched6.c (100%) rename sim/testsuite/{sim => }/cris/c/sched7.c (100%) rename sim/testsuite/{sim => }/cris/c/sched8.c (100%) rename sim/testsuite/{sim => }/cris/c/sched9.c (100%) rename sim/testsuite/{sim => }/cris/c/seek1.c (100%) rename sim/testsuite/{sim => }/cris/c/seek2.c (100%) rename sim/testsuite/{sim => }/cris/c/seek3.c (100%) rename sim/testsuite/{sim => }/cris/c/seek4.c (100%) rename sim/testsuite/{sim => }/cris/c/setrlimit1.c (100%) rename sim/testsuite/{sim => }/cris/c/settls1.c (100%) rename sim/testsuite/{sim => }/cris/c/sig1.c (100%) rename sim/testsuite/{sim => }/cris/c/sig10.c (100%) rename sim/testsuite/{sim => }/cris/c/sig11.c (100%) rename sim/testsuite/{sim => }/cris/c/sig12.c (100%) rename sim/testsuite/{sim => }/cris/c/sig13.c (100%) rename sim/testsuite/{sim => }/cris/c/sig2.c (100%) rename sim/testsuite/{sim => }/cris/c/sig3.c (100%) rename sim/testsuite/{sim => }/cris/c/sig4.c (100%) create mode 100644 sim/testsuite/cris/c/sig5.c rename sim/testsuite/{sim => }/cris/c/sig6.c (100%) rename sim/testsuite/{sim => }/cris/c/sig7.c (100%) create mode 100644 sim/testsuite/cris/c/sig8.c rename sim/testsuite/{sim => }/cris/c/sig9.c (100%) rename sim/testsuite/{sim => }/cris/c/sigreturn1.c (100%) rename sim/testsuite/{sim => }/cris/c/sigreturn2.c (100%) rename sim/testsuite/{sim => }/cris/c/sigreturn3.c (100%) rename sim/testsuite/{sim => }/cris/c/sigreturn4.c (100%) rename sim/testsuite/{sim => }/cris/c/sjlj.c (100%) rename sim/testsuite/{sim => }/cris/c/sock1.c (100%) rename sim/testsuite/{sim => }/cris/c/stat1.c (100%) rename sim/testsuite/{sim => }/cris/c/stat2.c (100%) rename sim/testsuite/{sim => }/cris/c/stat3.c (100%) rename sim/testsuite/{sim => }/cris/c/stat4.c (100%) rename sim/testsuite/{sim => }/cris/c/stat5.c (100%) rename sim/testsuite/{sim => }/cris/c/stat7.c (100%) rename sim/testsuite/{sim => }/cris/c/stat8.c (100%) rename sim/testsuite/{sim => }/cris/c/syscall1.c (100%) rename sim/testsuite/{sim => }/cris/c/syscall2.c (100%) rename sim/testsuite/{sim => }/cris/c/syscall3.c (100%) rename sim/testsuite/{sim => }/cris/c/syscall4.c (100%) rename sim/testsuite/{sim => }/cris/c/syscall5.c (100%) rename sim/testsuite/{sim => }/cris/c/syscall6.c (100%) rename sim/testsuite/{sim => }/cris/c/syscall7.c (100%) rename sim/testsuite/{sim => }/cris/c/syscall8.c (100%) rename sim/testsuite/{sim => }/cris/c/sysctl1.c (100%) rename sim/testsuite/{sim => }/cris/c/sysctl2.c (100%) rename sim/testsuite/{sim => }/cris/c/sysctl3.c (100%) rename sim/testsuite/{sim => }/cris/c/thread2.c (100%) rename sim/testsuite/{sim => }/cris/c/thread3.c (100%) rename sim/testsuite/{sim => }/cris/c/thread4.c (100%) rename sim/testsuite/{sim => }/cris/c/thread5.c (100%) rename sim/testsuite/{sim => }/cris/c/time1.c (100%) rename sim/testsuite/{sim => }/cris/c/time2.c (100%) rename sim/testsuite/{sim => }/cris/c/truncate1.c (100%) rename sim/testsuite/{sim => }/cris/c/truncate2.c (100%) rename sim/testsuite/{sim => }/cris/c/ugetrlimit1.c (100%) rename sim/testsuite/{sim => }/cris/c/uname1.c (100%) rename sim/testsuite/{sim => }/cris/c/writev1.c (100%) rename sim/testsuite/{sim => }/cris/c/writev2.c (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/host1.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq1.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq2.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq3.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq4.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq5.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq6.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/mbox1.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/mem1.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/mem2.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/poll1.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/quit.s (100%) create mode 100644 sim/testsuite/cris/hw/rv-n-cris/rvc.exp rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/std.dev (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/testutils.inc (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/trivial1.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/trivial2.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/trivial3.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/trivial4.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/trivial4.r (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/trivial5.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/wd1.ms (100%) delete mode 100644 sim/testsuite/d10v-elf/ChangeLog delete mode 100644 sim/testsuite/d10v-elf/Makefile.in delete mode 100755 sim/testsuite/d10v-elf/configure delete mode 100644 sim/testsuite/d10v-elf/configure.ac delete mode 100644 sim/testsuite/d10v-elf/exit47.s delete mode 100644 sim/testsuite/d10v-elf/hello.s delete mode 100644 sim/testsuite/d10v-elf/loop.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-ld-d.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-ld-i.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-ld-id.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-ld-im.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-ld-ip.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-ld2w-d.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-ld2w-i.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-ld2w-id.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-ld2w-im.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-ld2w-ip.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-st-d.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-st-i.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-st-id.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-st-im.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-st-ip.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-st-is.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-st2w-d.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-st2w-i.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-st2w-id.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-st2w-im.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-st2w-ip.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-st2w-is.s delete mode 100644 sim/testsuite/d10v-elf/t-dbt.s delete mode 100644 sim/testsuite/d10v-elf/t-ld-st.s delete mode 100644 sim/testsuite/d10v-elf/t-mac.s delete mode 100644 sim/testsuite/d10v-elf/t-macros.i delete mode 100644 sim/testsuite/d10v-elf/t-mod-ld-pre.s delete mode 100644 sim/testsuite/d10v-elf/t-msbu.s delete mode 100644 sim/testsuite/d10v-elf/t-mulxu.s delete mode 100644 sim/testsuite/d10v-elf/t-mvtac.s delete mode 100644 sim/testsuite/d10v-elf/t-mvtc.s delete mode 100644 sim/testsuite/d10v-elf/t-rac.s delete mode 100644 sim/testsuite/d10v-elf/t-rachi.s delete mode 100644 sim/testsuite/d10v-elf/t-rdt.s delete mode 100644 sim/testsuite/d10v-elf/t-rep.s delete mode 100644 sim/testsuite/d10v-elf/t-rie-xx.s delete mode 100644 sim/testsuite/d10v-elf/t-rte.s delete mode 100644 sim/testsuite/d10v-elf/t-sac.s delete mode 100644 sim/testsuite/d10v-elf/t-sachi.s delete mode 100644 sim/testsuite/d10v-elf/t-sadd.s delete mode 100644 sim/testsuite/d10v-elf/t-slae.s delete mode 100644 sim/testsuite/d10v-elf/t-sp.s delete mode 100644 sim/testsuite/d10v-elf/t-sub.s delete mode 100644 sim/testsuite/d10v-elf/t-sub2w.s delete mode 100644 sim/testsuite/d10v-elf/t-subi.s delete mode 100644 sim/testsuite/d10v-elf/t-trap.s create mode 100644 sim/testsuite/d10v/ChangeLog create mode 100644 sim/testsuite/d10v/allinsn.exp create mode 100644 sim/testsuite/d10v/exit47.s create mode 100644 sim/testsuite/d10v/hello.s create mode 100644 sim/testsuite/d10v/t-ae-ld-d.s create mode 100644 sim/testsuite/d10v/t-ae-ld-i.s create mode 100644 sim/testsuite/d10v/t-ae-ld-id.s create mode 100644 sim/testsuite/d10v/t-ae-ld-im.s create mode 100644 sim/testsuite/d10v/t-ae-ld-ip.s create mode 100644 sim/testsuite/d10v/t-ae-ld2w-d.s create mode 100644 sim/testsuite/d10v/t-ae-ld2w-i.s create mode 100644 sim/testsuite/d10v/t-ae-ld2w-id.s create mode 100644 sim/testsuite/d10v/t-ae-ld2w-im.s create mode 100644 sim/testsuite/d10v/t-ae-ld2w-ip.s create mode 100644 sim/testsuite/d10v/t-ae-st-d.s create mode 100644 sim/testsuite/d10v/t-ae-st-i.s create mode 100644 sim/testsuite/d10v/t-ae-st-id.s create mode 100644 sim/testsuite/d10v/t-ae-st-im.s create mode 100644 sim/testsuite/d10v/t-ae-st-ip.s create mode 100644 sim/testsuite/d10v/t-ae-st-is.s create mode 100644 sim/testsuite/d10v/t-ae-st2w-d.s create mode 100644 sim/testsuite/d10v/t-ae-st2w-i.s create mode 100644 sim/testsuite/d10v/t-ae-st2w-id.s create mode 100644 sim/testsuite/d10v/t-ae-st2w-im.s create mode 100644 sim/testsuite/d10v/t-ae-st2w-ip.s create mode 100644 sim/testsuite/d10v/t-ae-st2w-is.s create mode 100644 sim/testsuite/d10v/t-dbt.s create mode 100644 sim/testsuite/d10v/t-ld-st.s create mode 100644 sim/testsuite/d10v/t-mac.s create mode 100644 sim/testsuite/d10v/t-macros.i create mode 100644 sim/testsuite/d10v/t-mod-ld-pre.s create mode 100644 sim/testsuite/d10v/t-msbu.s create mode 100644 sim/testsuite/d10v/t-mulxu.s create mode 100644 sim/testsuite/d10v/t-mvtac.s create mode 100644 sim/testsuite/d10v/t-mvtc.s create mode 100644 sim/testsuite/d10v/t-rac.s create mode 100644 sim/testsuite/d10v/t-rachi.s create mode 100644 sim/testsuite/d10v/t-rdt.s create mode 100644 sim/testsuite/d10v/t-rep.s create mode 100644 sim/testsuite/d10v/t-rie-xx.s create mode 100644 sim/testsuite/d10v/t-rte.s create mode 100644 sim/testsuite/d10v/t-sac.s create mode 100644 sim/testsuite/d10v/t-sachi.s create mode 100644 sim/testsuite/d10v/t-sadd.s create mode 100644 sim/testsuite/d10v/t-slae.s create mode 100644 sim/testsuite/d10v/t-sp.s create mode 100644 sim/testsuite/d10v/t-sub.s create mode 100644 sim/testsuite/d10v/t-sub2w.s create mode 100644 sim/testsuite/d10v/t-subi.s create mode 100644 sim/testsuite/d10v/t-trap.s delete mode 100644 sim/testsuite/frv-elf/ChangeLog delete mode 100644 sim/testsuite/frv-elf/Makefile.in delete mode 100644 sim/testsuite/frv-elf/cache.s delete mode 100755 sim/testsuite/frv-elf/configure delete mode 100644 sim/testsuite/frv-elf/configure.ac delete mode 100644 sim/testsuite/frv-elf/exit47.s delete mode 100644 sim/testsuite/frv-elf/grloop.s delete mode 100644 sim/testsuite/frv-elf/hello.s delete mode 100644 sim/testsuite/frv-elf/loop.s create mode 100644 sim/testsuite/frv/ChangeLog rename sim/testsuite/{sim => }/frv/add.cgs (100%) rename sim/testsuite/{sim => }/frv/add.pcgs (100%) rename sim/testsuite/{sim => }/frv/addcc.cgs (100%) rename sim/testsuite/{sim => }/frv/addi.cgs (100%) rename sim/testsuite/{sim => }/frv/addicc.cgs (100%) rename sim/testsuite/{sim => }/frv/addx.cgs (100%) rename sim/testsuite/{sim => }/frv/addxcc.cgs (100%) rename sim/testsuite/{sim => }/frv/addxi.cgs (100%) rename sim/testsuite/{sim => }/frv/addxicc.cgs (100%) rename sim/testsuite/{sim => }/frv/allinsn.exp (100%) rename sim/testsuite/{sim => }/frv/and.cgs (100%) rename sim/testsuite/{sim => }/frv/andcc.cgs (100%) rename sim/testsuite/{sim => }/frv/andcr.cgs (100%) rename sim/testsuite/{sim => }/frv/andi.cgs (100%) rename sim/testsuite/{sim => }/frv/andicc.cgs (100%) rename sim/testsuite/{sim => }/frv/andncr.cgs (100%) rename sim/testsuite/{sim => }/frv/bar.cgs (100%) rename sim/testsuite/{sim => }/frv/bc.cgs (100%) rename sim/testsuite/{sim => }/frv/bcclr.cgs (100%) rename sim/testsuite/{sim => }/frv/bceqlr.cgs (100%) rename sim/testsuite/{sim => }/frv/bcgelr.cgs (100%) rename sim/testsuite/{sim => }/frv/bcgtlr.cgs (100%) rename sim/testsuite/{sim => }/frv/bchilr.cgs (100%) rename sim/testsuite/{sim => }/frv/bclelr.cgs (100%) rename sim/testsuite/{sim => }/frv/bclr.cgs (100%) rename sim/testsuite/{sim => }/frv/bclslr.cgs (100%) rename sim/testsuite/{sim => }/frv/bcltlr.cgs (100%) rename sim/testsuite/{sim => }/frv/bcnclr.cgs (100%) rename sim/testsuite/{sim => }/frv/bcnelr.cgs (100%) rename sim/testsuite/{sim => }/frv/bcnlr.cgs (100%) rename sim/testsuite/{sim => }/frv/bcnolr.cgs (100%) rename sim/testsuite/{sim => }/frv/bcnvlr.cgs (100%) rename sim/testsuite/{sim => }/frv/bcplr.cgs (100%) rename sim/testsuite/{sim => }/frv/bcralr.cgs (100%) rename sim/testsuite/{sim => }/frv/bctrlr.cgs (100%) rename sim/testsuite/{sim => }/frv/bcvlr.cgs (100%) rename sim/testsuite/{sim => }/frv/beq.cgs (100%) rename sim/testsuite/{sim => }/frv/beqlr.cgs (100%) rename sim/testsuite/{sim => }/frv/bge.cgs (100%) rename sim/testsuite/{sim => }/frv/bgelr.cgs (100%) rename sim/testsuite/{sim => }/frv/bgt.cgs (100%) rename sim/testsuite/{sim => }/frv/bgtlr.cgs (100%) rename sim/testsuite/{sim => }/frv/bhi.cgs (100%) rename sim/testsuite/{sim => }/frv/bhilr.cgs (100%) rename sim/testsuite/{sim => }/frv/ble.cgs (100%) rename sim/testsuite/{sim => }/frv/blelr.cgs (100%) rename sim/testsuite/{sim => }/frv/bls.cgs (100%) rename sim/testsuite/{sim => }/frv/blslr.cgs (100%) rename sim/testsuite/{sim => }/frv/blt.cgs (100%) rename sim/testsuite/{sim => }/frv/bltlr.cgs (100%) rename sim/testsuite/{sim => }/frv/bn.cgs (100%) rename sim/testsuite/{sim => }/frv/bnc.cgs (100%) rename sim/testsuite/{sim => }/frv/bnclr.cgs (100%) rename sim/testsuite/{sim => }/frv/bne.cgs (100%) rename sim/testsuite/{sim => }/frv/bnelr.cgs (100%) rename sim/testsuite/{sim => }/frv/bnlr.cgs (100%) rename sim/testsuite/{sim => }/frv/bno.cgs (100%) rename sim/testsuite/{sim => }/frv/bnolr.cgs (100%) rename sim/testsuite/{sim => }/frv/bnv.cgs (100%) rename sim/testsuite/{sim => }/frv/bnvlr.cgs (100%) rename sim/testsuite/{sim => }/frv/bp.cgs (100%) rename sim/testsuite/{sim => }/frv/bplr.cgs (100%) rename sim/testsuite/{sim => }/frv/bra.cgs (100%) rename sim/testsuite/{sim => }/frv/bralr.cgs (100%) rename sim/testsuite/{sim => }/frv/branch.pcgs (100%) rename sim/testsuite/{sim => }/frv/break.cgs (100%) rename sim/testsuite/{sim => }/frv/bv.cgs (100%) rename sim/testsuite/{sim => }/frv/bvlr.cgs (100%) create mode 100644 sim/testsuite/frv/cache.ms rename sim/testsuite/{sim => }/frv/cadd.cgs (100%) rename sim/testsuite/{sim => }/frv/caddcc.cgs (100%) rename sim/testsuite/{sim => }/frv/call.cgs (100%) rename sim/testsuite/{sim => }/frv/call.pcgs (100%) rename sim/testsuite/{sim => }/frv/callil.cgs (100%) rename sim/testsuite/{sim => }/frv/calll.cgs (100%) rename sim/testsuite/{sim => }/frv/cand.cgs (100%) rename sim/testsuite/{sim => }/frv/candcc.cgs (100%) rename sim/testsuite/{sim => }/frv/ccalll.cgs (100%) rename sim/testsuite/{sim => }/frv/cckc.cgs (100%) rename sim/testsuite/{sim => }/frv/cckeq.cgs (100%) rename sim/testsuite/{sim => }/frv/cckge.cgs (100%) rename sim/testsuite/{sim => }/frv/cckgt.cgs (100%) rename sim/testsuite/{sim => }/frv/cckhi.cgs (100%) rename sim/testsuite/{sim => }/frv/cckle.cgs (100%) rename sim/testsuite/{sim => }/frv/cckls.cgs (100%) rename sim/testsuite/{sim => }/frv/ccklt.cgs (100%) rename sim/testsuite/{sim => }/frv/cckn.cgs (100%) rename sim/testsuite/{sim => }/frv/ccknc.cgs (100%) rename sim/testsuite/{sim => }/frv/cckne.cgs (100%) rename sim/testsuite/{sim => }/frv/cckno.cgs (100%) rename sim/testsuite/{sim => }/frv/ccknv.cgs (100%) rename sim/testsuite/{sim => }/frv/cckp.cgs (100%) rename sim/testsuite/{sim => }/frv/cckra.cgs (100%) rename sim/testsuite/{sim => }/frv/cckv.cgs (100%) rename sim/testsuite/{sim => }/frv/ccmp.cgs (100%) rename sim/testsuite/{sim => }/frv/cfabss.cgs (100%) rename sim/testsuite/{sim => }/frv/cfadds.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckeq.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckge.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckgt.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckle.cgs (100%) rename sim/testsuite/{sim => }/frv/cfcklg.cgs (100%) rename sim/testsuite/{sim => }/frv/cfcklt.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckne.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckno.cgs (100%) rename sim/testsuite/{sim => }/frv/cfcko.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckra.cgs (100%) rename sim/testsuite/{sim => }/frv/cfcku.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckue.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckug.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckuge.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckul.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckule.cgs (100%) rename sim/testsuite/{sim => }/frv/cfcmps.cgs (100%) rename sim/testsuite/{sim => }/frv/cfdivs.cgs (100%) rename sim/testsuite/{sim => }/frv/cfitos.cgs (100%) rename sim/testsuite/{sim => }/frv/cfmadds.cgs (100%) rename sim/testsuite/{sim => }/frv/cfmas.cgs (100%) rename sim/testsuite/{sim => }/frv/cfmovs.cgs (100%) rename sim/testsuite/{sim => }/frv/cfmss.cgs (100%) rename sim/testsuite/{sim => }/frv/cfmsubs.cgs (100%) rename sim/testsuite/{sim => }/frv/cfmuls.cgs (100%) rename sim/testsuite/{sim => }/frv/cfnegs.cgs (100%) rename sim/testsuite/{sim => }/frv/cfsqrts.cgs (100%) rename sim/testsuite/{sim => }/frv/cfstoi.cgs (100%) rename sim/testsuite/{sim => }/frv/cfsubs.cgs (100%) rename sim/testsuite/{sim => }/frv/cjmpl.cgs (100%) rename sim/testsuite/{sim => }/frv/ckc.cgs (100%) rename sim/testsuite/{sim => }/frv/ckeq.cgs (100%) rename sim/testsuite/{sim => }/frv/ckge.cgs (100%) rename sim/testsuite/{sim => }/frv/ckgt.cgs (100%) rename sim/testsuite/{sim => }/frv/ckhi.cgs (100%) rename sim/testsuite/{sim => }/frv/ckle.cgs (100%) rename sim/testsuite/{sim => }/frv/ckls.cgs (100%) rename sim/testsuite/{sim => }/frv/cklt.cgs (100%) rename sim/testsuite/{sim => }/frv/ckn.cgs (100%) rename sim/testsuite/{sim => }/frv/cknc.cgs (100%) rename sim/testsuite/{sim => }/frv/ckne.cgs (100%) rename sim/testsuite/{sim => }/frv/ckno.cgs (100%) rename sim/testsuite/{sim => }/frv/cknv.cgs (100%) rename sim/testsuite/{sim => }/frv/ckp.cgs (100%) rename sim/testsuite/{sim => }/frv/ckra.cgs (100%) rename sim/testsuite/{sim => }/frv/ckv.cgs (100%) rename sim/testsuite/{sim => }/frv/cld.cgs (100%) rename sim/testsuite/{sim => }/frv/cldbf.cgs (100%) rename sim/testsuite/{sim => }/frv/cldbfu.cgs (100%) rename sim/testsuite/{sim => }/frv/cldd.cgs (100%) rename sim/testsuite/{sim => }/frv/clddf.cgs (100%) rename sim/testsuite/{sim => }/frv/clddfu.cgs (100%) rename sim/testsuite/{sim => }/frv/clddu.cgs (100%) rename sim/testsuite/{sim => }/frv/cldf.cgs (100%) rename sim/testsuite/{sim => }/frv/cldfu.cgs (100%) rename sim/testsuite/{sim => }/frv/cldhf.cgs (100%) rename sim/testsuite/{sim => }/frv/cldhfu.cgs (100%) rename sim/testsuite/{sim => }/frv/cldq.cgs (100%) rename sim/testsuite/{sim => }/frv/cldqu.cgs (100%) rename sim/testsuite/{sim => }/frv/cldsb.cgs (100%) rename sim/testsuite/{sim => }/frv/cldsbu.cgs (100%) rename sim/testsuite/{sim => }/frv/cldsh.cgs (100%) rename sim/testsuite/{sim => }/frv/cldshu.cgs (100%) rename sim/testsuite/{sim => }/frv/cldu.cgs (100%) rename sim/testsuite/{sim => }/frv/cldub.cgs (100%) rename sim/testsuite/{sim => }/frv/cldubu.cgs (100%) rename sim/testsuite/{sim => }/frv/clduh.cgs (100%) rename sim/testsuite/{sim => }/frv/clduhu.cgs (100%) rename sim/testsuite/{sim => }/frv/clrfa.cgs (100%) rename sim/testsuite/{sim => }/frv/clrfr.cgs (100%) rename sim/testsuite/{sim => }/frv/clrga.cgs (100%) rename sim/testsuite/{sim => }/frv/clrgr.cgs (100%) rename sim/testsuite/{sim => }/frv/cmaddhss.cgs (100%) rename sim/testsuite/{sim => }/frv/cmaddhus.cgs (100%) rename sim/testsuite/{sim => }/frv/cmand.cgs (100%) rename sim/testsuite/{sim => }/frv/cmbtoh.cgs (100%) rename sim/testsuite/{sim => }/frv/cmbtohe.cgs (100%) rename sim/testsuite/{sim => }/frv/cmcpxis.cgs (100%) rename sim/testsuite/{sim => }/frv/cmcpxiu.cgs (100%) rename sim/testsuite/{sim => }/frv/cmcpxrs.cgs (100%) rename sim/testsuite/{sim => }/frv/cmcpxru.cgs (100%) rename sim/testsuite/{sim => }/frv/cmexpdhd.cgs (100%) rename sim/testsuite/{sim => }/frv/cmexpdhw.cgs (100%) rename sim/testsuite/{sim => }/frv/cmhtob.cgs (100%) rename sim/testsuite/{sim => }/frv/cmmachs.cgs (100%) rename sim/testsuite/{sim => }/frv/cmmachu.cgs (100%) rename sim/testsuite/{sim => }/frv/cmmulhs.cgs (100%) rename sim/testsuite/{sim => }/frv/cmmulhu.cgs (100%) rename sim/testsuite/{sim => }/frv/cmnot.cgs (100%) rename sim/testsuite/{sim => }/frv/cmor.cgs (100%) rename sim/testsuite/{sim => }/frv/cmov.cgs (100%) rename sim/testsuite/{sim => }/frv/cmovfg.cgs (100%) rename sim/testsuite/{sim => }/frv/cmovfgd.cgs (100%) rename sim/testsuite/{sim => }/frv/cmovgf.cgs (100%) rename sim/testsuite/{sim => }/frv/cmovgfd.cgs (100%) rename sim/testsuite/{sim => }/frv/cmp.cgs (100%) rename sim/testsuite/{sim => }/frv/cmpb.cgs (100%) rename sim/testsuite/{sim => }/frv/cmpba.cgs (100%) rename sim/testsuite/{sim => }/frv/cmpi.cgs (100%) rename sim/testsuite/{sim => }/frv/cmqmachs.cgs (100%) rename sim/testsuite/{sim => }/frv/cmqmachu.cgs (100%) rename sim/testsuite/{sim => }/frv/cmqmulhs.cgs (100%) rename sim/testsuite/{sim => }/frv/cmqmulhu.cgs (100%) rename sim/testsuite/{sim => }/frv/cmsubhss.cgs (100%) rename sim/testsuite/{sim => }/frv/cmsubhus.cgs (100%) rename sim/testsuite/{sim => }/frv/cmxor.cgs (100%) rename sim/testsuite/{sim => }/frv/cnot.cgs (100%) rename sim/testsuite/{sim => }/frv/commitfa.cgs (100%) rename sim/testsuite/{sim => }/frv/commitfr.cgs (100%) rename sim/testsuite/{sim => }/frv/commitga.cgs (100%) rename sim/testsuite/{sim => }/frv/commitgr.cgs (100%) rename sim/testsuite/{sim => }/frv/cop1.cgs (100%) rename sim/testsuite/{sim => }/frv/cop2.cgs (100%) rename sim/testsuite/{sim => }/frv/cor.cgs (100%) rename sim/testsuite/{sim => }/frv/corcc.cgs (100%) rename sim/testsuite/{sim => }/frv/cscan.cgs (100%) rename sim/testsuite/{sim => }/frv/csdiv.cgs (100%) rename sim/testsuite/{sim => }/frv/csll.cgs (100%) rename sim/testsuite/{sim => }/frv/csllcc.cgs (100%) rename sim/testsuite/{sim => }/frv/csmul.cgs (100%) rename sim/testsuite/{sim => }/frv/csmulcc.cgs (100%) rename sim/testsuite/{sim => }/frv/csra.cgs (100%) rename sim/testsuite/{sim => }/frv/csracc.cgs (100%) rename sim/testsuite/{sim => }/frv/csrl.cgs (100%) rename sim/testsuite/{sim => }/frv/csrlcc.cgs (100%) rename sim/testsuite/{sim => }/frv/cst.cgs (100%) rename sim/testsuite/{sim => }/frv/cstb.cgs (100%) rename sim/testsuite/{sim => }/frv/cstbf.cgs (100%) rename sim/testsuite/{sim => }/frv/cstbfu.cgs (100%) rename sim/testsuite/{sim => }/frv/cstbu.cgs (100%) rename sim/testsuite/{sim => }/frv/cstd.cgs (100%) rename sim/testsuite/{sim => }/frv/cstdf.cgs (100%) rename sim/testsuite/{sim => }/frv/cstdfu.cgs (100%) rename sim/testsuite/{sim => }/frv/cstdu.cgs (100%) rename sim/testsuite/{sim => }/frv/cstf.cgs (100%) rename sim/testsuite/{sim => }/frv/cstfu.cgs (100%) rename sim/testsuite/{sim => }/frv/csth.cgs (100%) rename sim/testsuite/{sim => }/frv/csthf.cgs (100%) rename sim/testsuite/{sim => }/frv/csthfu.cgs (100%) rename sim/testsuite/{sim => }/frv/csthu.cgs (100%) rename sim/testsuite/{sim => }/frv/cstq.cgs (100%) rename sim/testsuite/{sim => }/frv/cstu.cgs (100%) rename sim/testsuite/{sim => }/frv/csub.cgs (100%) rename sim/testsuite/{sim => }/frv/csubcc.cgs (100%) rename sim/testsuite/{sim => }/frv/cswap.cgs (100%) rename sim/testsuite/{sim => }/frv/cudiv.cgs (100%) rename sim/testsuite/{sim => }/frv/cxor.cgs (100%) rename sim/testsuite/{sim => }/frv/cxorcc.cgs (100%) rename sim/testsuite/{sim => }/frv/dcef.cgs (100%) rename sim/testsuite/{sim => }/frv/dcei.cgs (100%) rename sim/testsuite/{sim => }/frv/dcf.cgs (100%) rename sim/testsuite/{sim => }/frv/dci.cgs (100%) create mode 100644 sim/testsuite/frv/exit47.ms rename sim/testsuite/{sim => }/frv/fabsd.cgs (100%) rename sim/testsuite/{sim => }/frv/fabss.cgs (100%) rename sim/testsuite/{sim => }/frv/faddd.cgs (100%) rename sim/testsuite/{sim => }/frv/fadds.cgs (100%) rename sim/testsuite/{sim => }/frv/fbeq.cgs (100%) rename sim/testsuite/{sim => }/frv/fbeqlr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbge.cgs (100%) rename sim/testsuite/{sim => }/frv/fbgelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbgt.cgs (100%) rename sim/testsuite/{sim => }/frv/fbgtlr.cgs (100%) rename sim/testsuite/{sim => }/frv/fble.cgs (100%) rename sim/testsuite/{sim => }/frv/fblelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fblg.cgs (100%) rename sim/testsuite/{sim => }/frv/fblglr.cgs (100%) rename sim/testsuite/{sim => }/frv/fblt.cgs (100%) rename sim/testsuite/{sim => }/frv/fbltlr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbne.cgs (100%) rename sim/testsuite/{sim => }/frv/fbnelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbno.cgs (100%) rename sim/testsuite/{sim => }/frv/fbnolr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbo.cgs (100%) rename sim/testsuite/{sim => }/frv/fbolr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbra.cgs (100%) rename sim/testsuite/{sim => }/frv/fbralr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbu.cgs (100%) rename sim/testsuite/{sim => }/frv/fbue.cgs (100%) rename sim/testsuite/{sim => }/frv/fbuelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbug.cgs (100%) rename sim/testsuite/{sim => }/frv/fbuge.cgs (100%) rename sim/testsuite/{sim => }/frv/fbugelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbuglr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbul.cgs (100%) rename sim/testsuite/{sim => }/frv/fbule.cgs (100%) rename sim/testsuite/{sim => }/frv/fbulelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbullr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbulr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbeqlr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbgelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbgtlr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcblelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcblglr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbltlr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbnelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbnolr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbolr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbralr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbuelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbugelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbuglr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbulelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbullr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbulr.cgs (100%) rename sim/testsuite/{sim => }/frv/fckeq.cgs (100%) rename sim/testsuite/{sim => }/frv/fckge.cgs (100%) rename sim/testsuite/{sim => }/frv/fckgt.cgs (100%) rename sim/testsuite/{sim => }/frv/fckle.cgs (100%) rename sim/testsuite/{sim => }/frv/fcklg.cgs (100%) rename sim/testsuite/{sim => }/frv/fcklt.cgs (100%) rename sim/testsuite/{sim => }/frv/fckne.cgs (100%) rename sim/testsuite/{sim => }/frv/fckno.cgs (100%) rename sim/testsuite/{sim => }/frv/fcko.cgs (100%) rename sim/testsuite/{sim => }/frv/fckra.cgs (100%) rename sim/testsuite/{sim => }/frv/fcku.cgs (100%) rename sim/testsuite/{sim => }/frv/fckue.cgs (100%) rename sim/testsuite/{sim => }/frv/fckug.cgs (100%) rename sim/testsuite/{sim => }/frv/fckuge.cgs (100%) rename sim/testsuite/{sim => }/frv/fckul.cgs (100%) rename sim/testsuite/{sim => }/frv/fckule.cgs (100%) rename sim/testsuite/{sim => }/frv/fcmpd.cgs (100%) rename sim/testsuite/{sim => }/frv/fcmps.cgs (100%) rename sim/testsuite/{sim => }/frv/fdabss.cgs (100%) rename sim/testsuite/{sim => }/frv/fdadds.cgs (100%) rename sim/testsuite/{sim => }/frv/fdcmps.cgs (100%) rename sim/testsuite/{sim => }/frv/fddivs.cgs (100%) rename sim/testsuite/{sim => }/frv/fditos.cgs (100%) rename sim/testsuite/{sim => }/frv/fdivd.cgs (100%) rename sim/testsuite/{sim => }/frv/fdivs.cgs (100%) rename sim/testsuite/{sim => }/frv/fdmadds.cgs (100%) rename sim/testsuite/{sim => }/frv/fdmas.cgs (100%) rename sim/testsuite/{sim => }/frv/fdmovs.cgs (100%) rename sim/testsuite/{sim => }/frv/fdmss.cgs (100%) rename sim/testsuite/{sim => }/frv/fdmulcs.cgs (100%) rename sim/testsuite/{sim => }/frv/fdmuls.cgs (100%) rename sim/testsuite/{sim => }/frv/fdnegs.cgs (100%) rename sim/testsuite/{sim => }/frv/fdsads.cgs (100%) rename sim/testsuite/{sim => }/frv/fdsqrts.cgs (100%) rename sim/testsuite/{sim => }/frv/fdstoi.cgs (100%) rename sim/testsuite/{sim => }/frv/fdsubs.cgs (100%) rename sim/testsuite/{sim => }/frv/fdtoi.cgs (100%) rename sim/testsuite/{sim => }/frv/fitod.cgs (100%) rename sim/testsuite/{sim => }/frv/fitos.cgs (100%) rename sim/testsuite/{sim => }/frv/fmad.cgs (100%) rename sim/testsuite/{sim => }/frv/fmaddd.cgs (100%) rename sim/testsuite/{sim => }/frv/fmadds.cgs (100%) rename sim/testsuite/{sim => }/frv/fmas.cgs (100%) rename sim/testsuite/{sim => }/frv/fmovd.cgs (100%) rename sim/testsuite/{sim => }/frv/fmovs.cgs (100%) rename sim/testsuite/{sim => }/frv/fmsd.cgs (100%) rename sim/testsuite/{sim => }/frv/fmss.cgs (100%) rename sim/testsuite/{sim => }/frv/fmsubd.cgs (100%) rename sim/testsuite/{sim => }/frv/fmsubs.cgs (100%) rename sim/testsuite/{sim => }/frv/fmuld.cgs (100%) rename sim/testsuite/{sim => }/frv/fmuls.cgs (100%) rename sim/testsuite/{sim => }/frv/fnegd.cgs (100%) rename sim/testsuite/{sim => }/frv/fnegs.cgs (100%) rename sim/testsuite/{sim => }/frv/fnop.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/addss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/allinsn.exp (100%) rename sim/testsuite/{sim => }/frv/fr400/csdiv.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/maddaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/masaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/maveh.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/mclracc.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/mhdseth.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/mhdsets.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/mhsethih.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/mhsethis.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/mhsetloh.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/mhsetlos.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/movgs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/movsg.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/msubaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/scutss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/sdiv.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/sdivi.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/slass.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/smass.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/smsss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/smu.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/subss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/udiv.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/udivi.cgs (100%) rename sim/testsuite/{sim => }/frv/fr500/allinsn.exp (100%) rename sim/testsuite/{sim => }/frv/fr500/cmqaddhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr500/cmqaddhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr500/cmqsubhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr500/cmqsubhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr500/dcpl.cgs (100%) rename sim/testsuite/{sim => }/frv/fr500/dcul.cgs (100%) rename sim/testsuite/{sim => }/frv/fr500/mclracc.cgs (100%) rename sim/testsuite/{sim => }/frv/fr500/mqaddhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr500/mqaddhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr500/mqsubhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr500/mqsubhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/allinsn.exp (100%) rename sim/testsuite/{sim => }/frv/fr550/cmaddhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmaddhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmcpxiu.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmcpxru.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmmachs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmmachu.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmqaddhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmqaddhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmqmachs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmqmachu.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmqsubhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmqsubhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmsubhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmsubhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/dcpl.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/dcul.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mabshs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/maddaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/maddhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/maddhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/masaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mdaddaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mdasaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mdsubaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mmachs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mmachu.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mmrdhs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mmrdhu.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mqaddhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mqaddhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mqmachs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mqmachu.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mqmacxhs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mqsubhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mqsubhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mqxmachs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mqxmacxhs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/msubaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/msubhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/msubhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mtrap.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/udiv.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/udivi.cgs (100%) rename sim/testsuite/{sim => }/frv/fsqrtd.cgs (100%) rename sim/testsuite/{sim => }/frv/fsqrts.cgs (100%) rename sim/testsuite/{sim => }/frv/fstoi.cgs (100%) rename sim/testsuite/{sim => }/frv/fsubd.cgs (100%) rename sim/testsuite/{sim => }/frv/fsubs.cgs (100%) rename sim/testsuite/{sim => }/frv/fteq.cgs (100%) rename sim/testsuite/{sim => }/frv/ftge.cgs (100%) rename sim/testsuite/{sim => }/frv/ftgt.cgs (100%) rename sim/testsuite/{sim => }/frv/ftieq.cgs (100%) rename sim/testsuite/{sim => }/frv/ftige.cgs (100%) rename sim/testsuite/{sim => }/frv/ftigt.cgs (100%) rename sim/testsuite/{sim => }/frv/ftile.cgs (100%) rename sim/testsuite/{sim => }/frv/ftilg.cgs (100%) rename sim/testsuite/{sim => }/frv/ftilt.cgs (100%) rename sim/testsuite/{sim => }/frv/ftine.cgs (100%) rename sim/testsuite/{sim => }/frv/ftino.cgs (100%) rename sim/testsuite/{sim => }/frv/ftio.cgs (100%) rename sim/testsuite/{sim => }/frv/ftira.cgs (100%) rename sim/testsuite/{sim => }/frv/ftiu.cgs (100%) rename sim/testsuite/{sim => }/frv/ftiue.cgs (100%) rename sim/testsuite/{sim => }/frv/ftiug.cgs (100%) rename sim/testsuite/{sim => }/frv/ftiuge.cgs (100%) rename sim/testsuite/{sim => }/frv/ftiul.cgs (100%) rename sim/testsuite/{sim => }/frv/ftle.cgs (100%) rename sim/testsuite/{sim => }/frv/ftlg.cgs (100%) rename sim/testsuite/{sim => }/frv/ftlt.cgs (100%) rename sim/testsuite/{sim => }/frv/ftne.cgs (100%) rename sim/testsuite/{sim => }/frv/ftno.cgs (100%) rename sim/testsuite/{sim => }/frv/fto.cgs (100%) rename sim/testsuite/{sim => }/frv/ftra.cgs (100%) rename sim/testsuite/{sim => }/frv/ftu.cgs (100%) rename sim/testsuite/{sim => }/frv/ftue.cgs (100%) rename sim/testsuite/{sim => }/frv/ftug.cgs (100%) rename sim/testsuite/{sim => }/frv/ftuge.cgs (100%) rename sim/testsuite/{sim => }/frv/ftul.cgs (100%) rename sim/testsuite/{sim => }/frv/ftule.cgs (100%) create mode 100644 sim/testsuite/frv/grloop.ms create mode 100644 sim/testsuite/frv/hello.ms rename sim/testsuite/{sim => }/frv/icei.cgs (100%) rename sim/testsuite/{sim => }/frv/ici.cgs (100%) rename sim/testsuite/{sim => }/frv/icpl.cgs (100%) rename sim/testsuite/{sim => }/frv/icul.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts.exp (100%) rename sim/testsuite/{sim => }/frv/interrupts/Ipipe-fr400.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/Ipipe-fr500.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/badalign-fr550.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/badalign.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/compound-fr550.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/compound.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/data_store_error-fr550.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/data_store_error.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/fp_exception-fr550.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/fp_exception.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/illinsn.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/insn_access_error-fr550.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/insn_access_error.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/mp_exception.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/privileged_instruction.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/regalign.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/reset.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/shadow_regs.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/timer.cgs (100%) rename sim/testsuite/{sim => }/frv/jmpil.cgs (100%) rename sim/testsuite/{sim => }/frv/jmpl.cgs (100%) rename sim/testsuite/{sim => }/frv/jmpl.pcgs (100%) rename sim/testsuite/{sim => }/frv/ld.cgs (100%) rename sim/testsuite/{sim => }/frv/ldbf.cgs (100%) rename sim/testsuite/{sim => }/frv/ldbfi.cgs (100%) rename sim/testsuite/{sim => }/frv/ldbfu.cgs (100%) rename sim/testsuite/{sim => }/frv/ldc.cgs (100%) rename sim/testsuite/{sim => }/frv/ldcu.cgs (100%) rename sim/testsuite/{sim => }/frv/ldd.cgs (100%) rename sim/testsuite/{sim => }/frv/lddc.cgs (100%) rename sim/testsuite/{sim => }/frv/lddcu.cgs (100%) rename sim/testsuite/{sim => }/frv/lddf.cgs (100%) rename sim/testsuite/{sim => }/frv/lddfi.cgs (100%) rename sim/testsuite/{sim => }/frv/lddfu.cgs (100%) rename sim/testsuite/{sim => }/frv/lddi.cgs (100%) rename sim/testsuite/{sim => }/frv/lddu.cgs (100%) rename sim/testsuite/{sim => }/frv/ldf.cgs (100%) rename sim/testsuite/{sim => }/frv/ldfi.cgs (100%) rename sim/testsuite/{sim => }/frv/ldfu.cgs (100%) rename sim/testsuite/{sim => }/frv/ldhf.cgs (100%) rename sim/testsuite/{sim => }/frv/ldhfi.cgs (100%) rename sim/testsuite/{sim => }/frv/ldhfu.cgs (100%) rename sim/testsuite/{sim => }/frv/ldi.cgs (100%) rename sim/testsuite/{sim => }/frv/ldq.cgs (100%) rename sim/testsuite/{sim => }/frv/ldqc.cgs (100%) rename sim/testsuite/{sim => }/frv/ldqcu.cgs (100%) rename sim/testsuite/{sim => }/frv/ldqf.cgs (100%) rename sim/testsuite/{sim => }/frv/ldqfi.cgs (100%) rename sim/testsuite/{sim => }/frv/ldqfu.cgs (100%) rename sim/testsuite/{sim => }/frv/ldqi.cgs (100%) rename sim/testsuite/{sim => }/frv/ldqu.cgs (100%) rename sim/testsuite/{sim => }/frv/ldsb.cgs (100%) rename sim/testsuite/{sim => }/frv/ldsbi.cgs (100%) rename sim/testsuite/{sim => }/frv/ldsbu.cgs (100%) rename sim/testsuite/{sim => }/frv/ldsh.cgs (100%) rename sim/testsuite/{sim => }/frv/ldshi.cgs (100%) rename sim/testsuite/{sim => }/frv/ldshu.cgs (100%) rename sim/testsuite/{sim => }/frv/ldu.cgs (100%) rename sim/testsuite/{sim => }/frv/ldub.cgs (100%) rename sim/testsuite/{sim => }/frv/ldubi.cgs (100%) rename sim/testsuite/{sim => }/frv/ldubu.cgs (100%) rename sim/testsuite/{sim => }/frv/lduh.cgs (100%) rename sim/testsuite/{sim => }/frv/lduhi.cgs (100%) rename sim/testsuite/{sim => }/frv/lduhu.cgs (100%) rename sim/testsuite/{sim => }/frv/lrbranch.pcgs (100%) rename sim/testsuite/{sim => }/frv/mabshs.cgs (100%) rename sim/testsuite/{sim => }/frv/maddhss.cgs (100%) rename sim/testsuite/{sim => }/frv/maddhus.cgs (100%) rename sim/testsuite/{sim => }/frv/mand.cgs (100%) rename sim/testsuite/{sim => }/frv/maveh.cgs (100%) rename sim/testsuite/{sim => }/frv/mbtoh.cgs (100%) rename sim/testsuite/{sim => }/frv/mbtohe.cgs (100%) rename sim/testsuite/{sim => }/frv/mclracc.cgs (100%) rename sim/testsuite/{sim => }/frv/mcmpsh.cgs (100%) rename sim/testsuite/{sim => }/frv/mcmpuh.cgs (100%) rename sim/testsuite/{sim => }/frv/mcop1.cgs (100%) rename sim/testsuite/{sim => }/frv/mcop2.cgs (100%) rename sim/testsuite/{sim => }/frv/mcplhi.cgs (100%) rename sim/testsuite/{sim => }/frv/mcpli.cgs (100%) rename sim/testsuite/{sim => }/frv/mcpxis.cgs (100%) rename sim/testsuite/{sim => }/frv/mcpxiu.cgs (100%) rename sim/testsuite/{sim => }/frv/mcpxrs.cgs (100%) rename sim/testsuite/{sim => }/frv/mcpxru.cgs (100%) rename sim/testsuite/{sim => }/frv/mcut.cgs (100%) rename sim/testsuite/{sim => }/frv/mcuti.cgs (100%) rename sim/testsuite/{sim => }/frv/mcutss.cgs (100%) rename sim/testsuite/{sim => }/frv/mcutssi.cgs (100%) rename sim/testsuite/{sim => }/frv/mdaddaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/mdasaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/mdcutssi.cgs (100%) rename sim/testsuite/{sim => }/frv/mdpackh.cgs (100%) rename sim/testsuite/{sim => }/frv/mdrotli.cgs (100%) rename sim/testsuite/{sim => }/frv/mdsubaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/mdunpackh.cgs (100%) rename sim/testsuite/{sim => }/frv/membar.cgs (100%) rename sim/testsuite/{sim => }/frv/mexpdhd.cgs (100%) rename sim/testsuite/{sim => }/frv/mexpdhw.cgs (100%) rename sim/testsuite/{sim => }/frv/mhdseth.cgs (100%) rename sim/testsuite/{sim => }/frv/mhdsets.cgs (100%) rename sim/testsuite/{sim => }/frv/mhsethih.cgs (100%) rename sim/testsuite/{sim => }/frv/mhsethis.cgs (100%) rename sim/testsuite/{sim => }/frv/mhsetloh.cgs (100%) rename sim/testsuite/{sim => }/frv/mhsetlos.cgs (100%) rename sim/testsuite/{sim => }/frv/mhtob.cgs (100%) create mode 100644 sim/testsuite/frv/misc.exp rename sim/testsuite/{sim => }/frv/mmachs.cgs (100%) rename sim/testsuite/{sim => }/frv/mmachu.cgs (100%) rename sim/testsuite/{sim => }/frv/mmrdhs.cgs (100%) rename sim/testsuite/{sim => }/frv/mmrdhu.cgs (100%) rename sim/testsuite/{sim => }/frv/mmulhs.cgs (100%) rename sim/testsuite/{sim => }/frv/mmulhu.cgs (100%) rename sim/testsuite/{sim => }/frv/mmulxhs.cgs (100%) rename sim/testsuite/{sim => }/frv/mmulxhu.cgs (100%) rename sim/testsuite/{sim => }/frv/mnop.cgs (100%) rename sim/testsuite/{sim => }/frv/mnot.cgs (100%) rename sim/testsuite/{sim => }/frv/mor.cgs (100%) rename sim/testsuite/{sim => }/frv/mov.cgs (100%) rename sim/testsuite/{sim => }/frv/movfg.cgs (100%) rename sim/testsuite/{sim => }/frv/movfgd.cgs (100%) rename sim/testsuite/{sim => }/frv/movfgq.cgs (100%) rename sim/testsuite/{sim => }/frv/movgf.cgs (100%) rename sim/testsuite/{sim => }/frv/movgfd.cgs (100%) rename sim/testsuite/{sim => }/frv/movgfq.cgs (100%) rename sim/testsuite/{sim => }/frv/movgs.cgs (100%) rename sim/testsuite/{sim => }/frv/movsg.cgs (100%) rename sim/testsuite/{sim => }/frv/mpackh.cgs (100%) rename sim/testsuite/{sim => }/frv/mqcpxis.cgs (100%) rename sim/testsuite/{sim => }/frv/mqcpxiu.cgs (100%) rename sim/testsuite/{sim => }/frv/mqcpxrs.cgs (100%) rename sim/testsuite/{sim => }/frv/mqcpxru.cgs (100%) rename sim/testsuite/{sim => }/frv/mqlclrhs.cgs (100%) rename sim/testsuite/{sim => }/frv/mqlmths.cgs (100%) rename sim/testsuite/{sim => }/frv/mqmachs.cgs (100%) rename sim/testsuite/{sim => }/frv/mqmachu.cgs (100%) rename sim/testsuite/{sim => }/frv/mqmacxhs.cgs (100%) rename sim/testsuite/{sim => }/frv/mqmulhs.cgs (100%) rename sim/testsuite/{sim => }/frv/mqmulhu.cgs (100%) rename sim/testsuite/{sim => }/frv/mqmulxhs.cgs (100%) rename sim/testsuite/{sim => }/frv/mqmulxhu.cgs (100%) rename sim/testsuite/{sim => }/frv/mqsaths.cgs (100%) rename sim/testsuite/{sim => }/frv/mqsllhi.cgs (100%) rename sim/testsuite/{sim => }/frv/mqsrahi.cgs (100%) rename sim/testsuite/{sim => }/frv/mqxmachs.cgs (100%) rename sim/testsuite/{sim => }/frv/mqxmacxhs.cgs (100%) rename sim/testsuite/{sim => }/frv/mrdacc.cgs (100%) rename sim/testsuite/{sim => }/frv/mrdaccg.cgs (100%) rename sim/testsuite/{sim => }/frv/mrotli.cgs (100%) rename sim/testsuite/{sim => }/frv/mrotri.cgs (100%) rename sim/testsuite/{sim => }/frv/msaths.cgs (100%) rename sim/testsuite/{sim => }/frv/msathu.cgs (100%) rename sim/testsuite/{sim => }/frv/msllhi.cgs (100%) rename sim/testsuite/{sim => }/frv/msrahi.cgs (100%) rename sim/testsuite/{sim => }/frv/msrlhi.cgs (100%) rename sim/testsuite/{sim => }/frv/msubhss.cgs (100%) rename sim/testsuite/{sim => }/frv/msubhus.cgs (100%) rename sim/testsuite/{sim => }/frv/mtrap.cgs (100%) rename sim/testsuite/{sim => }/frv/munpackh.cgs (100%) rename sim/testsuite/{sim => }/frv/mwcut.cgs (100%) rename sim/testsuite/{sim => }/frv/mwcuti.cgs (100%) rename sim/testsuite/{sim => }/frv/mwtacc.cgs (100%) rename sim/testsuite/{sim => }/frv/mwtaccg.cgs (100%) rename sim/testsuite/{sim => }/frv/mxor.cgs (100%) rename sim/testsuite/{sim => }/frv/nandcr.cgs (100%) rename sim/testsuite/{sim => }/frv/nandncr.cgs (100%) rename sim/testsuite/{sim => }/frv/nfadds.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdadds.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdcmps.cgs (100%) rename sim/testsuite/{sim => }/frv/nfddivs.cgs (100%) rename sim/testsuite/{sim => }/frv/nfditos.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdivs.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdmadds.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdmas.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdmss.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdmulcs.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdmuls.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdsads.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdsqrts.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdstoi.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdsubs.cgs (100%) rename sim/testsuite/{sim => }/frv/nfitos.cgs (100%) rename sim/testsuite/{sim => }/frv/nfmadds.cgs (100%) rename sim/testsuite/{sim => }/frv/nfmas.cgs (100%) rename sim/testsuite/{sim => }/frv/nfmss.cgs (100%) rename sim/testsuite/{sim => }/frv/nfmsubs.cgs (100%) rename sim/testsuite/{sim => }/frv/nfmuls.cgs (100%) rename sim/testsuite/{sim => }/frv/nfsqrts.cgs (100%) rename sim/testsuite/{sim => }/frv/nfstoi.cgs (100%) rename sim/testsuite/{sim => }/frv/nfsubs.cgs (100%) rename sim/testsuite/{sim => }/frv/nld.cgs (100%) rename sim/testsuite/{sim => }/frv/nldbf.cgs (100%) rename sim/testsuite/{sim => }/frv/nldbfi.cgs (100%) rename sim/testsuite/{sim => }/frv/nldbfu.cgs (100%) rename sim/testsuite/{sim => }/frv/nldd.cgs (100%) rename sim/testsuite/{sim => }/frv/nlddf.cgs (100%) rename sim/testsuite/{sim => }/frv/nlddfi.cgs (100%) rename sim/testsuite/{sim => }/frv/nlddfu.cgs (100%) rename sim/testsuite/{sim => }/frv/nlddi.cgs (100%) rename sim/testsuite/{sim => }/frv/nlddu.cgs (100%) rename sim/testsuite/{sim => }/frv/nldf.cgs (100%) rename sim/testsuite/{sim => }/frv/nldfi.cgs (100%) rename sim/testsuite/{sim => }/frv/nldfu.cgs (100%) rename sim/testsuite/{sim => }/frv/nldhf.cgs (100%) rename sim/testsuite/{sim => }/frv/nldhfi.cgs (100%) rename sim/testsuite/{sim => }/frv/nldhfu.cgs (100%) rename sim/testsuite/{sim => }/frv/nldi.cgs (100%) rename sim/testsuite/{sim => }/frv/nldq.cgs (100%) rename sim/testsuite/{sim => }/frv/nldqf.cgs (100%) rename sim/testsuite/{sim => }/frv/nldqfi.cgs (100%) rename sim/testsuite/{sim => }/frv/nldqfu.cgs (100%) rename sim/testsuite/{sim => }/frv/nldqu.cgs (100%) rename sim/testsuite/{sim => }/frv/nldsb.cgs (100%) rename sim/testsuite/{sim => }/frv/nldsbi.cgs (100%) rename sim/testsuite/{sim => }/frv/nldsbu.cgs (100%) rename sim/testsuite/{sim => }/frv/nldsh.cgs (100%) rename sim/testsuite/{sim => }/frv/nldshi.cgs (100%) rename sim/testsuite/{sim => }/frv/nldshu.cgs (100%) rename sim/testsuite/{sim => }/frv/nldu.cgs (100%) rename sim/testsuite/{sim => }/frv/nldub.cgs (100%) rename sim/testsuite/{sim => }/frv/nldubi.cgs (100%) rename sim/testsuite/{sim => }/frv/nldubu.cgs (100%) rename sim/testsuite/{sim => }/frv/nlduh.cgs (100%) rename sim/testsuite/{sim => }/frv/nlduhi.cgs (100%) rename sim/testsuite/{sim => }/frv/nlduhu.cgs (100%) rename sim/testsuite/{sim => }/frv/nop.cgs (100%) rename sim/testsuite/{sim => }/frv/norcr.cgs (100%) rename sim/testsuite/{sim => }/frv/norncr.cgs (100%) rename sim/testsuite/{sim => }/frv/not.cgs (100%) rename sim/testsuite/{sim => }/frv/notcr.cgs (100%) rename sim/testsuite/{sim => }/frv/nsdiv.cgs (100%) rename sim/testsuite/{sim => }/frv/nsdivi.cgs (100%) rename sim/testsuite/{sim => }/frv/nudiv.cgs (100%) rename sim/testsuite/{sim => }/frv/nudivi.cgs (100%) rename sim/testsuite/{sim => }/frv/or.cgs (100%) rename sim/testsuite/{sim => }/frv/orcc.cgs (100%) rename sim/testsuite/{sim => }/frv/orcr.cgs (100%) rename sim/testsuite/{sim => }/frv/ori.cgs (100%) rename sim/testsuite/{sim => }/frv/oricc.cgs (100%) rename sim/testsuite/{sim => }/frv/orncr.cgs (100%) rename sim/testsuite/{sim => }/frv/parallel.exp (100%) rename sim/testsuite/{sim => }/frv/ret.cgs (100%) rename sim/testsuite/{sim => }/frv/rett.cgs (100%) rename sim/testsuite/{sim => }/frv/scan.cgs (100%) rename sim/testsuite/{sim => }/frv/scani.cgs (100%) rename sim/testsuite/{sim => }/frv/sdiv.cgs (100%) rename sim/testsuite/{sim => }/frv/sdivi.cgs (100%) rename sim/testsuite/{sim => }/frv/sethi.cgs (100%) rename sim/testsuite/{sim => }/frv/sethilo.pcgs (100%) rename sim/testsuite/{sim => }/frv/setlo.cgs (100%) rename sim/testsuite/{sim => }/frv/setlos.cgs (100%) rename sim/testsuite/{sim => }/frv/sll.cgs (100%) rename sim/testsuite/{sim => }/frv/sllcc.cgs (100%) rename sim/testsuite/{sim => }/frv/slli.cgs (100%) rename sim/testsuite/{sim => }/frv/sllicc.cgs (100%) rename sim/testsuite/{sim => }/frv/smul.cgs (100%) rename sim/testsuite/{sim => }/frv/smulcc.cgs (100%) rename sim/testsuite/{sim => }/frv/smuli.cgs (100%) rename sim/testsuite/{sim => }/frv/smulicc.cgs (100%) rename sim/testsuite/{sim => }/frv/sra.cgs (100%) rename sim/testsuite/{sim => }/frv/sracc.cgs (100%) rename sim/testsuite/{sim => }/frv/srai.cgs (100%) rename sim/testsuite/{sim => }/frv/sraicc.cgs (100%) rename sim/testsuite/{sim => }/frv/srl.cgs (100%) rename sim/testsuite/{sim => }/frv/srlcc.cgs (100%) rename sim/testsuite/{sim => }/frv/srli.cgs (100%) rename sim/testsuite/{sim => }/frv/srlicc.cgs (100%) rename sim/testsuite/{sim => }/frv/st.cgs (100%) rename sim/testsuite/{sim => }/frv/stb.cgs (100%) rename sim/testsuite/{sim => }/frv/stbf.cgs (100%) rename sim/testsuite/{sim => }/frv/stbfi.cgs (100%) rename sim/testsuite/{sim => }/frv/stbfu.cgs (100%) rename sim/testsuite/{sim => }/frv/stbi.cgs (100%) rename sim/testsuite/{sim => }/frv/stbu.cgs (100%) rename sim/testsuite/{sim => }/frv/stc.cgs (100%) rename sim/testsuite/{sim => }/frv/stcu.cgs (100%) rename sim/testsuite/{sim => }/frv/std.cgs (100%) rename sim/testsuite/{sim => }/frv/std.pcgs (100%) rename sim/testsuite/{sim => }/frv/stdc.cgs (100%) rename sim/testsuite/{sim => }/frv/stdc.pcgs (100%) rename sim/testsuite/{sim => }/frv/stdcu.cgs (100%) rename sim/testsuite/{sim => }/frv/stdf.cgs (100%) rename sim/testsuite/{sim => }/frv/stdf.pcgs (100%) rename sim/testsuite/{sim => }/frv/stdfi.cgs (100%) rename sim/testsuite/{sim => }/frv/stdfu.cgs (100%) rename sim/testsuite/{sim => }/frv/stdi.cgs (100%) rename sim/testsuite/{sim => }/frv/stdu.cgs (100%) rename sim/testsuite/{sim => }/frv/stf.cgs (100%) rename sim/testsuite/{sim => }/frv/stfi.cgs (100%) rename sim/testsuite/{sim => }/frv/stfu.cgs (100%) rename sim/testsuite/{sim => }/frv/sth.cgs (100%) rename sim/testsuite/{sim => }/frv/sthf.cgs (100%) rename sim/testsuite/{sim => }/frv/sthfi.cgs (100%) rename sim/testsuite/{sim => }/frv/sthfu.cgs (100%) rename sim/testsuite/{sim => }/frv/sthi.cgs (100%) rename sim/testsuite/{sim => }/frv/sthu.cgs (100%) rename sim/testsuite/{sim => }/frv/sti.cgs (100%) rename sim/testsuite/{sim => }/frv/stq.cgs (100%) rename sim/testsuite/{sim => }/frv/stq.pcgs (100%) rename sim/testsuite/{sim => }/frv/stqc.cgs (100%) rename sim/testsuite/{sim => }/frv/stqc.pcgs (100%) rename sim/testsuite/{sim => }/frv/stqcu.cgs (100%) rename sim/testsuite/{sim => }/frv/stqf.cgs (100%) rename sim/testsuite/{sim => }/frv/stqf.pcgs (100%) rename sim/testsuite/{sim => }/frv/stqfi.cgs (100%) rename sim/testsuite/{sim => }/frv/stqfu.cgs (100%) rename sim/testsuite/{sim => }/frv/stqi.cgs (100%) rename sim/testsuite/{sim => }/frv/stqu.cgs (100%) rename sim/testsuite/{sim => }/frv/stu.cgs (100%) rename sim/testsuite/{sim => }/frv/sub.cgs (100%) rename sim/testsuite/{sim => }/frv/subcc.cgs (100%) rename sim/testsuite/{sim => }/frv/subi.cgs (100%) rename sim/testsuite/{sim => }/frv/subicc.cgs (100%) rename sim/testsuite/{sim => }/frv/subx.cgs (100%) rename sim/testsuite/{sim => }/frv/subxcc.cgs (100%) rename sim/testsuite/{sim => }/frv/subxi.cgs (100%) rename sim/testsuite/{sim => }/frv/subxicc.cgs (100%) rename sim/testsuite/{sim => }/frv/swap.cgs (100%) rename sim/testsuite/{sim => }/frv/swapi.cgs (100%) rename sim/testsuite/{sim => }/frv/tc.cgs (100%) rename sim/testsuite/{sim => }/frv/teq.cgs (100%) rename sim/testsuite/{sim => }/frv/testutils.inc (100%) rename sim/testsuite/{sim => }/frv/tge.cgs (100%) rename sim/testsuite/{sim => }/frv/tgt.cgs (100%) rename sim/testsuite/{sim => }/frv/thi.cgs (100%) rename sim/testsuite/{sim => }/frv/tic.cgs (100%) rename sim/testsuite/{sim => }/frv/tieq.cgs (100%) rename sim/testsuite/{sim => }/frv/tige.cgs (100%) rename sim/testsuite/{sim => }/frv/tigt.cgs (100%) rename sim/testsuite/{sim => }/frv/tihi.cgs (100%) rename sim/testsuite/{sim => }/frv/tile.cgs (100%) rename sim/testsuite/{sim => }/frv/tils.cgs (100%) rename sim/testsuite/{sim => }/frv/tilt.cgs (100%) rename sim/testsuite/{sim => }/frv/tin.cgs (100%) rename sim/testsuite/{sim => }/frv/tinc.cgs (100%) rename sim/testsuite/{sim => }/frv/tine.cgs (100%) rename sim/testsuite/{sim => }/frv/tino.cgs (100%) rename sim/testsuite/{sim => }/frv/tinv.cgs (100%) rename sim/testsuite/{sim => }/frv/tip.cgs (100%) rename sim/testsuite/{sim => }/frv/tira.cgs (100%) rename sim/testsuite/{sim => }/frv/tiv.cgs (100%) rename sim/testsuite/{sim => }/frv/tle.cgs (100%) rename sim/testsuite/{sim => }/frv/tls.cgs (100%) rename sim/testsuite/{sim => }/frv/tlt.cgs (100%) rename sim/testsuite/{sim => }/frv/tn.cgs (100%) rename sim/testsuite/{sim => }/frv/tnc.cgs (100%) rename sim/testsuite/{sim => }/frv/tne.cgs (100%) rename sim/testsuite/{sim => }/frv/tno.cgs (100%) rename sim/testsuite/{sim => }/frv/tnv.cgs (100%) rename sim/testsuite/{sim => }/frv/tp.cgs (100%) rename sim/testsuite/{sim => }/frv/tra.cgs (100%) rename sim/testsuite/{sim => }/frv/tv.cgs (100%) rename sim/testsuite/{sim => }/frv/udiv.cgs (100%) rename sim/testsuite/{sim => }/frv/udivi.cgs (100%) rename sim/testsuite/{sim => }/frv/umul.cgs (100%) rename sim/testsuite/{sim => }/frv/umulcc.cgs (100%) rename sim/testsuite/{sim => }/frv/umuli.cgs (100%) rename sim/testsuite/{sim => }/frv/umulicc.cgs (100%) rename sim/testsuite/{sim => }/frv/xor.cgs (100%) rename sim/testsuite/{sim => }/frv/xorcc.cgs (100%) rename sim/testsuite/{sim => }/frv/xorcr.cgs (100%) rename sim/testsuite/{sim => }/frv/xori.cgs (100%) rename sim/testsuite/{sim => }/frv/xoricc.cgs (100%) rename sim/testsuite/{sim => }/ft32/ChangeLog (100%) rename sim/testsuite/{sim => }/ft32/allinsn.exp (100%) rename sim/testsuite/{sim => }/ft32/basic.s (100%) rename sim/testsuite/{sim => }/ft32/testutils.inc (100%) rename sim/testsuite/{sim => }/h8300/ChangeLog (100%) rename sim/testsuite/{sim => }/h8300/addb.s (100%) rename sim/testsuite/{sim => }/h8300/addl.s (100%) rename sim/testsuite/{sim => }/h8300/adds.s (100%) rename sim/testsuite/{sim => }/h8300/addw.s (100%) rename sim/testsuite/{sim => }/h8300/addx.s (100%) rename sim/testsuite/{sim => }/h8300/allinsn.exp (100%) rename sim/testsuite/{sim => }/h8300/andb.s (100%) rename sim/testsuite/{sim => }/h8300/andl.s (100%) rename sim/testsuite/{sim => }/h8300/andw.s (100%) rename sim/testsuite/{sim => }/h8300/band.s (100%) rename sim/testsuite/{sim => }/h8300/bfld.s (100%) rename sim/testsuite/{sim => }/h8300/biand.s (100%) rename sim/testsuite/{sim => }/h8300/bra.s (100%) rename sim/testsuite/{sim => }/h8300/brabc.s (100%) rename sim/testsuite/{sim => }/h8300/bset.s (100%) rename sim/testsuite/{sim => }/h8300/cmpb.s (100%) rename sim/testsuite/{sim => }/h8300/cmpl.s (100%) rename sim/testsuite/{sim => }/h8300/cmpw.s (100%) rename sim/testsuite/{sim => }/h8300/daa.s (100%) rename sim/testsuite/{sim => }/h8300/das.s (100%) rename sim/testsuite/{sim => }/h8300/dec.s (100%) rename sim/testsuite/{sim => }/h8300/div.s (100%) rename sim/testsuite/{sim => }/h8300/extl.s (100%) rename sim/testsuite/{sim => }/h8300/extw.s (100%) rename sim/testsuite/{sim => }/h8300/inc.s (100%) rename sim/testsuite/{sim => }/h8300/jmp.s (100%) rename sim/testsuite/{sim => }/h8300/ldc.s (100%) rename sim/testsuite/{sim => }/h8300/ldm.s (100%) rename sim/testsuite/{sim => }/h8300/mac.s (100%) rename sim/testsuite/{sim => }/h8300/mova.s (100%) rename sim/testsuite/{sim => }/h8300/movb.s (100%) rename sim/testsuite/{sim => }/h8300/movl.s (100%) rename sim/testsuite/{sim => }/h8300/movmd.s (100%) rename sim/testsuite/{sim => }/h8300/movsd.s (100%) rename sim/testsuite/{sim => }/h8300/movw.s (100%) rename sim/testsuite/{sim => }/h8300/mul.s (100%) rename sim/testsuite/{sim => }/h8300/neg.s (100%) rename sim/testsuite/{sim => }/h8300/nop.s (100%) rename sim/testsuite/{sim => }/h8300/not.s (100%) rename sim/testsuite/{sim => }/h8300/orb.s (100%) rename sim/testsuite/{sim => }/h8300/orl.s (100%) rename sim/testsuite/{sim => }/h8300/orw.s (100%) rename sim/testsuite/{sim => }/h8300/rotl.s (100%) rename sim/testsuite/{sim => }/h8300/rotr.s (100%) rename sim/testsuite/{sim => }/h8300/rotxl.s (100%) rename sim/testsuite/{sim => }/h8300/rotxr.s (100%) rename sim/testsuite/{sim => }/h8300/shal.s (100%) rename sim/testsuite/{sim => }/h8300/shar.s (100%) rename sim/testsuite/{sim => }/h8300/shll.s (100%) rename sim/testsuite/{sim => }/h8300/shlr.s (100%) rename sim/testsuite/{sim => }/h8300/stack.s (100%) rename sim/testsuite/{sim => }/h8300/stc.s (100%) rename sim/testsuite/{sim => }/h8300/subb.s (100%) rename sim/testsuite/{sim => }/h8300/subl.s (100%) rename sim/testsuite/{sim => }/h8300/subs.s (100%) rename sim/testsuite/{sim => }/h8300/subw.s (100%) rename sim/testsuite/{sim => }/h8300/subx.s (100%) rename sim/testsuite/{sim => }/h8300/tas.s (100%) rename sim/testsuite/{sim => }/h8300/testutils.inc (100%) rename sim/testsuite/{sim => }/h8300/xorb.s (100%) rename sim/testsuite/{sim => }/h8300/xorl.s (100%) rename sim/testsuite/{sim => }/h8300/xorw.s (100%) rename sim/testsuite/{sim => }/iq2000/ChangeLog (100%) rename sim/testsuite/{sim => }/iq2000/allinsn.exp (100%) rename sim/testsuite/{sim => }/iq2000/pass.s (100%) rename sim/testsuite/{sim => }/iq2000/testutils.inc (100%) rename sim/testsuite/{sim => }/lm32/ChangeLog (100%) rename sim/testsuite/{sim => }/lm32/allinsn.exp (100%) rename sim/testsuite/{sim => }/lm32/pass.s (100%) rename sim/testsuite/{sim => }/lm32/testutils.inc (100%) rename sim/testsuite/{sim => }/m32c/ChangeLog (100%) rename sim/testsuite/{sim => }/m32c/allinsn.exp (100%) rename sim/testsuite/{sim => }/m32c/blinky.s (100%) rename sim/testsuite/{sim => }/m32c/fail.s (100%) rename sim/testsuite/{sim => }/m32c/gloss.s (100%) rename sim/testsuite/{sim => }/m32c/pass.s (100%) rename sim/testsuite/{sim => }/m32c/sample.ld (100%) rename sim/testsuite/{sim => }/m32c/sample.s (100%) rename sim/testsuite/{sim => }/m32c/sample2.c (100%) rename sim/testsuite/{sim => }/m32c/testutils.inc (100%) delete mode 100644 sim/testsuite/m32r-elf/ChangeLog delete mode 100644 sim/testsuite/m32r-elf/Makefile.in delete mode 100755 sim/testsuite/m32r-elf/configure delete mode 100644 sim/testsuite/m32r-elf/configure.ac delete mode 100644 sim/testsuite/m32r-elf/exit47.s delete mode 100644 sim/testsuite/m32r-elf/hello.s delete mode 100644 sim/testsuite/m32r-elf/loop.s create mode 100644 sim/testsuite/m32r/ChangeLog rename sim/testsuite/{sim => }/m32r/add.cgs (100%) rename sim/testsuite/{sim => }/m32r/add3.cgs (100%) rename sim/testsuite/{sim => }/m32r/addi.cgs (100%) rename sim/testsuite/{sim => }/m32r/addv.cgs (100%) rename sim/testsuite/{sim => }/m32r/addv3.cgs (100%) rename sim/testsuite/{sim => }/m32r/addx.cgs (100%) rename sim/testsuite/{sim => }/m32r/allinsn.exp (100%) rename sim/testsuite/{sim => }/m32r/and.cgs (100%) rename sim/testsuite/{sim => }/m32r/and3.cgs (100%) rename sim/testsuite/{sim => }/m32r/bc24.cgs (100%) rename sim/testsuite/{sim => }/m32r/bc8.cgs (100%) rename sim/testsuite/{sim => }/m32r/beq.cgs (100%) rename sim/testsuite/{sim => }/m32r/beqz.cgs (100%) rename sim/testsuite/{sim => }/m32r/bgez.cgs (100%) rename sim/testsuite/{sim => }/m32r/bgtz.cgs (100%) rename sim/testsuite/{sim => }/m32r/bl24.cgs (100%) rename sim/testsuite/{sim => }/m32r/bl8.cgs (100%) rename sim/testsuite/{sim => }/m32r/blez.cgs (100%) rename sim/testsuite/{sim => }/m32r/bltz.cgs (100%) rename sim/testsuite/{sim => }/m32r/bnc24.cgs (100%) rename sim/testsuite/{sim => }/m32r/bnc8.cgs (100%) rename sim/testsuite/{sim => }/m32r/bne.cgs (100%) rename sim/testsuite/{sim => }/m32r/bnez.cgs (100%) rename sim/testsuite/{sim => }/m32r/bra24.cgs (100%) rename sim/testsuite/{sim => }/m32r/bra8.cgs (100%) rename sim/testsuite/{sim => }/m32r/cmp.cgs (100%) rename sim/testsuite/{sim => }/m32r/cmpi.cgs (100%) rename sim/testsuite/{sim => }/m32r/cmpu.cgs (100%) rename sim/testsuite/{sim => }/m32r/cmpui.cgs (100%) rename sim/testsuite/{sim => }/m32r/div.cgs (100%) rename sim/testsuite/{sim => }/m32r/divu.cgs (100%) create mode 100644 sim/testsuite/m32r/exit47.ms rename sim/testsuite/{sim => }/m32r/hello.ms (100%) rename sim/testsuite/{sim => }/m32r/hw-trap.ms (100%) rename sim/testsuite/{sim => }/m32r/jl.cgs (100%) rename sim/testsuite/{sim => }/m32r/jmp.cgs (100%) rename sim/testsuite/{sim => }/m32r/ld-d.cgs (100%) rename sim/testsuite/{sim => }/m32r/ld-plus.cgs (100%) rename sim/testsuite/{sim => }/m32r/ld.cgs (100%) rename sim/testsuite/{sim => }/m32r/ld24.cgs (100%) rename sim/testsuite/{sim => }/m32r/ldb-d.cgs (100%) rename sim/testsuite/{sim => }/m32r/ldb.cgs (100%) rename sim/testsuite/{sim => }/m32r/ldh-d.cgs (100%) rename sim/testsuite/{sim => }/m32r/ldh.cgs (100%) rename sim/testsuite/{sim => }/m32r/ldi16.cgs (100%) rename sim/testsuite/{sim => }/m32r/ldi8.cgs (100%) rename sim/testsuite/{sim => }/m32r/ldub-d.cgs (100%) rename sim/testsuite/{sim => }/m32r/ldub.cgs (100%) rename sim/testsuite/{sim => }/m32r/lduh-d.cgs (100%) rename sim/testsuite/{sim => }/m32r/lduh.cgs (100%) rename sim/testsuite/{sim => }/m32r/lock.cgs (100%) rename sim/testsuite/{sim => }/m32r/machi.cgs (100%) rename sim/testsuite/{sim => }/m32r/maclo.cgs (100%) rename sim/testsuite/{sim => }/m32r/macwhi.cgs (100%) rename sim/testsuite/{sim => }/m32r/macwlo.cgs (100%) rename sim/testsuite/{sim => }/m32r/misc.exp (100%) rename sim/testsuite/{sim => }/m32r/mul.cgs (100%) rename sim/testsuite/{sim => }/m32r/mulhi.cgs (100%) rename sim/testsuite/{sim => }/m32r/mullo.cgs (100%) rename sim/testsuite/{sim => }/m32r/mulwhi.cgs (100%) rename sim/testsuite/{sim => }/m32r/mulwlo.cgs (100%) rename sim/testsuite/{sim => }/m32r/mv.cgs (100%) rename sim/testsuite/{sim => }/m32r/mvfachi.cgs (100%) rename sim/testsuite/{sim => }/m32r/mvfaclo.cgs (100%) rename sim/testsuite/{sim => }/m32r/mvfacmi.cgs (100%) rename sim/testsuite/{sim => }/m32r/mvfc.cgs (100%) rename sim/testsuite/{sim => }/m32r/mvtachi.cgs (100%) rename sim/testsuite/{sim => }/m32r/mvtaclo.cgs (100%) rename sim/testsuite/{sim => }/m32r/mvtc.cgs (100%) rename sim/testsuite/{sim => }/m32r/neg.cgs (100%) rename sim/testsuite/{sim => }/m32r/nop.cgs (100%) rename sim/testsuite/{sim => }/m32r/not.cgs (100%) rename sim/testsuite/{sim => }/m32r/or.cgs (100%) rename sim/testsuite/{sim => }/m32r/or3.cgs (100%) rename sim/testsuite/{sim => }/m32r/rac.cgs (100%) rename sim/testsuite/{sim => }/m32r/rach.cgs (100%) rename sim/testsuite/{sim => }/m32r/rem.cgs (100%) rename sim/testsuite/{sim => }/m32r/remu.cgs (100%) rename sim/testsuite/{sim => }/m32r/rte.cgs (100%) rename sim/testsuite/{sim => }/m32r/seth.cgs (100%) rename sim/testsuite/{sim => }/m32r/sll.cgs (100%) rename sim/testsuite/{sim => }/m32r/sll3.cgs (100%) rename sim/testsuite/{sim => }/m32r/slli.cgs (100%) rename sim/testsuite/{sim => }/m32r/sra.cgs (100%) rename sim/testsuite/{sim => }/m32r/sra3.cgs (100%) rename sim/testsuite/{sim => }/m32r/srai.cgs (100%) rename sim/testsuite/{sim => }/m32r/srl.cgs (100%) rename sim/testsuite/{sim => }/m32r/srl3.cgs (100%) rename sim/testsuite/{sim => }/m32r/srli.cgs (100%) rename sim/testsuite/{sim => }/m32r/st-d.cgs (100%) rename sim/testsuite/{sim => }/m32r/st-minus.cgs (100%) rename sim/testsuite/{sim => }/m32r/st-plus.cgs (100%) rename sim/testsuite/{sim => }/m32r/st.cgs (100%) rename sim/testsuite/{sim => }/m32r/stb-d.cgs (100%) rename sim/testsuite/{sim => }/m32r/stb.cgs (100%) rename sim/testsuite/{sim => }/m32r/sth-d.cgs (100%) rename sim/testsuite/{sim => }/m32r/sth.cgs (100%) rename sim/testsuite/{sim => }/m32r/sub.cgs (100%) rename sim/testsuite/{sim => }/m32r/subv.cgs (100%) rename sim/testsuite/{sim => }/m32r/subx.cgs (100%) rename sim/testsuite/{sim => }/m32r/testutils.inc (100%) rename sim/testsuite/{sim => }/m32r/trap.cgs (100%) rename sim/testsuite/{sim => }/m32r/unlock.cgs (100%) rename sim/testsuite/{sim => }/m32r/uread16.ms (100%) rename sim/testsuite/{sim => }/m32r/uread32.ms (100%) rename sim/testsuite/{sim => }/m32r/uwrite16.ms (100%) rename sim/testsuite/{sim => }/m32r/uwrite32.ms (100%) rename sim/testsuite/{sim => }/m32r/xor.cgs (100%) rename sim/testsuite/{sim => }/m32r/xor3.cgs (100%) rename sim/testsuite/{sim => }/m68hc11/ChangeLog (100%) rename sim/testsuite/{sim => }/m68hc11/allinsn.exp (100%) rename sim/testsuite/{sim => }/m68hc11/pass.s (100%) rename sim/testsuite/{sim => }/m68hc11/testutils.inc (100%) rename sim/testsuite/{sim => }/mcore/ChangeLog (100%) rename sim/testsuite/{sim => }/mcore/allinsn.exp (100%) rename sim/testsuite/{sim => }/mcore/fail.s (100%) rename sim/testsuite/{sim => }/mcore/pass.s (100%) rename sim/testsuite/{sim => }/mcore/testutils.inc (100%) rename sim/testsuite/{sim => }/microblaze/ChangeLog (100%) rename sim/testsuite/{sim => }/microblaze/allinsn.exp (100%) rename sim/testsuite/{sim => }/microblaze/pass.s (100%) rename sim/testsuite/{sim => }/microblaze/testutils.inc (100%) rename sim/testsuite/{sim => }/mips/ChangeLog (100%) rename sim/testsuite/{sim => }/mips/basic.exp (100%) rename sim/testsuite/{sim => }/mips/fpu64-ps-sb1.s (100%) rename sim/testsuite/{sim => }/mips/fpu64-ps.s (100%) rename sim/testsuite/{sim => }/mips/hilo-hazard-1.s (100%) rename sim/testsuite/{sim => }/mips/hilo-hazard-2.s (100%) rename sim/testsuite/{sim => }/mips/hilo-hazard-3.s (100%) rename sim/testsuite/{sim => }/mips/hilo-hazard-4.s (100%) rename sim/testsuite/{sim => }/mips/mdmx-ob-sb1.s (100%) rename sim/testsuite/{sim => }/mips/mdmx-ob.s (100%) rename sim/testsuite/{sim => }/mips/mips32-dsp.s (100%) rename sim/testsuite/{sim => }/mips/mips32-dsp2.s (100%) rename sim/testsuite/{sim => }/mips/sanity.s (100%) rename sim/testsuite/{sim => }/mips/testutils.inc (100%) rename sim/testsuite/{sim => }/mips/utils-dsp.inc (100%) rename sim/testsuite/{sim => }/mips/utils-fpu.inc (100%) rename sim/testsuite/{sim => }/mips/utils-mdmx.inc (100%) delete mode 100644 sim/testsuite/mips64el-elf/ChangeLog delete mode 100644 sim/testsuite/mips64el-elf/Makefile.in delete mode 100755 sim/testsuite/mips64el-elf/configure delete mode 100644 sim/testsuite/mips64el-elf/configure.ac rename sim/testsuite/{sim => }/mn10300/ChangeLog (100%) rename sim/testsuite/{sim => }/mn10300/allinsn.exp (100%) rename sim/testsuite/{sim => }/mn10300/pass.s (100%) rename sim/testsuite/{sim => }/mn10300/testutils.inc (100%) rename sim/testsuite/{sim => }/moxie/ChangeLog (100%) rename sim/testsuite/{sim => }/moxie/allinsn.exp (100%) rename sim/testsuite/{sim => }/moxie/pass.s (100%) rename sim/testsuite/{sim => }/moxie/testutils.inc (100%) rename sim/testsuite/{sim => }/msp430/ChangeLog (100%) rename sim/testsuite/{sim => }/msp430/add.s (100%) rename sim/testsuite/{sim => }/msp430/allinsn.exp (100%) rename sim/testsuite/{sim => }/msp430/mpyull_hwmult.s (100%) rename sim/testsuite/{sim => }/msp430/rrux.s (100%) rename sim/testsuite/{sim => }/msp430/testutils.inc (100%) rename sim/testsuite/{sim => }/or1k/ChangeLog (100%) rename sim/testsuite/{sim => }/or1k/add.S (100%) rename sim/testsuite/{sim => }/or1k/adrp.S (100%) rename sim/testsuite/{sim => }/or1k/alltests.exp (100%) rename sim/testsuite/{sim => }/or1k/and.S (100%) rename sim/testsuite/{sim => }/or1k/basic.S (100%) rename sim/testsuite/{sim => }/or1k/div.S (100%) rename sim/testsuite/{sim => }/or1k/ext.S (100%) rename sim/testsuite/{sim => }/or1k/find.S (100%) rename sim/testsuite/{sim => }/or1k/flag.S (100%) rename sim/testsuite/{sim => }/or1k/fpu-unordered.S (100%) rename sim/testsuite/{sim => }/or1k/fpu.S (100%) rename sim/testsuite/{sim => }/or1k/fpu64a32-unordered.S (100%) rename sim/testsuite/{sim => }/or1k/fpu64a32.S (100%) rename sim/testsuite/{sim => }/or1k/jump.S (100%) rename sim/testsuite/{sim => }/or1k/load.S (100%) rename sim/testsuite/{sim => }/or1k/mac.S (100%) rename sim/testsuite/{sim => }/or1k/mfspr.S (100%) rename sim/testsuite/{sim => }/or1k/mul.S (100%) rename sim/testsuite/{sim => }/or1k/or.S (100%) rename sim/testsuite/{sim => }/or1k/or1k-asm-test-env.h (100%) rename sim/testsuite/{sim => }/or1k/or1k-asm-test-helpers.h (100%) rename sim/testsuite/{sim => }/or1k/or1k-asm-test.h (100%) rename sim/testsuite/{sim => }/or1k/or1k-asm.h (100%) rename sim/testsuite/{sim => }/or1k/or1k-test.ld (100%) rename sim/testsuite/{sim => }/or1k/ror.S (100%) rename sim/testsuite/{sim => }/or1k/shift.S (100%) rename sim/testsuite/{sim => }/or1k/spr-defs.h (100%) rename sim/testsuite/{sim => }/or1k/sub.S (100%) rename sim/testsuite/{sim => }/or1k/xor.S (100%) rename sim/testsuite/{sim => }/pru/ChangeLog (100%) rename sim/testsuite/{sim => }/pru/add.s (100%) rename sim/testsuite/{sim => }/pru/allinsn.exp (100%) rename sim/testsuite/{sim => }/pru/dmem-zero-pass.s (100%) rename sim/testsuite/{sim => }/pru/dmem-zero-trap.s (100%) rename sim/testsuite/{sim => }/pru/dram.s (100%) rename sim/testsuite/{sim => }/pru/jmp.s (100%) rename sim/testsuite/{sim => }/pru/lmbd.s (100%) rename sim/testsuite/{sim => }/pru/loop-imm.s (100%) rename sim/testsuite/{sim => }/pru/loop-reg.s (100%) rename sim/testsuite/{sim => }/pru/mul.s (100%) rename sim/testsuite/{sim => }/pru/subreg.s (100%) rename sim/testsuite/{sim => }/pru/testutils.inc (100%) rename sim/testsuite/{sim => }/sh/ChangeLog (100%) rename sim/testsuite/{sim => }/sh/add.s (100%) rename sim/testsuite/{sim => }/sh/allinsn.exp (100%) rename sim/testsuite/{sim => }/sh/and.s (100%) rename sim/testsuite/{sim => }/sh/bandor.s (100%) rename sim/testsuite/{sim => }/sh/bandornot.s (100%) rename sim/testsuite/{sim => }/sh/bclr.s (100%) rename sim/testsuite/{sim => }/sh/bld.s (100%) rename sim/testsuite/{sim => }/sh/bldnot.s (100%) rename sim/testsuite/{sim => }/sh/bset.s (100%) rename sim/testsuite/{sim => }/sh/bst.s (100%) rename sim/testsuite/{sim => }/sh/bxor.s (100%) rename sim/testsuite/{sim => }/sh/clip.s (100%) rename sim/testsuite/{sim => }/sh/div.s (100%) rename sim/testsuite/{sim => }/sh/dmxy.s (100%) rename sim/testsuite/{sim => }/sh/fabs.s (100%) rename sim/testsuite/{sim => }/sh/fadd.s (100%) rename sim/testsuite/{sim => }/sh/fail.s (100%) rename sim/testsuite/{sim => }/sh/fcmpeq.s (100%) rename sim/testsuite/{sim => }/sh/fcmpgt.s (100%) rename sim/testsuite/{sim => }/sh/fcnvds.s (100%) rename sim/testsuite/{sim => }/sh/fcnvsd.s (100%) rename sim/testsuite/{sim => }/sh/fdiv.s (100%) rename sim/testsuite/{sim => }/sh/fipr.s (100%) rename sim/testsuite/{sim => }/sh/fldi0.s (100%) rename sim/testsuite/{sim => }/sh/fldi1.s (100%) rename sim/testsuite/{sim => }/sh/flds.s (100%) rename sim/testsuite/{sim => }/sh/float.s (100%) rename sim/testsuite/{sim => }/sh/fmac.s (100%) rename sim/testsuite/{sim => }/sh/fmov.s (100%) rename sim/testsuite/{sim => }/sh/fmul.s (100%) rename sim/testsuite/{sim => }/sh/fneg.s (100%) rename sim/testsuite/{sim => }/sh/fpchg.s (100%) rename sim/testsuite/{sim => }/sh/frchg.s (100%) rename sim/testsuite/{sim => }/sh/fsca.s (100%) rename sim/testsuite/{sim => }/sh/fschg.s (100%) rename sim/testsuite/{sim => }/sh/fsqrt.s (100%) rename sim/testsuite/{sim => }/sh/fsrra.s (100%) rename sim/testsuite/{sim => }/sh/fsub.s (100%) rename sim/testsuite/{sim => }/sh/ftrc.s (100%) rename sim/testsuite/{sim => }/sh/ldrc.s (100%) rename sim/testsuite/{sim => }/sh/loop.s (100%) rename sim/testsuite/{sim => }/sh/macl.s (100%) rename sim/testsuite/{sim => }/sh/macw.s (100%) rename sim/testsuite/{sim => }/sh/mov.s (100%) rename sim/testsuite/{sim => }/sh/movi.s (100%) rename sim/testsuite/{sim => }/sh/movli.s (100%) rename sim/testsuite/{sim => }/sh/movua.s (100%) rename sim/testsuite/{sim => }/sh/movxy.s (100%) rename sim/testsuite/{sim => }/sh/mulr.s (100%) rename sim/testsuite/{sim => }/sh/pabs.s (100%) rename sim/testsuite/{sim => }/sh/padd.s (100%) rename sim/testsuite/{sim => }/sh/paddc.s (100%) rename sim/testsuite/{sim => }/sh/pand.s (100%) rename sim/testsuite/{sim => }/sh/pass.s (100%) rename sim/testsuite/{sim => }/sh/pclr.s (100%) rename sim/testsuite/{sim => }/sh/pdec.s (100%) rename sim/testsuite/{sim => }/sh/pdmsb.s (100%) rename sim/testsuite/{sim => }/sh/pinc.s (100%) rename sim/testsuite/{sim => }/sh/pmuls.s (100%) rename sim/testsuite/{sim => }/sh/prnd.s (100%) rename sim/testsuite/{sim => }/sh/pshai.s (100%) rename sim/testsuite/{sim => }/sh/pshar.s (100%) rename sim/testsuite/{sim => }/sh/pshli.s (100%) rename sim/testsuite/{sim => }/sh/pshlr.s (100%) rename sim/testsuite/{sim => }/sh/psub.s (100%) rename sim/testsuite/{sim => }/sh/pswap.s (100%) rename sim/testsuite/{sim => }/sh/pushpop.s (100%) rename sim/testsuite/{sim => }/sh/resbank.s (100%) rename sim/testsuite/{sim => }/sh/sett.s (100%) rename sim/testsuite/{sim => }/sh/shll.s (100%) rename sim/testsuite/{sim => }/sh/shll16.s (100%) rename sim/testsuite/{sim => }/sh/shll2.s (100%) rename sim/testsuite/{sim => }/sh/shll8.s (100%) rename sim/testsuite/{sim => }/sh/shlr.s (100%) rename sim/testsuite/{sim => }/sh/shlr16.s (100%) rename sim/testsuite/{sim => }/sh/shlr2.s (100%) rename sim/testsuite/{sim => }/sh/shlr8.s (100%) rename sim/testsuite/{sim => }/sh/swap.s (100%) rename sim/testsuite/{sim => }/sh/testutils.inc (100%) delete mode 100644 sim/testsuite/sim/bfin/ChangeLog delete mode 100644 sim/testsuite/sim/bfin/s21.s delete mode 100644 sim/testsuite/sim/cris/ChangeLog delete mode 100644 sim/testsuite/sim/cris/c/c.exp delete mode 100644 sim/testsuite/sim/cris/c/helloaout.c delete mode 100644 sim/testsuite/sim/cris/c/kill2.c delete mode 100644 sim/testsuite/sim/cris/c/openpf1.c delete mode 100644 sim/testsuite/sim/cris/c/openpf2.c delete mode 100644 sim/testsuite/sim/cris/c/pipe1.c delete mode 100644 sim/testsuite/sim/cris/c/readlink4.c delete mode 100644 sim/testsuite/sim/cris/c/sched1.c delete mode 100644 sim/testsuite/sim/cris/c/sched2.c delete mode 100644 sim/testsuite/sim/cris/c/sched3.c delete mode 100644 sim/testsuite/sim/cris/c/sched4.c delete mode 100644 sim/testsuite/sim/cris/c/sig5.c delete mode 100644 sim/testsuite/sim/cris/c/sig8.c delete mode 100644 sim/testsuite/sim/cris/hw/rv-n-cris/rvc.exp delete mode 100644 sim/testsuite/sim/frv/ChangeLog delete mode 100644 sim/testsuite/sim/m32r/ChangeLog delete mode 100644 sim/testsuite/sim/sh64/ChangeLog delete mode 100644 sim/testsuite/sim/sh64/compact.exp delete mode 100644 sim/testsuite/sim/sh64/compact/ChangeLog delete mode 100644 sim/testsuite/sim/sh64/compact/add.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/addc.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/addi.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/addv.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/and.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/andb.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/andi.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/bf.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/bfs.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/bra.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/braf.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/brk.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/bsr.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/bsrf.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/bt.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/bts.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/clrmac.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/clrs.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/clrt.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/cmpeq.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/cmpeqi.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/cmpge.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/cmpgt.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/cmphi.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/cmphs.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/cmppl.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/cmppz.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/cmpstr.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/div0s.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/div0u.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/div1.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/dmulsl.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/dmulul.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/dt.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/extsb.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/extsw.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/extub.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/extuw.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/fabs.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/fadd.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/fcmpeq.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/fcmpgt.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/fcnvds.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/fcnvsd.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/fdiv.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/fipr.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/fldi0.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/fldi1.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/flds.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/float.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/fmac.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/fmov.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/fmul.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/fneg.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/frchg.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/fschg.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/fsqrt.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/fsts.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/fsub.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/ftrc.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/ftrv.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/jmp.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/jsr.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/ldc-gbr.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/ldcl-gbr.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/lds-fpscr.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/lds-fpul.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/lds-mach.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/lds-macl.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/lds-pr.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/ldsl-fpscr.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/ldsl-fpul.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/ldsl-mach.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/ldsl-macl.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/ldsl-pr.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/macl.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/macw.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/mov.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/mova.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movb1.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movb10.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movb2.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movb3.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movb4.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movb5.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movb6.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movb7.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movb8.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movb9.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movcal.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movi.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movl1.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movl10.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movl11.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movl2.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movl3.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movl4.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movl5.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movl6.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movl7.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movl8.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movl9.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movt.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movw1.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movw10.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movw11.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movw2.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movw3.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movw4.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movw5.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movw6.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movw7.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movw8.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movw9.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/mull.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/mulsw.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/muluw.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/neg.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/negc.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/nop.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/not.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/ocbi.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/ocbp.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/ocbwb.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/or.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/orb.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/ori.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/pref.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/rotcl.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/rotcr.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/rotl.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/rotr.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/rts.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/sets.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/sett.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/shad.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/shal.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/shar.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/shld.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/shll.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/shll16.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/shll2.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/shll8.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/shlr.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/shlr16.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/shlr2.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/shlr8.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/stc-gbr.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/stcl-gbr.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/sts-fpscr.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/sts-fpul.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/sts-mach.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/sts-macl.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/sts-pr.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/stsl-fpscr.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/stsl-fpul.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/stsl-mach.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/stsl-macl.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/stsl-pr.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/sub.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/subc.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/subv.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/swapb.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/swapw.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/tasb.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/testutils.inc delete mode 100644 sim/testsuite/sim/sh64/compact/trapa.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/tst.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/tstb.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/tsti.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/xor.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/xorb.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/xori.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/xtrct.cgs delete mode 100644 sim/testsuite/sim/sh64/interwork.exp delete mode 100644 sim/testsuite/sim/sh64/media.exp delete mode 100644 sim/testsuite/sim/sh64/media/ChangeLog delete mode 100644 sim/testsuite/sim/sh64/media/add.cgs delete mode 100644 sim/testsuite/sim/sh64/media/addi.cgs delete mode 100644 sim/testsuite/sim/sh64/media/addil.cgs delete mode 100644 sim/testsuite/sim/sh64/media/addl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/addzl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/alloco.cgs delete mode 100644 sim/testsuite/sim/sh64/media/and.cgs delete mode 100644 sim/testsuite/sim/sh64/media/andc.cgs delete mode 100644 sim/testsuite/sim/sh64/media/andi.cgs delete mode 100644 sim/testsuite/sim/sh64/media/beq.cgs delete mode 100644 sim/testsuite/sim/sh64/media/beqi.cgs delete mode 100644 sim/testsuite/sim/sh64/media/bge.cgs delete mode 100644 sim/testsuite/sim/sh64/media/bgeu.cgs delete mode 100644 sim/testsuite/sim/sh64/media/bgt.cgs delete mode 100644 sim/testsuite/sim/sh64/media/bgtu.cgs delete mode 100644 sim/testsuite/sim/sh64/media/blink.cgs delete mode 100644 sim/testsuite/sim/sh64/media/bne.cgs delete mode 100644 sim/testsuite/sim/sh64/media/bnei.cgs delete mode 100644 sim/testsuite/sim/sh64/media/brk.cgs delete mode 100644 sim/testsuite/sim/sh64/media/byterev.cgs delete mode 100644 sim/testsuite/sim/sh64/media/cmpeq.cgs delete mode 100644 sim/testsuite/sim/sh64/media/cmpgt.cgs delete mode 100644 sim/testsuite/sim/sh64/media/cmpgtu.cgs delete mode 100644 sim/testsuite/sim/sh64/media/cmveq.cgs delete mode 100644 sim/testsuite/sim/sh64/media/cmvne.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fabsd.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fabss.cgs delete mode 100644 sim/testsuite/sim/sh64/media/faddd.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fadds.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fcmpeqd.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fcmpeqs.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fcmpged.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fcmpges.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fcmpgtd.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fcmpgts.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fcmpund.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fcmpuns.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fcnvds.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fcnvsd.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fdivd.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fdivs.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fgetscr.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fiprs.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fldd.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fldp.cgs delete mode 100644 sim/testsuite/sim/sh64/media/flds.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fldxd.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fldxp.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fldxs.cgs delete mode 100644 sim/testsuite/sim/sh64/media/floatld.cgs delete mode 100644 sim/testsuite/sim/sh64/media/floatls.cgs delete mode 100644 sim/testsuite/sim/sh64/media/floatqd.cgs delete mode 100644 sim/testsuite/sim/sh64/media/floatqs.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fmacs.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fmovd.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fmovdq.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fmovls.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fmovqd.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fmovs.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fmovsl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fmuld.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fmuls.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fnegd.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fnegs.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fputscr.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fsqrtd.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fsqrts.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fstd.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fstp.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fsts.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fstxd.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fstxp.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fstxs.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fsubd.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fsubs.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ftrcdl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ftrcdq.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ftrcsl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ftrcsq.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ftrvs.cgs delete mode 100644 sim/testsuite/sim/sh64/media/getcfg.cgs delete mode 100644 sim/testsuite/sim/sh64/media/getcon.cgs delete mode 100644 sim/testsuite/sim/sh64/media/gettr.cgs delete mode 100644 sim/testsuite/sim/sh64/media/icbi.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ldb.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ldhil.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ldhiq.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ldl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ldlol.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ldloq.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ldq.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ldub.cgs delete mode 100644 sim/testsuite/sim/sh64/media/lduw.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ldw.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ldxb.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ldxl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ldxq.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ldxub.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ldxuw.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ldxw.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mabsl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mabsw.cgs delete mode 100644 sim/testsuite/sim/sh64/media/maddl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/maddsl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/maddsub.cgs delete mode 100644 sim/testsuite/sim/sh64/media/maddsw.cgs delete mode 100644 sim/testsuite/sim/sh64/media/maddw.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mcmpeqb.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mcmpeql.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mcmpeqw.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mcmpgtl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mcmpgtub.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mcmpgtw.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mcmv.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mcnvslw.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mcnvswb.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mcnvswub.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mextr1.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mextr2.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mextr3.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mextr4.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mextr5.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mextr6.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mextr7.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mmacfxwl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mmacnfx-wl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mmulfxl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mmulfxrpw.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mmulfxw.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mmulhiwl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mmull.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mmullowl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mmulsumwq.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mmulw.cgs delete mode 100644 sim/testsuite/sim/sh64/media/movi.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mpermw.cgs delete mode 100644 sim/testsuite/sim/sh64/media/msadubq.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mshaldsl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mshaldsw.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mshardl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mshardsq.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mshardw.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mshfhib.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mshfhil.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mshfhiw.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mshflob.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mshflol.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mshflow.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mshlldl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mshlldw.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mshlrdl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mshlrdw.cgs delete mode 100644 sim/testsuite/sim/sh64/media/msubl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/msubsl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/msubsub.cgs delete mode 100644 sim/testsuite/sim/sh64/media/msubsw.cgs delete mode 100644 sim/testsuite/sim/sh64/media/msubw.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mulsl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mulul.cgs delete mode 100644 sim/testsuite/sim/sh64/media/nop.cgs delete mode 100644 sim/testsuite/sim/sh64/media/nsb.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ocbi.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ocbp.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ocbwb.cgs delete mode 100644 sim/testsuite/sim/sh64/media/or.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ori.cgs delete mode 100644 sim/testsuite/sim/sh64/media/prefi.cgs delete mode 100644 sim/testsuite/sim/sh64/media/pta.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ptabs.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ptb.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ptrel.cgs delete mode 100644 sim/testsuite/sim/sh64/media/putcfg.cgs delete mode 100644 sim/testsuite/sim/sh64/media/putcon.cgs delete mode 100644 sim/testsuite/sim/sh64/media/rte.cgs delete mode 100644 sim/testsuite/sim/sh64/media/shard.cgs delete mode 100644 sim/testsuite/sim/sh64/media/shardl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/shari.cgs delete mode 100644 sim/testsuite/sim/sh64/media/sharil.cgs delete mode 100644 sim/testsuite/sim/sh64/media/shlld.cgs delete mode 100644 sim/testsuite/sim/sh64/media/shlldl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/shlli.cgs delete mode 100644 sim/testsuite/sim/sh64/media/shllil.cgs delete mode 100644 sim/testsuite/sim/sh64/media/shlrd.cgs delete mode 100644 sim/testsuite/sim/sh64/media/shlrdl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/shlri.cgs delete mode 100644 sim/testsuite/sim/sh64/media/shlril.cgs delete mode 100644 sim/testsuite/sim/sh64/media/shori.cgs delete mode 100644 sim/testsuite/sim/sh64/media/sleep.cgs delete mode 100644 sim/testsuite/sim/sh64/media/stb.cgs delete mode 100644 sim/testsuite/sim/sh64/media/sthil.cgs delete mode 100644 sim/testsuite/sim/sh64/media/sthiq.cgs delete mode 100644 sim/testsuite/sim/sh64/media/stl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/stlol.cgs delete mode 100644 sim/testsuite/sim/sh64/media/stloq.cgs delete mode 100644 sim/testsuite/sim/sh64/media/stq.cgs delete mode 100644 sim/testsuite/sim/sh64/media/stw.cgs delete mode 100644 sim/testsuite/sim/sh64/media/stxb.cgs delete mode 100644 sim/testsuite/sim/sh64/media/stxl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/stxq.cgs delete mode 100644 sim/testsuite/sim/sh64/media/stxw.cgs delete mode 100644 sim/testsuite/sim/sh64/media/sub.cgs delete mode 100644 sim/testsuite/sim/sh64/media/subl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/swapq.cgs delete mode 100644 sim/testsuite/sim/sh64/media/synci.cgs delete mode 100644 sim/testsuite/sim/sh64/media/synco.cgs delete mode 100644 sim/testsuite/sim/sh64/media/testutils.inc delete mode 100644 sim/testsuite/sim/sh64/media/trapa.cgs delete mode 100644 sim/testsuite/sim/sh64/media/xor.cgs delete mode 100644 sim/testsuite/sim/sh64/media/xori.cgs delete mode 100644 sim/testsuite/sim/sh64/misc/fr-dr.s rename sim/testsuite/{sim => }/v850/ChangeLog (100%) rename sim/testsuite/{sim => }/v850/allinsns.exp (100%) rename sim/testsuite/{sim => }/v850/bsh.cgs (100%) rename sim/testsuite/{sim => }/v850/div.cgs (100%) rename sim/testsuite/{sim => }/v850/divh.cgs (100%) rename sim/testsuite/{sim => }/v850/divh_3.cgs (100%) rename sim/testsuite/{sim => }/v850/divhu.cgs (100%) rename sim/testsuite/{sim => }/v850/divu.cgs (100%) rename sim/testsuite/{sim => }/v850/sar.cgs (100%) rename sim/testsuite/{sim => }/v850/satadd.cgs (100%) rename sim/testsuite/{sim => }/v850/satsub.cgs (100%) rename sim/testsuite/{sim => }/v850/satsubi.cgs (100%) rename sim/testsuite/{sim => }/v850/satsubr.cgs (100%) rename sim/testsuite/{sim => }/v850/shl.cgs (100%) rename sim/testsuite/{sim => }/v850/shr.cgs (100%) rename sim/testsuite/{sim => }/v850/testutils.cgs (100%) rename sim/testsuite/{sim => }/v850/testutils.inc (100%) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 10 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_bmk_tk1/llvm-master-arm-spec2k6-O2_LTO updated (dc1e9fc3 -> 3d64cad8)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk_tk1/llvm-master-arm-spec2k6-O2_LTO in repository toolchain/ci/base-artifacts. discards dc1e9fc3 0: update: binutils-gcc-glibc-llvm: 1 new 3d64cad8 0: update: binutils-gcc-glibc-llvm: 1 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (dc1e9fc3) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_bmk_tk1/llvm-master-arm- [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 168 +- 02-prepare_abe/console.log | 438 +- 03-build_abe-binutils/console.log | 12051 +-- 04-build_abe-stage1/console.log | 20252 ++-- 05-build_abe-linux/console.log | 2001 +- 06-build_abe-glibc/console.log | 39842 +++---- 07-build_abe-stage2/console.log | 40122 ++++--- 08-build_llvm-true/console.log | 13939 +-- 10-benchmark--O2_LTO_marm/benchmark-start.log | 2 +- 10-benchmark--O2_LTO_marm/benchmark.log | 21 +- 10-benchmark--O2_LTO_marm/console.log | 176 +- 11-check_regression/console.log | 404 +- 11-check_regression/results-0.csv | 61 - 11-check_regression/results-1.csv | 61 - 11-check_regression/results-brief.csv | 19 - 11-check_regression/results-compare.csv | 24 - 11-check_regression/results-full.csv | 61 - 11-check_regression/results.csv | 24 - 11-check_regression/results.log | 2854 +- 12-update_baseline/console.log | 1265 +- 12-update_baseline/results-0.csv | 63 - 12-update_baseline/results-1.csv | 61 - 12-update_baseline/results-brief.csv | 19 - 12-update_baseline/results-compare.csv | 24 - 12-update_baseline/results-full.csv | 61 - 12-update_baseline/results.csv | 24 - 12-update_baseline/results.log | 2870 +- console.log | 130602 +++++++++++------------ jenkins/manifest.sh | 28 +- results_id | 2 +- 30 files changed, 129305 insertions(+), 138234 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 10 months

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_gnu/gnu-release-aarch64-bootstrap_ubsan updated (45674e9f77a -> 7a348a46060)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu/gnu-release-aarch64-bootstrap_ubsan in repository toolchain/ci/gcc. from 45674e9f77a Daily bump. adds d02367cbea0 Daily bump. adds 75d3d65641e Fortran: Fix deferred character lengths in array constructo [...] adds c390047890d arc: Use separate predicated patterns for mpyd(u) adds 039ac052063 Fortran: Fix deferred character lengths in array constructo [...] adds beebe1908fa Fix internal error on extension with interface at -O2 adds 9fe1c085f0a RTEMS: Fix GCC specification adds 57b5da33231 RTEMS: Fix default linker script adds 7a348a46060 Daily bump. No new revisions were added by this update. Summary of changes: gcc/ChangeLog | 37 ++++++++ gcc/DATESTAMP | 2 +- gcc/ada/ChangeLog | 9 ++ gcc/ada/gcc-interface/trans.c | 24 +++-- gcc/ada/gcc-interface/utils.c | 12 +-- gcc/config/arc/arc.md | 101 +++++++++++---------- gcc/config/rtems.h | 8 +- gcc/fortran/ChangeLog | 20 ++++ gcc/fortran/resolve.c | 3 +- gcc/fortran/trans-array.c | 14 +++ gcc/testsuite/ChangeLog | 29 ++++++ gcc/testsuite/gcc.target/arc/pmpyd.c | 15 +++ gcc/testsuite/gcc.target/arc/tmac-1.c | 2 +- gcc/testsuite/gfortran.dg/charlen_18.f90 | 18 ++++ .../gfortran.dg/deferred_character_36.f90 | 16 ++++ gcc/testsuite/gnat.dg/thunk2.adb | 11 +++ gcc/testsuite/gnat.dg/thunk2.ads | 12 +++ gcc/testsuite/gnat.dg/thunk2_pkg.ads | 11 +++ 18 files changed, 270 insertions(+), 74 deletions(-) create mode 100644 gcc/testsuite/gcc.target/arc/pmpyd.c create mode 100644 gcc/testsuite/gfortran.dg/charlen_18.f90 create mode 100644 gcc/testsuite/gfortran.dg/deferred_character_36.f90 create mode 100644 gcc/testsuite/gnat.dg/thunk2.adb create mode 100644 gcc/testsuite/gnat.dg/thunk2.ads create mode 100644 gcc/testsuite/gnat.dg/thunk2_pkg.ads -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 10 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_gnu/gnu-release-aarch64-bootstrap_ubsan updated (af376662 -> 42a51dac)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu/gnu-release-aarch64-bootstrap_ubsan in repository toolchain/ci/base-artifacts. discards af376662 0: update: gcc-45674e9f77a623acd53d977b8898b4cdddfc3a25: 1 new 42a51dac 0: update: gcc-7a348a46060e6ddd6e50ef83b1778d3ec62b2524: 1 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (af376662) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_gnu/gnu-release-aarch64- [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 22 +- 02-prepare_abe/console.log | 210 +- 04-build_abe-bootstrap_ubsan/console.log | 71640 ++++++++++++++-------------- 05-check_regression/console.log | 4 +- 06-update_baseline/console.log | 2 +- console.log | 71844 +++++++++++++++-------------- jenkins/manifest.sh | 8 +- 7 files changed, 71876 insertions(+), 71854 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 10 months

Jump to page:

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

Tcwg-commits January 2021