Tcwg-commits January 2021

tcwg-commits@lists.linaro.org

5 participants
9360 discussions

[gcc] branch master updated (e2559c3945a -> 5e5d56919dd)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository gcc. from e2559c3945a match.pd: Optimize ((cst << x) & 1) [PR96669] new 7e02426ba0c nios2: Remove custom instruction warnings new 42f4e239924 nios2: Add -mcustom-fpu-cfg=fph2 new 5e5d56919dd RTEMS: Add -mcustom-fpu-cfg=fph2 multilib The 3 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/config/nios2/nios2.c | 51 +++++++---------- gcc/config/nios2/t-rtems | 146 ++++++----------------------------------------- gcc/doc/invoke.texi | 28 +++++++++ 3 files changed, 68 insertions(+), 157 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 10 months

[toolchain/ci/qemu] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-next-allnoconfig updated (256af05f52 -> 825a215c00)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-next-allnoconfig in repository toolchain/ci/qemu. from 256af05f52 Merge remote-tracking branch 'remotes/philmd-gitlab/tags/mip [...] adds 89fbea8737 9pfs: Fully restart unreclaim loop (CVE-2021-20181) adds a968a38005 Merge remote-tracking branch 'remotes/gkurz-gitlab/tags/9p-n [...] adds e80be993b5 ui/gtk: don't try to redefine SI prefixes adds 0431e369b0 ui/gtk: rename variable window to widget adds 3c4b8f8310 ui/gtk: limit virtual console max update interval adds 0fdc99775c ui/gtk: expose gd_monitor_update_interval adds cab82424f6 ui/gtk: update monitor interval on egl displays adds 521534df57 vnc: fix unfinalized tlscreds for VncDisplay adds 7b5fa0b583 ui: add support for remote power control to VNC server adds 5f8679fe46 vnc: Fix a memleak in vnc_display_connect() adds b3c2de9cd5 vnc: move check into vnc_cursor_define adds 9e1632ad07 vnc: move initialization to framebuffer_update_request adds 763deea7e9 vnc: add support for extended desktop resize adds 7cb6b97300 Merge remote-tracking branch 'remotes/kraxel/tags/ui-2021011 [...] adds ef26632e3a sdlaudio: remove leftover SDL1.2 code adds ff69c481a2 audio: fix bit-rotted code adds 5a0926c23f sdlaudio: add -audiodev sdl,out.buffer-count option adds 14cefe14bb sdlaudio: don't start playback in init routine adds bcce2ea5f6 sdlaudio: always clear the sample buffer adds e02d178f78 sdlaudio: fill remaining sample buffer with silence adds ce31f099fb sdlaudio: replace legacy functions with modern ones adds a2893c8303 audio: split pcm_ops function get_buffer_in adds c2031dea89 sdlaudio: add recording functions adds 1d8549ad5e audio: break generic buffer dependency on mixing-engine adds bd37ede4eb sdlaudio: enable (in|out).mixing-engine=off adds 6fb0cd5054 audio: remove remaining unused plive code adds bea29e9f2e paaudio: avoid to clip samples multiple times adds e270c54826 paaudio: wait for PA_STREAM_READY in qpa_write() adds 7007cd3fc8 paaudio: wait until the playback stream is ready adds 521ce71425 paaudio: remove unneeded code adds cffd2fdf2c paaudio: comment bugs in functions qpa_init_* adds 00413ed9c2 paaudio: limit minreq to 75% of audio timer_rate adds d9a8b27a7e paaudio: send recorded data in smaller chunks adds 401dcf0540 dsoundaudio: replace GetForegroundWindow() adds 3c18e43179 dsoundaudio: rename dsound_open() adds 1157506161 dsoundaudio: enable f32 audio sample format adds 2d96a00587 dsoundaudio: fix log message adds 6c6886bd01 audio: Add braces for statements/fix braces' position adds 3c8de96c07 audio: Add spaces around operator/delete redundant spaces adds dcf10e4095 audio: foo* bar" should be "foo *bar". adds c60840c758 audio: Fix lines over 90 characters adds dea7d84fcf audio: Don't use '%#' in format strings adds 289db3c5a2 audio: Suspect code indent for conditional statements adds 8abf3feb4d audio: space prohibited between function name and parenthesis'(' adds 825a215c00 Merge remote-tracking branch 'remotes/kraxel/tags/audio-2021 [...] No new revisions were added by this update. Summary of changes: audio/alsaaudio.c | 18 ++- audio/audio.c | 74 +++++------- audio/audio_int.h | 2 + audio/audio_legacy.c | 3 +- audio/audio_template.h | 26 ++--- audio/audio_win_int.c | 73 ++++++++---- audio/coreaudio.c | 17 ++- audio/dsound_template.h | 2 +- audio/dsoundaudio.c | 56 +++++---- audio/jackaudio.c | 3 +- audio/noaudio.c | 1 + audio/ossaudio.c | 13 +-- audio/paaudio.c | 73 +++++++++--- audio/sdlaudio.c | 305 ++++++++++++++++++++++++++++++++++-------------- audio/spiceaudio.c | 1 + hw/9pfs/9p.c | 6 +- include/ui/gtk.h | 3 +- qapi/audio.json | 33 +++++- qemu-options.hx | 12 +- ui/gtk-egl.c | 3 + ui/gtk.c | 25 ++-- ui/vnc.c | 147 ++++++++++++++++++++--- ui/vnc.h | 15 +++ 23 files changed, 644 insertions(+), 267 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 10 months

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-next-allnoconfig updated (1a497ae9b83 -> bdd4dda58b0)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-next-allnoconfig in repository toolchain/ci/llvm-project. from 1a497ae9b83 [ARM][Block placement] Check the predecessor exists before [...] adds be69e66b1cd [X86][SSE] Attempt to fold shuffle(binop(),binop()) -> bino [...] adds 1e1a011b09d [flang] Disallow INTENT attribute on procedure dummy arguments adds 4c5066b0789 [TargetLowering] Don't speculatively call ComputeNumSignBits. NFC adds b6e06a740c2 [flang][driver] Copy test file into a temp dir when testing (nfc) adds d5047d762f3 [clangd] Update CC Ranking model with better sampling. adds bc84f89c71a [OpenCL][Docs] Fixed cross-section reference in OpenCLSupport adds 6227069bdce [DebugInfo][CodeView] Change in line tables only mode to em [...] adds a0770f9e4e9 [ARM] Constant tripcount tail predication loop tests. NFC adds f5abf0bd485 [ARM] Tail predication with constant loop bounds adds cc90d41945f [MIPatternMatch] Add m_OneNonDBGUse adds d0cb0d30a43 [mlir] Add Complex dialect. adds 86e604c4d68 [RISCV] Add implementation of targetShrinkDemandedConstant [...] adds 84de4faf4ca GetMacosAlignedVersion() fails if sysctl is not setup adds 4f24d0dd538 Fix libc++ clang-cl build, swap attribute order adds a9e939760c6 [CodeGen] Removes unwanted optimisation for TargetConstantFP adds 1f21de535d3 [SLP] remove unused reduction functions; NFC adds a1be47b4771 [CodeView][DebugInfo] Add test case to show that linkage na [...] adds 64db296e5a8 Revert "[BasicAA] Handle recursive queries more efficiently" adds 61ec2280308 [NFC][SimplifyCFG] Add testcase showing that we fail to pre [...] adds b81f75fa791 [Utils] splitBlockBefore() always operates on DomTreeUpdate [...] adds c845c724c23 [Utils][SimplifyCFG] Port SplitBlock() to DomTreeUpdater adds 286cf6cb029 [SimplifyCFG] Port SplitBlockAndInsertIfThen() to DomTreeUpdater adds c6654a4cdab [SimplifyCFG][BasicBlockUtils] Port SplitBlockPredecessors( [...] adds a14c36fe27f [SimplifyCFG] switchToSelect(): don't forget to insert DomT [...] adds 6a42cbf6d21 [GWP-ASan] Add inbuilt options parser. adds 98c89ccfbd7 [MSVC] Don't add -nostdinc++ -isystem to runtimes builds adds 4a47da2cf44 [Sema] turns -Wfree-nonheap-object on by default adds ed0fd567ebd BreakCriticalEdges: do not split the critical edge from a C [...] adds d7bc3b7ce23 [mlir][Linalg] Add missing check to canonicalization of Gen [...] adds 10ac9b29a4c Skip 'g' packet tests when running on darwin; debugserver d [...] adds ceb3cdccd0f [SLP] remove dead code in reduction matching; NFC adds ceaf0110ff5 Revert "Revert "ADT: Fix reference invalidation in SmallVec [...] adds aa8a2d8a3da [AArch64][GlobalISel] Select immediate fcmp if the zero is [...] adds 76f5c5a7b05 [ADT][Support] Fix C4146 error from MSVC adds a1500105ee6 [SimplifyCFG] Optimize CFG when null is passed to a functio [...] adds e65b9b04cde Revert "[WebAssembly] MC layer writes table symbols to obje [...] adds 187d771d27e Revert "[WebAssembly] Add support for table linking to wasm-ld" adds d302398ff05 hwasan: Update register-dump-read.c test to reserve x23 ins [...] adds aa3d4d99395 [NFC] Disallow unused prefixes under MC/RISCV adds 1bd083b5d6d [flang] Create names to allow access to inaccessible specifics adds 3afbfb4145b [mlir][NFC] Move helper substWithMin into Affine utils adds 2a27a9819a1 [mlir][AsmPrinter] Properly escape strings when printing locations adds fd2083d73c2 [mlir] Fixing potential build break in my previous commit adds 999f5da6b30 [debugserver] Fix inverted if block that resulted in us usi [...] adds e8049dc3c8a [NewPM][Inliner] Move the 'always inliner' case in the same [...] adds 029c2257c21 [Inline] Fix a missing character in inline_stats.ll adds a396e2e088e [utils] Use llvm::sort (NFC) adds 4707b21298a [AMDGPU] Use llvm::is_contained (NFC) adds 8fd8ff1f67e [StringExtras] Rename SubsequentDelim to ListSeparator adds be68c9222b8 [NFC] Add -std=c11 to attr-availability.c adds a61e42efbb7 [NPM][Inliner] Temporarily remove inline_stats test case fo [...] adds 8456c3a7892 AArch64: fix regression introduced by fcmp immediate selection. adds 668827b6485 Introduce llvm.noalias.decl intrinsic adds b664bef2ad9 [InstCombine] Add a test file that contains safe select tra [...] adds e0a979ccadd [InstCombine] Add more tests to select-safe-transforms.ll (NFC) adds f0a0ec2d085 [InstCombine] Add more tests for select operand replacement (NFC) adds a7101450a42 [ASTMatchers] Add mapAnyOf matcher adds dbe056c2e37 [ASTMatchers] Make cxxOperatorCallExpr matchers API-compati [...] adds 4f155567317 [LegalizeDAG] Handle NeedInvert when expanding BR_CC adds e810e95e4bb [ASTMatchers] Add binaryOperation matcher new b765eaf9a61 [ASTMatchers] Add support for CXXRewrittenBinaryOperator new 25c1578a46f Fix llvm::Optional build breaks in MSVC using std::is_trivi [...] new 9fc814ed596 [Tests] Added tests for new instcombine or simplification; NFC new a4e2a5145a2 [InstSimplify] Add (~A & B) | ~(A | B) --> ~A new 098dbf190a5 [RISCV] Correct alignment settings for vector registers. new bdd4dda58b0 [InstSimplify] Update comments, remove redundant tests The 6 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: clang-tools-extra/clangd/Quality.cpp | 24 +- .../clangd/quality/model/features.json | 18 +- clang-tools-extra/clangd/quality/model/forest.json | 583744 ++++++++++-------- clang/docs/LibASTMatchersReference.html | 316 +- clang/docs/OpenCLSupport.rst | 2 +- clang/docs/tools/dump_ast_matchers.py | 19 +- clang/include/clang/AST/ASTNodeTraverser.h | 12 +- clang/include/clang/AST/ExprCXX.h | 10 + clang/include/clang/ASTMatchers/ASTMatchers.h | 214 +- .../clang/ASTMatchers/ASTMatchersInternal.h | 275 +- clang/include/clang/Basic/DiagnosticGroups.td | 1 + clang/include/clang/Basic/DiagnosticSemaKinds.td | 5 +- clang/lib/ASTMatchers/ASTMatchFinder.cpp | 25 + clang/lib/ASTMatchers/ASTMatchersInternal.cpp | 5 + clang/lib/ASTMatchers/Dynamic/Marshallers.h | 52 + clang/lib/ASTMatchers/Dynamic/Registry.cpp | 2 + clang/lib/CodeGen/CGDebugInfo.cpp | 32 +- clang/test/Analysis/NewDelete-intersections.mm | 9 +- clang/test/Analysis/free.c | 20 +- clang/test/CodeGen/thinlto-distributed-newpm.ll | 9 - .../debug-info-codeview-display-name.cpp | 40 +- .../debug-info-gline-tables-only-codeview.cpp | 30 + .../Frontend/optimization-remark-line-directive.c | 2 +- clang/test/Frontend/optimization-remark-new-pm.c | 4 +- .../optimization-remark-with-hotness-new-pm.c | 24 +- clang/test/Frontend/optimization-remark.c | 26 +- clang/test/Parser/attr-availability.c | 2 +- clang/unittests/AST/ASTTraverserTest.cpp | 60 + .../ASTMatchers/ASTMatchersNarrowingTest.cpp | 389 + .../ASTMatchers/ASTMatchersTraversalTest.cpp | 654 + compiler-rt/lib/gwp_asan/CMakeLists.txt | 20 +- .../lib/gwp_asan/optional/options_parser.cpp | 249 +- compiler-rt/lib/gwp_asan/optional/options_parser.h | 12 +- compiler-rt/lib/gwp_asan/options.inc | 15 + compiler-rt/lib/gwp_asan/tests/CMakeLists.txt | 4 +- compiler-rt/lib/gwp_asan/tests/options.cpp | 63 + compiler-rt/lib/sanitizer_common/sanitizer_mac.cpp | 45 +- compiler-rt/lib/scudo/scudo_allocator.cpp | 3 +- compiler-rt/lib/scudo/standalone/CMakeLists.txt | 2 +- compiler-rt/lib/scudo/standalone/combined.h | 10 +- compiler-rt/lib/scudo/standalone/flags.cpp | 15 - .../lib/scudo/standalone/tests/CMakeLists.txt | 2 +- .../lib/scudo/standalone/tests/flags_test.cpp | 15 - .../test/hwasan/TestCases/register-dump-read.c | 12 +- .../test/scudo/standalone/unit/lit.site.cfg.py.in | 2 +- compiler-rt/tools/gwp_asan/CMakeLists.txt | 15 +- .../tools/gwp_asan/options_parser_fuzzer.cpp | 12 + flang/include/flang/Semantics/expression.h | 2 + flang/include/flang/Semantics/semantics.h | 4 +- flang/include/flang/Semantics/tools.h | 1 + flang/lib/Evaluate/check-expression.cpp | 11 +- flang/lib/Semantics/check-declarations.cpp | 8 + flang/lib/Semantics/expression.cpp | 44 +- flang/lib/Semantics/resolve-names.cpp | 6 +- flang/lib/Semantics/semantics.cpp | 16 +- flang/lib/Semantics/tools.cpp | 12 +- flang/test/Frontend/input-output-file.f90 | 6 +- flang/test/Semantics/assign03.f90 | 2 +- flang/test/Semantics/call09.f90 | 7 + flang/test/Semantics/modfile39.f90 | 48 + flang/test/Semantics/separate-mp02.f90 | 12 +- libcxx/include/__locale | 8 +- libcxx/src/locale.cpp | 4 +- lld/test/wasm/alias.s | 8 + lld/test/wasm/init-fini.ll | 18 +- lld/test/wasm/local-symbols.ll | 8 + lld/test/wasm/locals-duplicate.test | 55 +- lld/test/wasm/pie.ll | 16 +- lld/test/wasm/section-symbol-relocs.yaml | 4 +- lld/test/wasm/shared.ll | 16 +- lld/test/wasm/signature-mismatch.ll | 9 +- lld/test/wasm/stack-pointer.ll | 8 + lld/test/wasm/weak-alias.ll | 5 - lld/wasm/Driver.cpp | 59 - lld/wasm/InputFiles.cpp | 75 - lld/wasm/InputFiles.h | 1 - lld/wasm/MarkLive.cpp | 3 - lld/wasm/SymbolTable.cpp | 12 - lld/wasm/SymbolTable.h | 3 - lld/wasm/Symbols.cpp | 1 - lld/wasm/Symbols.h | 5 - lld/wasm/SyntheticSections.cpp | 39 +- lld/wasm/SyntheticSections.h | 13 +- lld/wasm/Writer.cpp | 18 - .../register-reading/TestGdbRemoteGPacket.py | 2 + lldb/tools/debugserver/source/CMakeLists.txt | 4 +- llvm/docs/LangRef.rst | 76 + llvm/include/llvm/ADT/Optional.h | 25 +- llvm/include/llvm/ADT/SmallVector.h | 168 +- llvm/include/llvm/ADT/StringExtras.h | 20 +- llvm/include/llvm/Analysis/BasicAliasAnalysis.h | 7 +- llvm/include/llvm/Analysis/InlineAdvisor.h | 39 +- llvm/include/llvm/Analysis/MLInlineAdvisor.h | 10 +- llvm/include/llvm/Analysis/ReplayInlineAdvisor.h | 2 +- .../llvm/CodeGen/GlobalISel/MIPatternMatch.h | 14 + llvm/include/llvm/IR/IRBuilder.h | 7 + llvm/include/llvm/IR/Intrinsics.h | 3 + llvm/include/llvm/IR/Intrinsics.td | 10 + llvm/include/llvm/Passes/PassBuilder.h | 3 +- llvm/include/llvm/Support/MathExtras.h | 2 +- llvm/include/llvm/Transforms/IPO/Inliner.h | 9 +- .../llvm/Transforms/Utils/BasicBlockUtils.h | 97 +- llvm/lib/Analysis/BasicAliasAnalysis.cpp | 109 +- llvm/lib/Analysis/DevelopmentModeInlineAdvisor.cpp | 12 +- llvm/lib/Analysis/GlobalsModRef.cpp | 6 +- llvm/lib/Analysis/InlineAdvisor.cpp | 39 +- llvm/lib/Analysis/InstructionSimplify.cpp | 8 + llvm/lib/Analysis/MLInlineAdvisor.cpp | 30 +- llvm/lib/Analysis/ReplayInlineAdvisor.cpp | 2 +- llvm/lib/CodeGen/IntrinsicLowering.cpp | 1 + llvm/lib/CodeGen/MachineBasicBlock.cpp | 16 +- llvm/lib/CodeGen/SelectionDAG/FastISel.cpp | 2 + llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp | 17 +- .../CodeGen/SelectionDAG/SelectionDAGBuilder.cpp | 5 +- llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp | 7 +- llvm/lib/IR/IRBuilder.cpp | 7 + llvm/lib/IR/Verifier.cpp | 86 + llvm/lib/MC/WasmObjectWriter.cpp | 11 +- llvm/lib/Passes/PassBuilder.cpp | 22 +- llvm/lib/Passes/PassRegistry.def | 7 +- .../AArch64/GISel/AArch64InstructionSelector.cpp | 31 +- .../lib/Target/AMDGPU/R600ControlFlowFinalizer.cpp | 7 +- llvm/lib/Target/ARM/MVETailPredication.cpp | 22 +- llvm/lib/Target/RISCV/RISCVISelLowering.cpp | 65 + llvm/lib/Target/RISCV/RISCVISelLowering.h | 4 + llvm/lib/Target/RISCV/RISCVRegisterInfo.td | 5 +- llvm/lib/Target/X86/X86ISelLowering.cpp | 27 + llvm/lib/Transforms/IPO/Inliner.cpp | 8 +- .../Instrumentation/HWAddressSanitizer.cpp | 6 +- .../Transforms/Scalar/LowerMatrixIntrinsics.cpp | 13 +- llvm/lib/Transforms/Utils/BasicBlockUtils.cpp | 233 +- llvm/lib/Transforms/Utils/BreakCriticalEdges.cpp | 18 +- llvm/lib/Transforms/Utils/SimplifyCFG.cpp | 90 +- llvm/lib/Transforms/Vectorize/SLPVectorizer.cpp | 16 - .../CodeGen/AArch64/GlobalISel/select-fcmp.mir | 53 + llvm/test/CodeGen/PowerPC/legalize-invert-br_cc.ll | 33 + llvm/test/CodeGen/RISCV/copysign-casts.ll | 8 +- llvm/test/CodeGen/RISCV/frame-info.ll | 10 +- .../CodeGen/RISCV/half-bitmanip-dagcombines.ll | 5 +- llvm/test/CodeGen/RISCV/rv64Zbp.ll | 200 +- llvm/test/CodeGen/RISCV/srem-lkk.ll | 22 +- llvm/test/CodeGen/RISCV/srem-vector-lkk.ll | 98 +- ...tack-realignment-with-variable-sized-objects.ll | 5 +- llvm/test/CodeGen/RISCV/vararg.ll | 10 +- .../CodeGen/Thumb2/LowOverheadLoops/constbound.ll | 210 + .../Thumb2/LowOverheadLoops/tp-multiple-vpst.ll | 44 +- llvm/test/CodeGen/X86/haddsub-shuf.ll | 46 +- llvm/test/MC/RISCV/lit.local.cfg | 8 + llvm/test/MC/RISCV/rv32c-only-valid.s | 10 +- llvm/test/MC/RISCV/rv32zfh-valid.s | 4 +- llvm/test/MC/RISCV/rv64zfh-valid.s | 2 +- llvm/test/MC/WebAssembly/debug-info.ll | 24 +- llvm/test/MC/WebAssembly/debug-info64.ll | 24 +- llvm/test/MC/WebAssembly/function-alias.ll | 10 - llvm/test/MC/WebAssembly/global-ctor-dtor.ll | 5 - llvm/test/MC/WebAssembly/reloc-pic.s | 5 - llvm/test/MC/WebAssembly/type-index.s | 5 - llvm/test/MC/WebAssembly/weak-alias.s | 5 - llvm/test/Other/new-pm-defaults.ll | 16 +- llvm/test/Other/new-pm-lto-defaults.ll | 5 - llvm/test/Other/new-pm-module-inliner-wrapper.ll | 7 - llvm/test/Other/new-pm-pgo-preinline.ll | 1 + llvm/test/Other/new-pm-thinlto-defaults.ll | 16 +- .../Other/new-pm-thinlto-postlink-pgo-defaults.ll | 14 +- .../new-pm-thinlto-postlink-samplepgo-defaults.ll | 12 +- .../Other/new-pm-thinlto-prelink-pgo-defaults.ll | 15 +- .../new-pm-thinlto-prelink-samplepgo-defaults.ll | 12 +- llvm/test/Transforms/Inline/inline_stats.ll | 17 +- .../Inline/optimization-remarks-with-hotness.ll | 2 +- .../test/Transforms/Inline/optimization-remarks.ll | 4 +- llvm/test/Transforms/Inline/pr46945.ll | 8 +- llvm/test/Transforms/InstCombine/or.ll | 1 - .../Transforms/InstCombine/select-binop-cmp.ll | 100 + .../InstCombine/select-safe-transforms.ll | 102 + llvm/test/Transforms/InstSimplify/or.ll | 94 + .../callbr-critical-edge-splitting.ll | 39 + .../callbr-critical-edge-splitting2.ll | 61 + .../Transforms/SimplifyCFG/UnreachableEliminate.ll | 298 +- ...switchToSelect-domtree-preservation-edgecase.ll | 57 + llvm/test/Verifier/noalias_scope_decl.ll | 61 + llvm/unittests/ADT/OptionalTest.cpp | 138 + llvm/unittests/ADT/SmallVectorTest.cpp | 152 +- llvm/unittests/ADT/StringExtrasTest.cpp | 14 +- .../CodeGen/GlobalISel/PatternMatchTest.cpp | 21 +- llvm/utils/FileCheck/FileCheck.cpp | 96 +- llvm/utils/TableGen/GlobalISel/GIMatchDag.cpp | 2 +- llvm/utils/TableGen/GlobalISel/GIMatchDagInstr.cpp | 2 +- .../mlir/Conversion/ComplexToLLVM/ComplexToLLVM.h | 29 + mlir/include/mlir/Conversion/Passes.h | 1 + mlir/include/mlir/Conversion/Passes.td | 10 + mlir/include/mlir/Dialect/Affine/Utils.h | 10 + mlir/include/mlir/Dialect/CMakeLists.txt | 1 + .../mlir/Dialect/{PDL => Complex}/CMakeLists.txt | 0 .../include/mlir/Dialect/Complex/IR/CMakeLists.txt | 2 + mlir/include/mlir/Dialect/Complex/IR/Complex.h | 32 + .../include/mlir/Dialect/Complex/IR/ComplexBase.td | 23 + mlir/include/mlir/Dialect/Complex/IR/ComplexOps.td | 153 + mlir/include/mlir/InitAllDialects.h | 2 + mlir/lib/Conversion/CMakeLists.txt | 1 + mlir/lib/Conversion/ComplexToLLVM/CMakeLists.txt | 19 + .../lib/Conversion/ComplexToLLVM/ComplexToLLVM.cpp | 193 + mlir/lib/Conversion/PassDetail.h | 4 + mlir/lib/Dialect/Affine/Utils/Utils.cpp | 27 + mlir/lib/Dialect/CMakeLists.txt | 1 + .../PDL => lib/Dialect/Complex}/CMakeLists.txt | 0 mlir/lib/Dialect/Complex/IR/CMakeLists.txt | 14 + mlir/lib/Dialect/Complex/IR/ComplexDialect.cpp | 16 + mlir/lib/Dialect/Complex/IR/ComplexOps.cpp | 19 + mlir/lib/Dialect/Linalg/IR/LinalgOps.cpp | 4 +- mlir/lib/Dialect/Linalg/Transforms/CMakeLists.txt | 1 + mlir/lib/Dialect/Linalg/Transforms/Transforms.cpp | 33 +- mlir/lib/IR/AsmPrinter.cpp | 15 +- .../Conversion/ComplexToLLVM/convert-to-llvm.mlir | 61 + mlir/test/Dialect/Complex/ops.mlir | 24 + mlir/test/Dialect/Linalg/canonicalize.mlir | 53 + mlir/test/IR/locations.mlir | 14 + mlir/test/mlir-opt/commandline.mlir | 1 + runtimes/CMakeLists.txt | 15 +- 218 files changed, 316970 insertions(+), 274539 deletions(-) create mode 100644 clang/test/CodeGenCXX/debug-info-gline-tables-only-codeview.cpp create mode 100644 compiler-rt/lib/gwp_asan/tests/options.cpp create mode 100644 compiler-rt/tools/gwp_asan/options_parser_fuzzer.cpp create mode 100644 flang/test/Semantics/modfile39.f90 create mode 100644 llvm/test/CodeGen/PowerPC/legalize-invert-br_cc.ll create mode 100644 llvm/test/CodeGen/Thumb2/LowOverheadLoops/constbound.ll delete mode 100644 llvm/test/Other/new-pm-module-inliner-wrapper.ll create mode 100644 llvm/test/Transforms/InstCombine/select-safe-transforms.ll create mode 100644 llvm/test/Transforms/LoopStrengthReduce/callbr-critical-edge-sp [...] create mode 100644 llvm/test/Transforms/LoopStrengthReduce/callbr-critical-edge-sp [...] create mode 100644 llvm/test/Transforms/SimplifyCFG/switchToSelect-domtree-preserv [...] create mode 100644 llvm/test/Verifier/noalias_scope_decl.ll create mode 100644 mlir/include/mlir/Conversion/ComplexToLLVM/ComplexToLLVM.h copy mlir/include/mlir/Dialect/{PDL => Complex}/CMakeLists.txt (100%) create mode 100644 mlir/include/mlir/Dialect/Complex/IR/CMakeLists.txt create mode 100644 mlir/include/mlir/Dialect/Complex/IR/Complex.h create mode 100644 mlir/include/mlir/Dialect/Complex/IR/ComplexBase.td create mode 100644 mlir/include/mlir/Dialect/Complex/IR/ComplexOps.td create mode 100644 mlir/lib/Conversion/ComplexToLLVM/CMakeLists.txt create mode 100644 mlir/lib/Conversion/ComplexToLLVM/ComplexToLLVM.cpp copy mlir/{include/mlir/Dialect/PDL => lib/Dialect/Complex}/CMakeLists.txt (100%) create mode 100644 mlir/lib/Dialect/Complex/IR/CMakeLists.txt create mode 100644 mlir/lib/Dialect/Complex/IR/ComplexDialect.cpp create mode 100644 mlir/lib/Dialect/Complex/IR/ComplexOps.cpp create mode 100644 mlir/test/Conversion/ComplexToLLVM/convert-to-llvm.mlir create mode 100644 mlir/test/Dialect/Complex/ops.mlir -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 10 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-next-allnoconfig updated (0f952791 -> 250abd02)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-next-allnoconfig in repository toolchain/ci/base-artifacts. discards 0f952791 2: update: llvm-linux-qemu: 19 new 250abd02 2: update: llvm-linux-qemu: 19 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (0f952791) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-master-arm-n [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 110 +- 02-prepare_abe/console.log | 188 +- 03-build_llvm/console.log | 13738 +++++++++++++-------------- 04-build_linux/console.log | 666 +- 07-check_regression/console.log | 2 +- 07-check_regression/results.regressions | 6 +- 08-update_baseline/console.log | 132 +- 08-update_baseline/results.regressions | 6 +- console.log | 14836 +++++++++++++++--------------- jenkins/manifest.sh | 10 +- 10 files changed, 14845 insertions(+), 14849 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 10 months

[toolchain/ci/qemu] branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-next-allyesconfig updated (256af05f52 -> 825a215c00)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-next-allyesconfig in repository toolchain/ci/qemu. from 256af05f52 Merge remote-tracking branch 'remotes/philmd-gitlab/tags/mip [...] adds 89fbea8737 9pfs: Fully restart unreclaim loop (CVE-2021-20181) adds a968a38005 Merge remote-tracking branch 'remotes/gkurz-gitlab/tags/9p-n [...] adds e80be993b5 ui/gtk: don't try to redefine SI prefixes adds 0431e369b0 ui/gtk: rename variable window to widget adds 3c4b8f8310 ui/gtk: limit virtual console max update interval adds 0fdc99775c ui/gtk: expose gd_monitor_update_interval adds cab82424f6 ui/gtk: update monitor interval on egl displays adds 521534df57 vnc: fix unfinalized tlscreds for VncDisplay adds 7b5fa0b583 ui: add support for remote power control to VNC server adds 5f8679fe46 vnc: Fix a memleak in vnc_display_connect() adds b3c2de9cd5 vnc: move check into vnc_cursor_define adds 9e1632ad07 vnc: move initialization to framebuffer_update_request adds 763deea7e9 vnc: add support for extended desktop resize adds 7cb6b97300 Merge remote-tracking branch 'remotes/kraxel/tags/ui-2021011 [...] adds ef26632e3a sdlaudio: remove leftover SDL1.2 code adds ff69c481a2 audio: fix bit-rotted code adds 5a0926c23f sdlaudio: add -audiodev sdl,out.buffer-count option adds 14cefe14bb sdlaudio: don't start playback in init routine adds bcce2ea5f6 sdlaudio: always clear the sample buffer adds e02d178f78 sdlaudio: fill remaining sample buffer with silence adds ce31f099fb sdlaudio: replace legacy functions with modern ones adds a2893c8303 audio: split pcm_ops function get_buffer_in adds c2031dea89 sdlaudio: add recording functions adds 1d8549ad5e audio: break generic buffer dependency on mixing-engine adds bd37ede4eb sdlaudio: enable (in|out).mixing-engine=off adds 6fb0cd5054 audio: remove remaining unused plive code adds bea29e9f2e paaudio: avoid to clip samples multiple times adds e270c54826 paaudio: wait for PA_STREAM_READY in qpa_write() adds 7007cd3fc8 paaudio: wait until the playback stream is ready adds 521ce71425 paaudio: remove unneeded code adds cffd2fdf2c paaudio: comment bugs in functions qpa_init_* adds 00413ed9c2 paaudio: limit minreq to 75% of audio timer_rate adds d9a8b27a7e paaudio: send recorded data in smaller chunks adds 401dcf0540 dsoundaudio: replace GetForegroundWindow() adds 3c18e43179 dsoundaudio: rename dsound_open() adds 1157506161 dsoundaudio: enable f32 audio sample format adds 2d96a00587 dsoundaudio: fix log message adds 6c6886bd01 audio: Add braces for statements/fix braces' position adds 3c8de96c07 audio: Add spaces around operator/delete redundant spaces adds dcf10e4095 audio: foo* bar" should be "foo *bar". adds c60840c758 audio: Fix lines over 90 characters adds dea7d84fcf audio: Don't use '%#' in format strings adds 289db3c5a2 audio: Suspect code indent for conditional statements adds 8abf3feb4d audio: space prohibited between function name and parenthesis'(' adds 825a215c00 Merge remote-tracking branch 'remotes/kraxel/tags/audio-2021 [...] No new revisions were added by this update. Summary of changes: audio/alsaaudio.c | 18 ++- audio/audio.c | 74 +++++------- audio/audio_int.h | 2 + audio/audio_legacy.c | 3 +- audio/audio_template.h | 26 ++--- audio/audio_win_int.c | 73 ++++++++---- audio/coreaudio.c | 17 ++- audio/dsound_template.h | 2 +- audio/dsoundaudio.c | 56 +++++---- audio/jackaudio.c | 3 +- audio/noaudio.c | 1 + audio/ossaudio.c | 13 +-- audio/paaudio.c | 73 +++++++++--- audio/sdlaudio.c | 305 ++++++++++++++++++++++++++++++++++-------------- audio/spiceaudio.c | 1 + hw/9pfs/9p.c | 6 +- include/ui/gtk.h | 3 +- qapi/audio.json | 33 +++++- qemu-options.hx | 12 +- ui/gtk-egl.c | 3 + ui/gtk.c | 25 ++-- ui/vnc.c | 147 ++++++++++++++++++++--- ui/vnc.h | 15 +++ 23 files changed, 644 insertions(+), 267 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 10 months

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-next-allyesconfig updated (63999d751df -> e2559c3945a)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-next-allyesconfig in repository toolchain/ci/gcc. from 63999d751df arm: Implement vceqq_p64, vceqz_p64 and vceqzq_p64 intrinsics adds f9a577927eb IBM Z: Fix linking to libatomic in target test cases adds 7f6cdaa9a8d rtl-ssa: Fix a silly typo adds f2cc526f47a recog: Fix insn_change_watermark destructor adds 5a783f42d77 aarch64: Add a minipass for fusing CC insns [PR88836] adds 492b90f33df c++: Fix langspecs with -fsyntax-only [PR98591] adds 1ba71fabb78 preprocessor: Make quoting : [PR 95253] adds 7d0df0aeb67 i386: Use cpp_define_formatted for __SIZEOF_FLOAT80__ definition adds d3959070aa4 [PATCH] aarch64: Implement vmlsl[_high]* intrinsics using builtins adds 50dbced2f37 openmp: Change the way of building of reduction array type adds adb520606ce c-family: Improve MEM_REF printing for diagnostics [PR98597] adds a3128bf0128 bootstrap: fix failing diagnostic selftest on Windows [PR98696] adds aaec739250b testsuite: Add testcase coverage for already fixed [PR96671] adds c0194736b47 gcc.dg/analyzer tests: use __builtin_alloca, not alloca.h adds cd09079cfd5 c++: Fix list-init of array of no-copy type [PR63707] adds ad260343385 AArch64: Add NEON, SVE and SVE2 RTL patterns for Multiply, [...] adds 424deca72b6 c++: Fix copy elision for base initialization adds d75199f7823 c++: Avoid redundant copy in {} init [PR98642] adds e63c2161d09 drop -dumpbase-ext from producer string adds 5c046034e3e match.pd: Optimize (x < 0) ^ (y < 0) to (x ^ y) < 0 etc. [PR96681] adds 0425f4c1b63 match.pd: Generalize the PR64309 simplifications [PR96669] adds e1efa6af61a preprocessor: Make quoting : [PR 95253] adds 9beb6d88eff c++: Fix qualified array-type construction [PR 98538] adds b90e4a97419 fortran: Fixes a bug in ISO_Fortran_binding.c. adds c029fcb5680 Reset force_source_line in final.c adds f1ad419ebfd rs6000, vector integer multiply/divide/modulo instructions adds 2f7f0d32e74 Daily bump. adds 2c356f221bb libstdc++-v3: Add -fcf-protection=none to -march=i486 adds b673e7547fb cd_dce: Return TODO_update_address_taken from last cd_dce [ [...] adds e2559c3945a match.pd: Optimize ((cst << x) & 1) [PR96669] No new revisions were added by this update. Summary of changes: gcc/ChangeLog | 170 +++++++++ gcc/DATESTAMP | 2 +- gcc/Makefile.in | 7 + gcc/c-family/ChangeLog | 12 + gcc/c-family/c-pretty-print.c | 259 +++++++++++--- gcc/c/ChangeLog | 6 + gcc/c/c-typeck.c | 4 +- gcc/config.gcc | 2 +- gcc/config/aarch64/aarch64-cc-fusion.cc | 296 +++++++++++++++ gcc/config/aarch64/aarch64-passes.def | 1 + gcc/config/aarch64/aarch64-protos.h | 1 + gcc/config/aarch64/aarch64-simd-builtins.def | 8 + gcc/config/aarch64/aarch64-simd.md | 56 ++- gcc/config/aarch64/aarch64-sve.md | 56 +++ gcc/config/aarch64/aarch64-sve2.md | 42 +++ gcc/config/aarch64/arm_neon.h | 84 +---- gcc/config/aarch64/iterators.md | 109 +++++- gcc/config/aarch64/t-aarch64 | 6 + gcc/config/i386/i386-c.c | 9 +- gcc/config/rs6000/altivec.h | 4 + gcc/config/rs6000/altivec.md | 2 - gcc/config/rs6000/rs6000-builtin.def | 21 ++ gcc/config/rs6000/rs6000-call.c | 53 +++ gcc/config/rs6000/rs6000.md | 5 +- gcc/config/rs6000/vsx.md | 211 ++++++++--- gcc/cp/ChangeLog | 35 ++ gcc/cp/call.c | 145 ++++++-- gcc/cp/cp-tree.h | 3 +- gcc/cp/lang-specs.h | 40 ++- gcc/cp/tree.c | 18 +- gcc/cp/typeck2.c | 21 +- gcc/diagnostic.c | 12 +- gcc/doc/extend.texi | 120 +++++++ gcc/final.c | 1 + gcc/go/ChangeLog | 4 + gcc/match.pd | 46 ++- gcc/opts.c | 1 + gcc/passes.def | 8 +- gcc/recog.h | 8 +- gcc/rtl-ssa/functions.h | 2 +- gcc/rtl-ssa/member-fns.inl | 2 +- gcc/testsuite/ChangeLog | 156 ++++++++ gcc/testsuite/g++.dg/cpp0x/initlist-array13.C | 16 + gcc/testsuite/g++.dg/cpp1z/elide4.C | 24 ++ gcc/testsuite/g++.dg/cpp1z/elide5.C | 15 + gcc/testsuite/g++.dg/modules/dep-1_a.C | 4 +- gcc/testsuite/g++.dg/modules/dep-1_b.C | 4 +- gcc/testsuite/g++.dg/modules/dep-2.C | 6 +- gcc/testsuite/g++.dg/modules/pr98591.H | 3 + gcc/testsuite/g++.dg/template/pr98538.C | 18 + gcc/testsuite/gcc.dg/analyzer/alloca-leak.c | 4 +- gcc/testsuite/gcc.dg/analyzer/data-model-1.c | 5 +- gcc/testsuite/gcc.dg/analyzer/malloc-1.c | 3 +- gcc/testsuite/gcc.dg/analyzer/malloc-paths-8.c | 7 +- gcc/testsuite/gcc.dg/tree-ssa/pr96669-1.c | 59 +++ gcc/testsuite/gcc.dg/tree-ssa/pr96669-2.c | 30 ++ gcc/testsuite/gcc.dg/tree-ssa/pr96671-1.c | 51 +++ gcc/testsuite/gcc.dg/tree-ssa/pr96671-2.c | 51 +++ gcc/testsuite/gcc.dg/tree-ssa/pr96681.c | 35 ++ gcc/testsuite/gcc.dg/uninit-38.c | 80 ++--- gcc/testsuite/gcc.dg/uninit-40.c | 50 +++ .../gcc.target/aarch64/sve/acle/general/ldff1_8.c | 32 ++ gcc/testsuite/gcc.target/aarch64/sve/ptest_1.c | 10 + gcc/testsuite/gcc.target/i386/pr96271.c | 11 + .../gcc.target/powerpc/builtins-1-p10-runnable.c | 398 +++++++++++++++++++++ .../gcc.target/s390/md/atomic_exchange-1.c | 2 +- gcc/testsuite/gcc.target/s390/s390.exp | 4 + .../iso_fortran_binding_uint8_array.f90 | 11 + .../iso_fortran_binding_uint8_array_driver.c | 25 ++ gcc/tree-ssa-dce.c | 15 +- libatomic/ChangeLog | 9 + libcpp/ChangeLog | 5 + libcpp/mkdeps.c | 1 - libgfortran/ChangeLog | 6 + libgfortran/runtime/ISO_Fortran_binding.c | 3 +- libgomp/ChangeLog | 7 + libitm/ChangeLog | 7 + .../atomic_flag/test_and_set/explicit-hle.cc | 2 +- 78 files changed, 2744 insertions(+), 317 deletions(-) create mode 100644 gcc/config/aarch64/aarch64-cc-fusion.cc create mode 100644 gcc/testsuite/g++.dg/cpp0x/initlist-array13.C create mode 100644 gcc/testsuite/g++.dg/cpp1z/elide4.C create mode 100644 gcc/testsuite/g++.dg/cpp1z/elide5.C create mode 100644 gcc/testsuite/g++.dg/modules/pr98591.H create mode 100644 gcc/testsuite/g++.dg/template/pr98538.C create mode 100644 gcc/testsuite/gcc.dg/tree-ssa/pr96669-1.c create mode 100644 gcc/testsuite/gcc.dg/tree-ssa/pr96669-2.c create mode 100644 gcc/testsuite/gcc.dg/tree-ssa/pr96671-1.c create mode 100644 gcc/testsuite/gcc.dg/tree-ssa/pr96671-2.c create mode 100644 gcc/testsuite/gcc.dg/tree-ssa/pr96681.c create mode 100644 gcc/testsuite/gcc.dg/uninit-40.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/acle/general/ldff1_8.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/ptest_1.c create mode 100644 gcc/testsuite/gcc.target/i386/pr96271.c create mode 100644 gcc/testsuite/gcc.target/powerpc/builtins-1-p10-runnable.c create mode 100644 gcc/testsuite/gfortran.dg/iso_fortran_binding_uint8_array.f90 create mode 100644 gcc/testsuite/gfortran.dg/iso_fortran_binding_uint8_array_driver.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 10 months

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-next-allyesconfig updated (10f92414d6 -> 75a933f399)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-next-allyesconfig in repository toolchain/ci/binutils-gdb. from 10f92414d6 [gdb/testsuite] Fix gdb.fortran/array-slices.exp with -m32 adds 5a11fff005 gdb/tui: compare pointer to nullptr, not 0 adds e403a898b5 Automatic date update in version.in adds 1368b914e9 sim: testsuite: flatten tree adds eb6e6af8c1 PR26002 undefined symbol VER_NDX_GLOBAL vs. VER_NDX_LOCAL adds ad92f33d38 Tidy inflateEnd calls adds 68b007788a ld/x86: Add -z report-relative-reloc adds 75a933f399 ld/elf/x86: Don't compare IFUNC address in the shared object No new revisions were added by this update. Summary of changes: bfd/ChangeLog | 31 ++++++++++++++ bfd/compress.c | 3 +- bfd/elf-linker-x86.h | 3 ++ bfd/elf32-i386.c | 36 ++++++++++++++++ bfd/elf64-x86-64.c | 33 ++++++++++++++ bfd/elflink.c | 2 +- bfd/elfxx-x86.c | 50 +++++++++++++++++++++- bfd/elfxx-x86.h | 4 ++ bfd/version.h | 2 +- binutils/ChangeLog | 4 ++ binutils/readelf.c | 4 +- gdb/ChangeLog | 4 ++ gdb/tui/tui.c | 4 +- ld/ChangeLog | 34 +++++++++++++++ ld/NEWS | 3 ++ ld/emulparams/elf32_x86_64.sh | 1 + ld/emulparams/elf_i386.sh | 1 + ld/emulparams/elf_x86_64.sh | 1 + ld/emulparams/x86-report-relative.sh | 11 +++++ ld/ld.texi | 4 ++ ld/testsuite/ld-elfvers/vers16.dsym | 2 +- ld/testsuite/ld-elfvers/vers6.dsym | 2 +- ld/testsuite/ld-i386/i386.exp | 1 + ld/testsuite/ld-i386/report-reloc-1.d | 10 +++++ ld/testsuite/ld-i386/report-reloc-1.l | 2 + ld/testsuite/ld-i386/report-reloc-1.s | 12 ++++++ ld/testsuite/ld-ifunc/ifunc.exp | 22 +--------- ld/testsuite/ld-ifunc/pr23169a.c | 2 +- ld/testsuite/ld-x86-64/report-reloc-1-x32.d | 10 +++++ ld/testsuite/ld-x86-64/report-reloc-1.d | 10 +++++ ld/testsuite/ld-x86-64/report-reloc-1.l | 2 + ld/testsuite/ld-x86-64/report-reloc-1.s | 12 ++++++ ld/testsuite/ld-x86-64/x86-64.exp | 2 + sim/testsuite/ChangeLog | 5 +++ sim/testsuite/Makefile.in | 1 - sim/testsuite/{sim => }/aarch64/ChangeLog | 0 sim/testsuite/{sim => }/aarch64/adds.s | 0 sim/testsuite/{sim => }/aarch64/addv.s | 0 sim/testsuite/{sim => }/aarch64/allinsn.exp | 0 sim/testsuite/{sim => }/aarch64/bit.s | 0 sim/testsuite/{sim => }/aarch64/cmtst.s | 0 sim/testsuite/{sim => }/aarch64/cnt.s | 0 sim/testsuite/{sim => }/aarch64/fcmXX.s | 0 sim/testsuite/{sim => }/aarch64/fcmp.s | 0 sim/testsuite/{sim => }/aarch64/fcsel.s | 0 sim/testsuite/{sim => }/aarch64/fcvtl.s | 0 sim/testsuite/{sim => }/aarch64/fcvtz.s | 0 sim/testsuite/{sim => }/aarch64/fminnm.s | 0 sim/testsuite/{sim => }/aarch64/fstur.s | 0 sim/testsuite/{sim => }/aarch64/ldn_multiple.s | 0 sim/testsuite/{sim => }/aarch64/ldn_single.s | 0 sim/testsuite/{sim => }/aarch64/ldnr.s | 0 sim/testsuite/{sim => }/aarch64/mla.s | 0 sim/testsuite/{sim => }/aarch64/mls.s | 0 sim/testsuite/{sim => }/aarch64/mul.s | 0 sim/testsuite/{sim => }/aarch64/pass.s | 0 sim/testsuite/{sim => }/aarch64/stn_multiple.s | 0 sim/testsuite/{sim => }/aarch64/stn_single.s | 0 sim/testsuite/{sim => }/aarch64/sumov.s | 0 sim/testsuite/{sim => }/aarch64/sumulh.s | 0 sim/testsuite/{sim => }/aarch64/tbnz.s | 0 sim/testsuite/{sim => }/aarch64/testutils.inc | 0 sim/testsuite/{sim => }/aarch64/uzp.s | 0 sim/testsuite/{sim => }/aarch64/xtl.s | 0 sim/testsuite/{sim => }/aarch64/xtn.s | 0 sim/testsuite/{sim => }/arm/ChangeLog | 0 sim/testsuite/{sim => }/arm/adc.cgs | 0 sim/testsuite/{sim => }/arm/add.cgs | 0 sim/testsuite/{sim => }/arm/allinsn.exp | 0 sim/testsuite/{sim => }/arm/and.cgs | 0 sim/testsuite/{sim => }/arm/b.cgs | 0 sim/testsuite/{sim => }/arm/bic.cgs | 0 sim/testsuite/{sim => }/arm/bl.cgs | 0 sim/testsuite/{sim => }/arm/bx.cgs | 0 sim/testsuite/{sim => }/arm/cmn.cgs | 0 sim/testsuite/{sim => }/arm/cmp.cgs | 0 sim/testsuite/{sim => }/arm/eor.cgs | 0 sim/testsuite/{sim => }/arm/hello.ms | 0 sim/testsuite/{sim => }/arm/iwmmxt/iwmmxt.exp | 0 sim/testsuite/{sim => }/arm/iwmmxt/tbcst.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/testutils.inc | 0 sim/testsuite/{sim => }/arm/iwmmxt/textrm.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/tinsr.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/tmia.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/tmiaph.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/tmiaxy.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/tmovmsk.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wacc.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wadd.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/waligni.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/walignr.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wand.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wandn.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wavg2.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wcmpeq.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wcmpgt.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wmac.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wmadd.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wmax.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wmin.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wmov.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wmul.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wor.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wpack.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wror.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wsad.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wshufh.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wsll.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wsra.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wsrl.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wsub.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wunpckeh.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wunpckel.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wunpckih.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wunpckil.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wxor.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wzero.cgs | 0 sim/testsuite/{sim => }/arm/ldm.cgs | 0 sim/testsuite/{sim => }/arm/ldr.cgs | 0 sim/testsuite/{sim => }/arm/ldrb.cgs | 0 sim/testsuite/{sim => }/arm/ldrh.cgs | 0 sim/testsuite/{sim => }/arm/ldrsb.cgs | 0 sim/testsuite/{sim => }/arm/ldrsh.cgs | 0 sim/testsuite/{sim => }/arm/misaligned1.ms | 0 sim/testsuite/{sim => }/arm/misaligned2.ms | 0 sim/testsuite/{sim => }/arm/misaligned3.ms | 0 sim/testsuite/{sim => }/arm/misc.exp | 0 sim/testsuite/{sim => }/arm/mla.cgs | 0 sim/testsuite/{sim => }/arm/mov.cgs | 0 sim/testsuite/{sim => }/arm/movw-movt.ms | 0 sim/testsuite/{sim => }/arm/mrs.cgs | 0 sim/testsuite/{sim => }/arm/msr.cgs | 0 sim/testsuite/{sim => }/arm/mul.cgs | 0 sim/testsuite/{sim => }/arm/mvn.cgs | 0 sim/testsuite/{sim => }/arm/orr.cgs | 0 sim/testsuite/{sim => }/arm/rsb.cgs | 0 sim/testsuite/{sim => }/arm/rsc.cgs | 0 sim/testsuite/{sim => }/arm/sbc.cgs | 0 sim/testsuite/{sim => }/arm/smlal.cgs | 0 sim/testsuite/{sim => }/arm/smull.cgs | 0 sim/testsuite/{sim => }/arm/stm.cgs | 0 sim/testsuite/{sim => }/arm/str.cgs | 0 sim/testsuite/{sim => }/arm/strb.cgs | 0 sim/testsuite/{sim => }/arm/strh.cgs | 0 sim/testsuite/{sim => }/arm/sub.cgs | 0 sim/testsuite/{sim => }/arm/swi.cgs | 0 sim/testsuite/{sim => }/arm/swp.cgs | 0 sim/testsuite/{sim => }/arm/swpb.cgs | 0 sim/testsuite/{sim => }/arm/teq.cgs | 0 sim/testsuite/{sim => }/arm/testutils.inc | 0 sim/testsuite/{sim => }/arm/thumb/adc.cgs | 0 sim/testsuite/{sim => }/arm/thumb/add-hd-hs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/add-hd-rs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/add-rd-hs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/add-sp.cgs | 0 sim/testsuite/{sim => }/arm/thumb/add.cgs | 0 sim/testsuite/{sim => }/arm/thumb/addi.cgs | 0 sim/testsuite/{sim => }/arm/thumb/addi8.cgs | 0 sim/testsuite/{sim => }/arm/thumb/allthumb.exp | 0 sim/testsuite/{sim => }/arm/thumb/and.cgs | 0 sim/testsuite/{sim => }/arm/thumb/asr.cgs | 0 sim/testsuite/{sim => }/arm/thumb/b.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bcc.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bcs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/beq.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bge.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bgt.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bhi.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bic.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bl-hi.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bl-lo.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ble.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bls.cgs | 0 sim/testsuite/{sim => }/arm/thumb/blt.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bmi.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bne.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bpl.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bvc.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bvs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bx-hs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bx-rs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/cmn.cgs | 0 sim/testsuite/{sim => }/arm/thumb/cmp-hd-hs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/cmp-hd-rs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/cmp-rd-hs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/cmp.cgs | 0 sim/testsuite/{sim => }/arm/thumb/eor.cgs | 0 sim/testsuite/{sim => }/arm/thumb/lda-pc.cgs | 0 sim/testsuite/{sim => }/arm/thumb/lda-sp.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ldmia.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ldr-imm.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ldr-pc.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ldr-sprel.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ldr.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ldrb-imm.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ldrb.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ldrh-imm.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ldrh.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ldsb.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ldsh.cgs | 0 sim/testsuite/{sim => }/arm/thumb/lsl.cgs | 0 sim/testsuite/{sim => }/arm/thumb/lsr.cgs | 0 sim/testsuite/{sim => }/arm/thumb/mov-hd-hs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/mov-hd-rs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/mov-rd-hs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/mov.cgs | 0 sim/testsuite/{sim => }/arm/thumb/mul.cgs | 0 sim/testsuite/{sim => }/arm/thumb/mvn.cgs | 0 sim/testsuite/{sim => }/arm/thumb/neg.cgs | 0 sim/testsuite/{sim => }/arm/thumb/orr.cgs | 0 sim/testsuite/{sim => }/arm/thumb/pop-pc.cgs | 0 sim/testsuite/{sim => }/arm/thumb/pop.cgs | 0 sim/testsuite/{sim => }/arm/thumb/push-lr.cgs | 0 sim/testsuite/{sim => }/arm/thumb/push.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ror.cgs | 0 sim/testsuite/{sim => }/arm/thumb/sbc.cgs | 0 sim/testsuite/{sim => }/arm/thumb/stmia.cgs | 0 sim/testsuite/{sim => }/arm/thumb/str-imm.cgs | 0 sim/testsuite/{sim => }/arm/thumb/str-sprel.cgs | 0 sim/testsuite/{sim => }/arm/thumb/str.cgs | 0 sim/testsuite/{sim => }/arm/thumb/strb-imm.cgs | 0 sim/testsuite/{sim => }/arm/thumb/strb.cgs | 0 sim/testsuite/{sim => }/arm/thumb/strh-imm.cgs | 0 sim/testsuite/{sim => }/arm/thumb/strh.cgs | 0 sim/testsuite/{sim => }/arm/thumb/sub-sp.cgs | 0 sim/testsuite/{sim => }/arm/thumb/sub.cgs | 0 sim/testsuite/{sim => }/arm/thumb/subi.cgs | 0 sim/testsuite/{sim => }/arm/thumb/subi8.cgs | 0 sim/testsuite/{sim => }/arm/thumb/swi.cgs | 0 sim/testsuite/{sim => }/arm/thumb/testutils.inc | 0 sim/testsuite/{sim => }/arm/thumb/tst.cgs | 0 sim/testsuite/{sim => }/arm/tst.cgs | 0 sim/testsuite/{sim => }/arm/umlal.cgs | 0 sim/testsuite/{sim => }/arm/umull.cgs | 0 sim/testsuite/{sim => }/arm/xscale/blx.cgs | 0 sim/testsuite/{sim => }/arm/xscale/mia.cgs | 0 sim/testsuite/{sim => }/arm/xscale/miaph.cgs | 0 sim/testsuite/{sim => }/arm/xscale/miaxy.cgs | 0 sim/testsuite/{sim => }/arm/xscale/mra.cgs | 0 sim/testsuite/{sim => }/arm/xscale/testutils.inc | 0 sim/testsuite/{sim => }/arm/xscale/xscale.exp | 0 sim/testsuite/{sim => }/avr/ChangeLog | 0 sim/testsuite/{sim => }/avr/allinsn.exp | 0 sim/testsuite/{sim => }/avr/pass.s | 0 sim/testsuite/{sim => }/avr/testutils.inc | 0 sim/testsuite/{sim => }/bfin/.gitignore | 0 sim/testsuite/{sim => }/bfin/10272_small.s | 0 sim/testsuite/{sim => }/bfin/10436.s | 0 sim/testsuite/{sim => }/bfin/10622.s | 0 sim/testsuite/{sim => }/bfin/10742.s | 0 sim/testsuite/{sim => }/bfin/10799.s | 0 sim/testsuite/{sim => }/bfin/11080.s | 0 sim/testsuite/{sim => }/bfin/7641.s | 0 sim/testsuite/{sim => }/bfin/ChangeLog | 0 sim/testsuite/{sim => }/bfin/PN_generator.s | 0 sim/testsuite/{sim => }/bfin/a0.s | 0 sim/testsuite/{sim => }/bfin/a0shift.S | 0 sim/testsuite/{sim => }/bfin/a1.s | 0 sim/testsuite/{sim => }/bfin/a10.s | 0 sim/testsuite/{sim => }/bfin/a11.S | 0 sim/testsuite/{sim => }/bfin/a12.s | 0 sim/testsuite/{sim => }/bfin/a2.s | 0 sim/testsuite/{sim => }/bfin/a20.S | 0 sim/testsuite/{sim => }/bfin/a21.s | 0 sim/testsuite/{sim => }/bfin/a22.s | 0 sim/testsuite/{sim => }/bfin/a23.s | 0 sim/testsuite/{sim => }/bfin/a24.s | 0 sim/testsuite/{sim => }/bfin/a25.s | 0 sim/testsuite/{sim => }/bfin/a26.s | 0 sim/testsuite/{sim => }/bfin/a3.s | 0 sim/testsuite/{sim => }/bfin/a30.s | 0 sim/testsuite/{sim => }/bfin/a4.s | 0 sim/testsuite/{sim => }/bfin/a5.s | 0 sim/testsuite/{sim => }/bfin/a6.s | 0 sim/testsuite/{sim => }/bfin/a7.s | 0 sim/testsuite/{sim => }/bfin/a8.s | 0 sim/testsuite/{sim => }/bfin/a9.s | 0 sim/testsuite/{sim => }/bfin/abs-2.S | 0 sim/testsuite/{sim => }/bfin/abs-3.S | 0 sim/testsuite/{sim => }/bfin/abs-4.S | 0 sim/testsuite/{sim => }/bfin/abs.S | 0 sim/testsuite/{sim => }/bfin/abs_acc.s | 0 sim/testsuite/{sim => }/bfin/acc-rot.s | 0 sim/testsuite/{sim => }/bfin/acp5_19.s | 0 sim/testsuite/{sim => }/bfin/acp5_4.s | 0 sim/testsuite/{sim => }/bfin/add_imm7.s | 0 sim/testsuite/{sim => }/bfin/add_shift.S | 0 sim/testsuite/{sim => }/bfin/add_sub_acc.s | 0 sim/testsuite/{sim => }/bfin/addsub_flags.S | 0 sim/testsuite/{sim => }/bfin/algnbug1.s | 0 sim/testsuite/{sim => }/bfin/algnbug2.s | 0 sim/testsuite/{sim => }/bfin/allinsn.exp | 0 sim/testsuite/{sim => }/bfin/argc.c | 0 sim/testsuite/{sim => }/bfin/ashift.s | 0 sim/testsuite/{sim => }/bfin/ashift_flags.s | 0 sim/testsuite/{sim => }/bfin/ashift_left.s | 0 sim/testsuite/{sim => }/bfin/b0.S | 0 sim/testsuite/{sim => }/bfin/b1.s | 0 sim/testsuite/{sim => }/bfin/b2.S | 0 sim/testsuite/{sim => }/bfin/brcc.s | 0 sim/testsuite/{sim => }/bfin/brevadd.s | 0 sim/testsuite/{sim => }/bfin/byteop16m.s | 0 sim/testsuite/{sim => }/bfin/byteop16p.s | 0 sim/testsuite/{sim => }/bfin/byteop1p.s | 0 sim/testsuite/{sim => }/bfin/byteop2p.s | 0 sim/testsuite/{sim => }/bfin/byteop3p.s | 0 sim/testsuite/{sim => }/bfin/byteunpack.s | 0 .../{sim => }/bfin/c_alu2op_arith_r_sft.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_conv_b.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_conv_h.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_conv_mix.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_conv_neg.s | 0 .../{sim => }/bfin/c_alu2op_conv_toggle.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_conv_xb.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_conv_xh.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_divq.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_divs.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_log_l_sft.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_log_r_sft.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_shadd_1.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_shadd_2.s | 0 sim/testsuite/{sim => }/bfin/c_br_preg_killed_ac.s | 0 .../{sim => }/bfin/c_br_preg_killed_ex1.s | 0 sim/testsuite/{sim => }/bfin/c_br_preg_stall_ac.s | 0 sim/testsuite/{sim => }/bfin/c_br_preg_stall_ex1.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_bp1.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_bp2.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_bp3.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_bp4.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_brf_bp.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_brf_brt_bp.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_brf_brt_nbp.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_brf_fbkwd.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_brf_nbp.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_brt_bp.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_brt_nbp.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_kills_dhits.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_kills_dmiss.s | 0 sim/testsuite/{sim => }/bfin/c_cactrl_iflush_pr.s | 0 .../{sim => }/bfin/c_cactrl_iflush_pr_pp.s | 0 sim/testsuite/{sim => }/bfin/c_calla_ljump.s | 0 sim/testsuite/{sim => }/bfin/c_calla_subr.s | 0 sim/testsuite/{sim => }/bfin/c_cc2dreg.s | 0 sim/testsuite/{sim => }/bfin/c_cc2stat_cc_ac.S | 0 sim/testsuite/{sim => }/bfin/c_cc2stat_cc_an.s | 0 sim/testsuite/{sim => }/bfin/c_cc2stat_cc_aq.s | 0 sim/testsuite/{sim => }/bfin/c_cc2stat_cc_av0.S | 0 sim/testsuite/{sim => }/bfin/c_cc2stat_cc_av1.S | 0 sim/testsuite/{sim => }/bfin/c_cc2stat_cc_az.s | 0 .../{sim => }/bfin/c_cc_flag_ccmv_depend.S | 0 .../{sim => }/bfin/c_cc_flagdreg_mvbrsft.s | 0 .../{sim => }/bfin/c_cc_flagdreg_mvbrsft_s1.s | 0 .../{sim => }/bfin/c_cc_flagdreg_mvbrsft_sn.s | 0 .../{sim => }/bfin/c_cc_regmvlogi_mvbrsft.s | 0 .../{sim => }/bfin/c_cc_regmvlogi_mvbrsft_s1.s | 0 .../{sim => }/bfin/c_cc_regmvlogi_mvbrsft_sn.S | 0 sim/testsuite/{sim => }/bfin/c_ccflag_a0a1.S | 0 sim/testsuite/{sim => }/bfin/c_ccflag_dr_dr.s | 0 sim/testsuite/{sim => }/bfin/c_ccflag_dr_dr_uu.s | 0 sim/testsuite/{sim => }/bfin/c_ccflag_dr_imm3.s | 0 sim/testsuite/{sim => }/bfin/c_ccflag_dr_imm3_uu.s | 0 sim/testsuite/{sim => }/bfin/c_ccflag_pr_imm3.s | 0 sim/testsuite/{sim => }/bfin/c_ccflag_pr_imm3_uu.s | 0 sim/testsuite/{sim => }/bfin/c_ccflag_pr_pr.s | 0 sim/testsuite/{sim => }/bfin/c_ccflag_pr_pr_uu.s | 0 sim/testsuite/{sim => }/bfin/c_ccmv_cc_dr_dr.s | 0 sim/testsuite/{sim => }/bfin/c_ccmv_cc_dr_pr.s | 0 sim/testsuite/{sim => }/bfin/c_ccmv_cc_pr_pr.s | 0 sim/testsuite/{sim => }/bfin/c_ccmv_ncc_dr_dr.s | 0 sim/testsuite/{sim => }/bfin/c_ccmv_ncc_dr_pr.s | 0 sim/testsuite/{sim => }/bfin/c_ccmv_ncc_pr_pr.s | 0 sim/testsuite/{sim => }/bfin/c_comp3op_dr_and_dr.s | 0 .../{sim => }/bfin/c_comp3op_dr_minus_dr.s | 0 sim/testsuite/{sim => }/bfin/c_comp3op_dr_mix.s | 0 sim/testsuite/{sim => }/bfin/c_comp3op_dr_or_dr.s | 0 .../{sim => }/bfin/c_comp3op_dr_plus_dr.s | 0 sim/testsuite/{sim => }/bfin/c_comp3op_dr_xor_dr.s | 0 .../{sim => }/bfin/c_comp3op_pr_plus_pr_sh1.s | 0 .../{sim => }/bfin/c_comp3op_pr_plus_pr_sh2.s | 0 .../{sim => }/bfin/c_compi2opd_dr_add_i7_n.s | 0 .../{sim => }/bfin/c_compi2opd_dr_add_i7_p.s | 0 .../{sim => }/bfin/c_compi2opd_dr_eq_i7_n.s | 0 .../{sim => }/bfin/c_compi2opd_dr_eq_i7_p.s | 0 sim/testsuite/{sim => }/bfin/c_compi2opd_flags.S | 0 sim/testsuite/{sim => }/bfin/c_compi2opd_flags_2.S | 0 .../{sim => }/bfin/c_compi2opp_pr_add_i7_n.s | 0 .../{sim => }/bfin/c_compi2opp_pr_add_i7_p.s | 0 .../{sim => }/bfin/c_compi2opp_pr_eq_i7_n.s | 0 .../{sim => }/bfin/c_compi2opp_pr_eq_i7_p.s | 0 .../{sim => }/bfin/c_dagmodik_lnz_imgebl.s | 0 .../{sim => }/bfin/c_dagmodik_lnz_imltbl.s | 0 .../{sim => }/bfin/c_dagmodik_lz_inc_dec.s | 0 .../{sim => }/bfin/c_dagmodim_lnz_imgebl.s | 0 .../{sim => }/bfin/c_dagmodim_lnz_imltbl.s | 0 .../{sim => }/bfin/c_dagmodim_lz_inc_dec.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_a0_pm_a1.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_a0a1s.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_a_abs_a.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_a_neg_a.s | 0 .../{sim => }/bfin/c_dsp32alu_aa_absabs.s | 0 .../{sim => }/bfin/c_dsp32alu_aa_negneg.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_abs.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_absabs.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_alhwx.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_awx.s | 0 .../{sim => }/bfin/c_dsp32alu_byteop1ew.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_byteop2.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_byteop3.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_bytepack.s | 0 .../{sim => }/bfin/c_dsp32alu_byteunpack.s | 0 .../{sim => }/bfin/c_dsp32alu_disalnexcpt.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_max.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_maxmax.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_min.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_minmin.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_mix.s | 0 .../{sim => }/bfin/c_dsp32alu_r_lh_a0pa1.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_r_negneg.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rh_m.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rh_p.s | 0 .../{sim => }/bfin/c_dsp32alu_rh_rnd12_m.s | 0 .../{sim => }/bfin/c_dsp32alu_rh_rnd12_p.s | 0 .../{sim => }/bfin/c_dsp32alu_rh_rnd20_m.s | 0 .../{sim => }/bfin/c_dsp32alu_rh_rnd20_p.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rl_m.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rl_p.s | 0 .../{sim => }/bfin/c_dsp32alu_rl_rnd12_m.s | 0 .../{sim => }/bfin/c_dsp32alu_rl_rnd12_p.s | 0 .../{sim => }/bfin/c_dsp32alu_rl_rnd20_m.s | 0 .../{sim => }/bfin/c_dsp32alu_rl_rnd20_p.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rlh_rnd.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rm.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rmm.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rmp.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rp.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rpm.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rpp.s | 0 .../{sim => }/bfin/c_dsp32alu_rr_lph_a1a0.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rrpm.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rrpm_aa.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rrpmmp.s | 0 .../{sim => }/bfin/c_dsp32alu_rrpmmp_sft.s | 0 .../{sim => }/bfin/c_dsp32alu_rrpmmp_sft_x.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rrppmm.s | 0 .../{sim => }/bfin/c_dsp32alu_rrppmm_sft.s | 0 .../{sim => }/bfin/c_dsp32alu_rrppmm_sft_x.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_saa.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_sat_aa.S | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_search.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_sgn.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_a1a0.s | 0 .../{sim => }/bfin/c_dsp32mac_a1a0_iuw32.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_a1a0_m.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_i.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_ih.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_is.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_iu.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_m.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_s.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_t.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_tu.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_u.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_i.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_ih.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_is.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_iu.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_m.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_s.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_t.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_tu.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_u.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1a0.s | 0 .../{sim => }/bfin/c_dsp32mac_dr_a1a0_iutsh.s | 0 .../{sim => }/bfin/c_dsp32mac_dr_a1a0_m.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_mix.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a0.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a0_i.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a0_is.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a0_m.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a0_s.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a0_u.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a1_i.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a1_is.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a1_m.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a1_s.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a1_u.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a1a0.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a1a0_i.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a1a0_is.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a1a0_m.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a1a0_s.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a1a0_u.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_mix.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_i.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_ih.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_is.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_iu.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_m.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_m_i.s | 0 .../{sim => }/bfin/c_dsp32mult_dr_m_iutsh.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_m_s.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_m_t.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_m_u.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_mix.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_s.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_t.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_tu.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_u.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_pair.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_i.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_is.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_m.s | 0 .../{sim => }/bfin/c_dsp32mult_pair_m_i.s | 0 .../{sim => }/bfin/c_dsp32mult_pair_m_is.s | 0 .../{sim => }/bfin/c_dsp32mult_pair_m_s.s | 0 .../{sim => }/bfin/c_dsp32mult_pair_m_u.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_s.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_u.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_a0alr.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_af.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_af_s.s | 0 .../{sim => }/bfin/c_dsp32shift_ahalf_ln.s | 0 .../{sim => }/bfin/c_dsp32shift_ahalf_ln_s.s | 0 .../{sim => }/bfin/c_dsp32shift_ahalf_lp.s | 0 .../{sim => }/bfin/c_dsp32shift_ahalf_lp_s.s | 0 .../{sim => }/bfin/c_dsp32shift_ahalf_rn.s | 0 .../{sim => }/bfin/c_dsp32shift_ahalf_rn_s.s | 0 .../{sim => }/bfin/c_dsp32shift_ahalf_rp.s | 0 .../{sim => }/bfin/c_dsp32shift_ahalf_rp_s.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_ahh.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_ahh_s.s | 0 .../{sim => }/bfin/c_dsp32shift_align16.s | 0 .../{sim => }/bfin/c_dsp32shift_align24.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_align8.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_amix.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_bitmux.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_bxor.s | 0 .../{sim => }/bfin/c_dsp32shift_expadj_h.s | 0 .../{sim => }/bfin/c_dsp32shift_expadj_l.s | 0 .../{sim => }/bfin/c_dsp32shift_expadj_r.s | 0 .../{sim => }/bfin/c_dsp32shift_expexp_r.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_fdepx.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_fextx.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_lf.s | 0 .../{sim => }/bfin/c_dsp32shift_lhalf_ln.s | 0 .../{sim => }/bfin/c_dsp32shift_lhalf_lp.s | 0 .../{sim => }/bfin/c_dsp32shift_lhalf_rn.s | 0 .../{sim => }/bfin/c_dsp32shift_lhalf_rp.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_lhh.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_lmix.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_ones.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_pack.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_rot.s | 0 .../{sim => }/bfin/c_dsp32shift_rot_mix.s | 0 .../{sim => }/bfin/c_dsp32shift_signbits_r.s | 0 .../{sim => }/bfin/c_dsp32shift_signbits_rh.s | 0 .../{sim => }/bfin/c_dsp32shift_signbits_rl.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_vmax.s | 0 .../{sim => }/bfin/c_dsp32shift_vmaxvmax.s | 0 .../{sim => }/bfin/c_dsp32shiftim_a0alr.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shiftim_af.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shiftim_af_s.s | 0 .../{sim => }/bfin/c_dsp32shiftim_ahalf_ln.s | 0 .../{sim => }/bfin/c_dsp32shiftim_ahalf_ln_s.s | 0 .../{sim => }/bfin/c_dsp32shiftim_ahalf_lp.s | 0 .../{sim => }/bfin/c_dsp32shiftim_ahalf_lp_s.s | 0 .../{sim => }/bfin/c_dsp32shiftim_ahalf_rn.s | 0 .../{sim => }/bfin/c_dsp32shiftim_ahalf_rn_s.s | 0 .../{sim => }/bfin/c_dsp32shiftim_ahalf_rp.s | 0 .../{sim => }/bfin/c_dsp32shiftim_ahalf_rp_s.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shiftim_ahh.s | 0 .../{sim => }/bfin/c_dsp32shiftim_ahh_s.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shiftim_amix.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shiftim_lf.s | 0 .../{sim => }/bfin/c_dsp32shiftim_lhalf_ln.s | 0 .../{sim => }/bfin/c_dsp32shiftim_lhalf_lp.s | 0 .../{sim => }/bfin/c_dsp32shiftim_lhalf_rn.s | 0 .../{sim => }/bfin/c_dsp32shiftim_lhalf_rp.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shiftim_lhh.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shiftim_lmix.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shiftim_rot.s | 0 sim/testsuite/{sim => }/bfin/c_dspldst_ld_dr_i.s | 0 sim/testsuite/{sim => }/bfin/c_dspldst_ld_dr_ipp.s | 0 .../{sim => }/bfin/c_dspldst_ld_dr_ippm.s | 0 sim/testsuite/{sim => }/bfin/c_dspldst_ld_drhi_i.s | 0 .../{sim => }/bfin/c_dspldst_ld_drhi_ipp.s | 0 sim/testsuite/{sim => }/bfin/c_dspldst_ld_drlo_i.s | 0 .../{sim => }/bfin/c_dspldst_ld_drlo_ipp.s | 0 sim/testsuite/{sim => }/bfin/c_dspldst_st_dr_i.s | 0 sim/testsuite/{sim => }/bfin/c_dspldst_st_dr_ipp.s | 0 .../{sim => }/bfin/c_dspldst_st_dr_ippm.s | 0 sim/testsuite/{sim => }/bfin/c_dspldst_st_drhi_i.s | 0 .../{sim => }/bfin/c_dspldst_st_drhi_ipp.s | 0 sim/testsuite/{sim => }/bfin/c_dspldst_st_drlo_i.s | 0 .../{sim => }/bfin/c_dspldst_st_drlo_ipp.s | 0 sim/testsuite/{sim => }/bfin/c_except_illopcode.S | 0 sim/testsuite/{sim => }/bfin/c_except_sys_sstep.S | 0 sim/testsuite/{sim => }/bfin/c_except_user_mode.S | 0 sim/testsuite/{sim => }/bfin/c_interr_disable.S | 0 .../{sim => }/bfin/c_interr_disable_enable.S | 0 sim/testsuite/{sim => }/bfin/c_interr_excpt.S | 0 .../{sim => }/bfin/c_interr_loopsetup_stld.S | 0 sim/testsuite/{sim => }/bfin/c_interr_nested.S | 0 sim/testsuite/{sim => }/bfin/c_interr_nmi.S | 0 sim/testsuite/{sim => }/bfin/c_interr_pending.S | 0 sim/testsuite/{sim => }/bfin/c_interr_pending_2.S | 0 sim/testsuite/{sim => }/bfin/c_interr_timer.S | 0 .../{sim => }/bfin/c_interr_timer_reload.S | 0 .../{sim => }/bfin/c_interr_timer_tcount.S | 0 .../{sim => }/bfin/c_interr_timer_tscale.S | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_dreg.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_drhi.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_drlo.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_h_dr.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_h_ibml.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_h_pr.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_l_dr.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_l_ibml.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_l_pr.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_lz_dr.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_lz_ibml.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_lz_pr.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_lzhi_dr.s | 0 .../{sim => }/bfin/c_ldimmhalf_lzhi_ibml.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_lzhi_pr.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_pibml.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_b.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_h.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_mm.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_mm_b.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_mm_h.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_mm_xb.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_mm_xh.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_pp.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_pp_b.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_pp_h.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_pp_xb.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_pp_xh.s | 0 .../{sim => }/bfin/c_ldst_ld_d_p_ppmm_hbx.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_xb.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_xh.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_p_p.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_p_p_mm.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_p_p_pp.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_d.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_b.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_h.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_mm.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_mm_b.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_mm_h.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_pp.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_pp_b.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_pp_h.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_p.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_p_mm.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_p_pp.s | 0 sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_dr_b.s | 0 sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_dr_h.s | 0 sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_dr_xb.s | 0 sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_dr_xh.s | 0 sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_dreg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_preg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstidxl_st_dr_b.s | 0 sim/testsuite/{sim => }/bfin/c_ldstidxl_st_dr_h.s | 0 sim/testsuite/{sim => }/bfin/c_ldstidxl_st_dreg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstidxl_st_preg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstii_ld_dr_h.s | 0 sim/testsuite/{sim => }/bfin/c_ldstii_ld_dr_xh.s | 0 sim/testsuite/{sim => }/bfin/c_ldstii_ld_dreg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstii_ld_preg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstii_st_dr_h.s | 0 sim/testsuite/{sim => }/bfin/c_ldstii_st_dreg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstii_st_preg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstiifp_ld_dreg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstiifp_ld_preg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstiifp_st_dreg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstiifp_st_preg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstpmod_ld_dr_hi.s | 0 sim/testsuite/{sim => }/bfin/c_ldstpmod_ld_dr_lo.s | 0 sim/testsuite/{sim => }/bfin/c_ldstpmod_ld_dreg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstpmod_ld_h_xh.s | 0 sim/testsuite/{sim => }/bfin/c_ldstpmod_ld_lohi.s | 0 sim/testsuite/{sim => }/bfin/c_ldstpmod_st_dr_hi.s | 0 sim/testsuite/{sim => }/bfin/c_ldstpmod_st_dr_lo.s | 0 sim/testsuite/{sim => }/bfin/c_ldstpmod_st_dreg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstpmod_st_lohi.s | 0 sim/testsuite/{sim => }/bfin/c_linkage.s | 0 .../{sim => }/bfin/c_logi2op_alshft_mix.s | 0 .../{sim => }/bfin/c_logi2op_arith_shft.s | 0 sim/testsuite/{sim => }/bfin/c_logi2op_bitclr.s | 0 sim/testsuite/{sim => }/bfin/c_logi2op_bitset.s | 0 sim/testsuite/{sim => }/bfin/c_logi2op_bittgl.s | 0 sim/testsuite/{sim => }/bfin/c_logi2op_bittst.s | 0 .../{sim => }/bfin/c_logi2op_log_l_shft.s | 0 .../{sim => }/bfin/c_logi2op_log_l_shft_astat.S | 0 .../{sim => }/bfin/c_logi2op_log_r_shft.s | 0 .../{sim => }/bfin/c_logi2op_log_r_shft_astat.S | 0 sim/testsuite/{sim => }/bfin/c_logi2op_nbittst.s | 0 sim/testsuite/{sim => }/bfin/c_loopsetup_nested.s | 0 .../{sim => }/bfin/c_loopsetup_nested_bot.s | 0 .../{sim => }/bfin/c_loopsetup_nested_prelc.s | 0 .../{sim => }/bfin/c_loopsetup_nested_top.s | 0 sim/testsuite/{sim => }/bfin/c_loopsetup_overlap.s | 0 .../{sim => }/bfin/c_loopsetup_preg_div2_lc0.s | 0 .../{sim => }/bfin/c_loopsetup_preg_div2_lc1.s | 0 .../{sim => }/bfin/c_loopsetup_preg_lc0.s | 0 .../{sim => }/bfin/c_loopsetup_preg_lc1.s | 0 .../{sim => }/bfin/c_loopsetup_preg_stld.s | 0 sim/testsuite/{sim => }/bfin/c_loopsetup_prelc.s | 0 .../{sim => }/bfin/c_loopsetup_topbotcntr.s | 0 sim/testsuite/{sim => }/bfin/c_mmr_interr_ctl.s | 0 sim/testsuite/{sim => }/bfin/c_mmr_loop.S | 0 .../{sim => }/bfin/c_mmr_loop_user_except.S | 0 .../{sim => }/bfin/c_mmr_ppop_illegal_adr.S | 0 .../{sim => }/bfin/c_mmr_ppopm_illegal_adr.S | 0 sim/testsuite/{sim => }/bfin/c_mmr_timer.S | 0 sim/testsuite/{sim => }/bfin/c_mode_supervisor.S | 0 sim/testsuite/{sim => }/bfin/c_mode_user.S | 0 .../{sim => }/bfin/c_mode_user_superivsor.S | 0 .../{sim => }/bfin/c_multi_issue_dsp_ld_ld.s | 0 .../{sim => }/bfin/c_multi_issue_dsp_ldst_1.s | 0 .../{sim => }/bfin/c_multi_issue_dsp_ldst_2.s | 0 .../{sim => }/bfin/c_progctrl_call_pcpr.s | 0 sim/testsuite/{sim => }/bfin/c_progctrl_call_pr.s | 0 .../{sim => }/bfin/c_progctrl_clisti_interr.S | 0 .../{sim => }/bfin/c_progctrl_csync_mmr.S | 0 .../{sim => }/bfin/c_progctrl_except_rtx.S | 0 sim/testsuite/{sim => }/bfin/c_progctrl_excpt.S | 0 .../{sim => }/bfin/c_progctrl_jump_pcpr.s | 0 sim/testsuite/{sim => }/bfin/c_progctrl_jump_pr.s | 0 sim/testsuite/{sim => }/bfin/c_progctrl_nop.s | 0 .../{sim => }/bfin/c_progctrl_raise_rt_i_n.S | 0 sim/testsuite/{sim => }/bfin/c_progctrl_rts.s | 0 sim/testsuite/{sim => }/bfin/c_ptr2op_pr_neg_pr.s | 0 sim/testsuite/{sim => }/bfin/c_ptr2op_pr_sft_2_1.s | 0 .../{sim => }/bfin/c_ptr2op_pr_shadd_1_2.s | 0 .../{sim => }/bfin/c_pushpopmultiple_dp.s | 0 .../{sim => }/bfin/c_pushpopmultiple_dp_pair.s | 0 .../{sim => }/bfin/c_pushpopmultiple_dreg.s | 0 .../{sim => }/bfin/c_pushpopmultiple_preg.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_acc_acc.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_dag_lz_dep.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_dr_acc_acc.s | 0 .../{sim => }/bfin/c_regmv_dr_dep_nostall.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_dr_dr.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_dr_imlb.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_dr_pr.s | 0 .../{sim => }/bfin/c_regmv_imlb_dep_nostall.s | 0 .../{sim => }/bfin/c_regmv_imlb_dep_stall.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_imlb_dr.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_imlb_imlb.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_imlb_pr.s | 0 .../{sim => }/bfin/c_regmv_pr_dep_nostall.s | 0 .../{sim => }/bfin/c_regmv_pr_dep_stall.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_pr_dr.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_pr_imlb.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_pr_pr.s | 0 sim/testsuite/{sim => }/bfin/c_seq_ac_raise_mv.S | 0 .../{sim => }/bfin/c_seq_ac_raise_mv_ppop.S | 0 .../{sim => }/bfin/c_seq_ac_regmv_pushpop.S | 0 .../{sim => }/bfin/c_seq_dec_raise_pushpop.S | 0 .../{sim => }/bfin/c_seq_ex1_brcc_mv_pop.S | 0 .../{sim => }/bfin/c_seq_ex1_call_mv_pop.S | 0 sim/testsuite/{sim => }/bfin/c_seq_ex1_j_mv_pop.S | 0 .../{sim => }/bfin/c_seq_ex1_raise_brcc_mv_pop.S | 0 .../{sim => }/bfin/c_seq_ex1_raise_call_mv_pop.S | 0 .../{sim => }/bfin/c_seq_ex1_raise_j_mv_pop.S | 0 .../{sim => }/bfin/c_seq_ex2_brcc_mp_mv_pop.S | 0 sim/testsuite/{sim => }/bfin/c_seq_ex2_mmr_mvpop.S | 0 .../{sim => }/bfin/c_seq_ex2_mmrj_mvpop.S | 0 .../{sim => }/bfin/c_seq_ex2_raise_mmr_mvpop.S | 0 .../{sim => }/bfin/c_seq_ex2_raise_mmrj_mvpop.S | 0 .../{sim => }/bfin/c_seq_ex3_ls_brcc_mvp.S | 0 .../{sim => }/bfin/c_seq_ex3_ls_mmr_mvp.S | 0 .../{sim => }/bfin/c_seq_ex3_ls_mmrj_mvp.S | 0 .../{sim => }/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S | 0 .../{sim => }/bfin/c_seq_wb_cs_lsmmrj_mvp.S | 0 .../{sim => }/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S | 0 .../{sim => }/bfin/c_seq_wb_rti_lsmmrj_mvp.S | 0 .../{sim => }/bfin/c_seq_wb_rtn_lsmmrj_mvp.S | 0 .../{sim => }/bfin/c_seq_wb_rtx_lsmmrj_mvp.S | 0 sim/testsuite/{sim => }/bfin/c_ujump.s | 0 sim/testsuite/{sim => }/bfin/cc-alu.S | 0 sim/testsuite/{sim => }/bfin/cc-astat-bits.s | 0 sim/testsuite/{sim => }/bfin/cc0.s | 0 sim/testsuite/{sim => }/bfin/cc1.s | 0 sim/testsuite/{sim => }/bfin/cc5.S | 0 sim/testsuite/{sim => }/bfin/cec-exact-exception.S | 0 sim/testsuite/{sim => }/bfin/cec-ifetch.S | 0 sim/testsuite/{sim => }/bfin/cec-multi-pending.S | 0 sim/testsuite/{sim => }/bfin/cec-no-snen-reti.S | 0 .../{sim => }/bfin/cec-non-operating-env.s | 0 sim/testsuite/{sim => }/bfin/cec-raise-reti.S | 0 sim/testsuite/{sim => }/bfin/cec-snen-reti.S | 0 sim/testsuite/{sim => }/bfin/cec-syscfg-ssstep.S | 0 sim/testsuite/{sim => }/bfin/cec-system-call.S | 0 sim/testsuite/{sim => }/bfin/cir.s | 0 sim/testsuite/{sim => }/bfin/cir1.s | 0 sim/testsuite/{sim => }/bfin/cli-sti.s | 0 sim/testsuite/{sim => }/bfin/cmpacc.s | 0 sim/testsuite/{sim => }/bfin/cmpdreg.S | 0 sim/testsuite/{sim => }/bfin/compare.s | 0 sim/testsuite/{sim => }/bfin/conv_enc_gen.s | 0 sim/testsuite/{sim => }/bfin/cycles.s | 0 sim/testsuite/{sim => }/bfin/d0.s | 0 sim/testsuite/{sim => }/bfin/d1.s | 0 sim/testsuite/{sim => }/bfin/d2.s | 0 .../{sim => }/bfin/dbg_brprd_ntkn_src_kill.S | 0 .../{sim => }/bfin/dbg_brtkn_nprd_src_kill.S | 0 sim/testsuite/{sim => }/bfin/dbg_jmp_src_kill.S | 0 sim/testsuite/{sim => }/bfin/dbg_tr_basic.S | 0 sim/testsuite/{sim => }/bfin/dbg_tr_simplejp.S | 0 sim/testsuite/{sim => }/bfin/dbg_tr_tbuf0.S | 0 sim/testsuite/{sim => }/bfin/dbg_tr_umode.S | 0 .../{sim => }/bfin/disalnexcpt_implicit.S | 0 sim/testsuite/{sim => }/bfin/div0.s | 0 sim/testsuite/{sim => }/bfin/divq.s | 0 sim/testsuite/{sim => }/bfin/dotproduct.s | 0 sim/testsuite/{sim => }/bfin/dotproduct2.s | 0 sim/testsuite/{sim => }/bfin/double_prec_mult.s | 0 sim/testsuite/{sim => }/bfin/dsp_a4.s | 0 sim/testsuite/{sim => }/bfin/dsp_a7.s | 0 sim/testsuite/{sim => }/bfin/dsp_a8.s | 0 sim/testsuite/{sim => }/bfin/dsp_d0.s | 0 sim/testsuite/{sim => }/bfin/dsp_d1.s | 0 sim/testsuite/{sim => }/bfin/dsp_neg.S | 0 sim/testsuite/{sim => }/bfin/dsp_s1.s | 0 sim/testsuite/{sim => }/bfin/e0.s | 0 sim/testsuite/{sim => }/bfin/edn_snafu.s | 0 sim/testsuite/{sim => }/bfin/eu_dsp32mac_s.s | 0 sim/testsuite/{sim => }/bfin/events.s | 0 sim/testsuite/{sim => }/bfin/f221.s | 0 sim/testsuite/{sim => }/bfin/fact.s | 0 sim/testsuite/{sim => }/bfin/fir.s | 0 sim/testsuite/{sim => }/bfin/fsm.s | 0 sim/testsuite/{sim => }/bfin/greg2.s | 0 sim/testsuite/{sim => }/bfin/hwloop-bits.S | 0 sim/testsuite/{sim => }/bfin/hwloop-branch-in.s | 0 sim/testsuite/{sim => }/bfin/hwloop-branch-out.s | 0 sim/testsuite/{sim => }/bfin/hwloop-lt-bits.s | 0 sim/testsuite/{sim => }/bfin/hwloop-nested.s | 0 sim/testsuite/{sim => }/bfin/i0.s | 0 sim/testsuite/{sim => }/bfin/iir.s | 0 sim/testsuite/{sim => }/bfin/issue103.s | 0 sim/testsuite/{sim => }/bfin/issue109.s | 0 sim/testsuite/{sim => }/bfin/issue112.s | 0 sim/testsuite/{sim => }/bfin/issue113.s | 0 sim/testsuite/{sim => }/bfin/issue117.s | 0 sim/testsuite/{sim => }/bfin/issue118.s | 0 sim/testsuite/{sim => }/bfin/issue119.s | 0 sim/testsuite/{sim => }/bfin/issue121.s | 0 sim/testsuite/{sim => }/bfin/issue123.s | 0 sim/testsuite/{sim => }/bfin/issue124.s | 0 sim/testsuite/{sim => }/bfin/issue125.s | 0 sim/testsuite/{sim => }/bfin/issue126.s | 0 sim/testsuite/{sim => }/bfin/issue127.s | 0 sim/testsuite/{sim => }/bfin/issue129.s | 0 sim/testsuite/{sim => }/bfin/issue139.S | 0 sim/testsuite/{sim => }/bfin/issue140.S | 0 sim/testsuite/{sim => }/bfin/issue142.s | 0 sim/testsuite/{sim => }/bfin/issue144.s | 0 sim/testsuite/{sim => }/bfin/issue146.S | 0 sim/testsuite/{sim => }/bfin/issue175.s | 0 sim/testsuite/{sim => }/bfin/issue205.s | 0 sim/testsuite/{sim => }/bfin/issue257.s | 0 sim/testsuite/{sim => }/bfin/issue272.S | 0 sim/testsuite/{sim => }/bfin/issue83.s | 0 sim/testsuite/{sim => }/bfin/issue89.s | 0 sim/testsuite/{sim => }/bfin/l0.s | 0 sim/testsuite/{sim => }/bfin/l0shift.s | 0 sim/testsuite/{sim => }/bfin/l2_loop.s | 0 sim/testsuite/{sim => }/bfin/link-2.s | 0 sim/testsuite/{sim => }/bfin/link.s | 0 sim/testsuite/{sim => }/bfin/lmu_cplb_multiple0.S | 0 sim/testsuite/{sim => }/bfin/lmu_cplb_multiple1.S | 0 sim/testsuite/{sim => }/bfin/lmu_excpt_align.S | 0 sim/testsuite/{sim => }/bfin/lmu_excpt_default.S | 0 sim/testsuite/{sim => }/bfin/lmu_excpt_illaddr.S | 0 sim/testsuite/{sim => }/bfin/lmu_excpt_prot0.S | 0 sim/testsuite/{sim => }/bfin/lmu_excpt_prot1.S | 0 sim/testsuite/{sim => }/bfin/load.s | 0 sim/testsuite/{sim => }/bfin/logic.s | 0 sim/testsuite/{sim => }/bfin/loop_snafu.s | 0 sim/testsuite/{sim => }/bfin/loop_strncpy.s | 0 sim/testsuite/{sim => }/bfin/lp0.s | 0 sim/testsuite/{sim => }/bfin/lp1.s | 0 sim/testsuite/{sim => }/bfin/lsetup.s | 0 sim/testsuite/{sim => }/bfin/m0boundary.s | 0 sim/testsuite/{sim => }/bfin/m1.S | 0 sim/testsuite/{sim => }/bfin/m10.s | 0 sim/testsuite/{sim => }/bfin/m11.s | 0 sim/testsuite/{sim => }/bfin/m12.s | 0 sim/testsuite/{sim => }/bfin/m13.s | 0 sim/testsuite/{sim => }/bfin/m14.s | 0 sim/testsuite/{sim => }/bfin/m15.s | 0 sim/testsuite/{sim => }/bfin/m16.s | 0 sim/testsuite/{sim => }/bfin/m17.s | 0 sim/testsuite/{sim => }/bfin/m2.s | 0 sim/testsuite/{sim => }/bfin/m3.s | 0 sim/testsuite/{sim => }/bfin/m4.s | 0 sim/testsuite/{sim => }/bfin/m5.s | 0 sim/testsuite/{sim => }/bfin/m6.s | 0 sim/testsuite/{sim => }/bfin/m7.s | 0 sim/testsuite/{sim => }/bfin/m8.s | 0 sim/testsuite/{sim => }/bfin/m9.s | 0 sim/testsuite/{sim => }/bfin/mac2halfreg.S | 0 sim/testsuite/{sim => }/bfin/math.s | 0 sim/testsuite/{sim => }/bfin/max_min_flags.s | 0 sim/testsuite/{sim => }/bfin/mc_s2.s | 0 .../{sim => }/bfin/mdma-32bit-1d-neg-count.c | 0 sim/testsuite/{sim => }/bfin/mdma-32bit-1d.c | 0 .../{sim => }/bfin/mdma-8bit-1d-neg-count.c | 0 sim/testsuite/{sim => }/bfin/mdma-8bit-1d.c | 0 sim/testsuite/{sim => }/bfin/mdma-skel.h | 0 sim/testsuite/{sim => }/bfin/mem3.s | 0 sim/testsuite/{sim => }/bfin/mmr-exception.s | 0 sim/testsuite/{sim => }/bfin/move.s | 0 sim/testsuite/{sim => }/bfin/msa_acp_5.10.S | 0 sim/testsuite/{sim => }/bfin/msa_acp_5.12_1.S | 0 sim/testsuite/{sim => }/bfin/msa_acp_5.12_2.S | 0 sim/testsuite/{sim => }/bfin/msa_acp_5_10.s | 0 sim/testsuite/{sim => }/bfin/mult.s | 0 sim/testsuite/{sim => }/bfin/neg-2.S | 0 sim/testsuite/{sim => }/bfin/neg-3.S | 0 sim/testsuite/{sim => }/bfin/neg.S | 0 sim/testsuite/{sim => }/bfin/nshift.s | 0 sim/testsuite/{sim => }/bfin/pr.s | 0 sim/testsuite/{sim => }/bfin/push-pop-multiple.s | 0 sim/testsuite/{sim => }/bfin/push-pop.s | 0 sim/testsuite/{sim => }/bfin/pushpopreg_1.s | 0 sim/testsuite/{sim => }/bfin/quadaddsub.s | 0 sim/testsuite/{sim => }/bfin/random_0001.s | 0 sim/testsuite/{sim => }/bfin/random_0002.S | 0 sim/testsuite/{sim => }/bfin/random_0003.S | 0 sim/testsuite/{sim => }/bfin/random_0004.S | 0 sim/testsuite/{sim => }/bfin/random_0005.S | 0 sim/testsuite/{sim => }/bfin/random_0006.S | 0 sim/testsuite/{sim => }/bfin/random_0007.S | 0 sim/testsuite/{sim => }/bfin/random_0008.S | 0 sim/testsuite/{sim => }/bfin/random_0009.S | 0 sim/testsuite/{sim => }/bfin/random_0010.S | 0 sim/testsuite/{sim => }/bfin/random_0011.S | 0 sim/testsuite/{sim => }/bfin/random_0012.S | 0 sim/testsuite/{sim => }/bfin/random_0013.S | 0 sim/testsuite/{sim => }/bfin/random_0014.S | 0 sim/testsuite/{sim => }/bfin/random_0015.S | 0 sim/testsuite/{sim => }/bfin/random_0016.S | 0 sim/testsuite/{sim => }/bfin/random_0017.S | 0 sim/testsuite/{sim => }/bfin/random_0018.S | 0 sim/testsuite/{sim => }/bfin/random_0019.S | 0 sim/testsuite/{sim => }/bfin/random_0020.S | 0 sim/testsuite/{sim => }/bfin/random_0021.S | 0 sim/testsuite/{sim => }/bfin/random_0022.S | 0 sim/testsuite/{sim => }/bfin/random_0023.S | 0 sim/testsuite/{sim => }/bfin/random_0024.S | 0 sim/testsuite/{sim => }/bfin/random_0025.S | 0 sim/testsuite/{sim => }/bfin/random_0026.S | 0 sim/testsuite/{sim => }/bfin/random_0027.S | 0 sim/testsuite/{sim => }/bfin/random_0028.S | 0 sim/testsuite/{sim => }/bfin/random_0029.S | 0 sim/testsuite/{sim => }/bfin/random_0030.S | 0 sim/testsuite/{sim => }/bfin/random_0031.S | 0 sim/testsuite/{sim => }/bfin/random_0032.S | 0 sim/testsuite/{sim => }/bfin/random_0033.S | 0 sim/testsuite/{sim => }/bfin/random_0034.S | 0 sim/testsuite/{sim => }/bfin/random_0035.S | 0 sim/testsuite/{sim => }/bfin/random_0036.S | 0 sim/testsuite/{sim => }/bfin/random_0037.S | 0 sim/testsuite/{sim => }/bfin/run-tests.sh | 0 sim/testsuite/{sim => }/bfin/s0.s | 0 sim/testsuite/{sim => }/bfin/s1.s | 0 sim/testsuite/{sim => }/bfin/s10.s | 0 sim/testsuite/{sim => }/bfin/s11.s | 0 sim/testsuite/{sim => }/bfin/s12.s | 0 sim/testsuite/{sim => }/bfin/s13.s | 0 sim/testsuite/{sim => }/bfin/s14.s | 0 sim/testsuite/{sim => }/bfin/s15.s | 0 sim/testsuite/{sim => }/bfin/s16.s | 0 sim/testsuite/{sim => }/bfin/s17.s | 0 sim/testsuite/{sim => }/bfin/s18.s | 0 sim/testsuite/{sim => }/bfin/s19.s | 0 sim/testsuite/{sim => }/bfin/s2.s | 0 sim/testsuite/{sim => }/bfin/s20.s | 0 sim/testsuite/{sim => }/bfin/s21.s | 0 sim/testsuite/{sim => }/bfin/s3.s | 0 sim/testsuite/{sim => }/bfin/s30.s | 0 sim/testsuite/{sim => }/bfin/s4.s | 0 sim/testsuite/{sim => }/bfin/s5.s | 0 sim/testsuite/{sim => }/bfin/s6.s | 0 sim/testsuite/{sim => }/bfin/s7.s | 0 sim/testsuite/{sim => }/bfin/s8.s | 0 sim/testsuite/{sim => }/bfin/s9.s | 0 sim/testsuite/{sim => }/bfin/saatest.s | 0 sim/testsuite/{sim => }/bfin/se_all16bitopcodes.S | 0 sim/testsuite/{sim => }/bfin/se_all32bitopcodes.S | 0 .../{sim => }/bfin/se_all32bitopcodes.lds | 0 .../{sim => }/bfin/se_all64bitg0opcodes.S | 0 .../{sim => }/bfin/se_all64bitg1opcodes.S | 0 .../{sim => }/bfin/se_all64bitg2opcodes.S | 0 sim/testsuite/{sim => }/bfin/se_allopcodes.h | 0 sim/testsuite/{sim => }/bfin/se_brtarget_stall.S | 0 sim/testsuite/{sim => }/bfin/se_bug_ui.S | 0 sim/testsuite/{sim => }/bfin/se_bug_ui2.S | 0 sim/testsuite/{sim => }/bfin/se_bug_ui3.S | 0 sim/testsuite/{sim => }/bfin/se_cc2stat_haz.S | 0 sim/testsuite/{sim => }/bfin/se_cc_kill.S | 0 sim/testsuite/{sim => }/bfin/se_cof.S | 0 sim/testsuite/{sim => }/bfin/se_event_quad.S | 0 .../{sim => }/bfin/se_excpt_dagprotviol.S | 0 sim/testsuite/{sim => }/bfin/se_excpt_ifprotviol.S | 0 sim/testsuite/{sim => }/bfin/se_excpt_ssstep.S | 0 .../{sim => }/bfin/se_illegalcombination.S | 0 sim/testsuite/{sim => }/bfin/se_kill_wbbr.S | 0 sim/testsuite/{sim => }/bfin/se_kills2.S | 0 sim/testsuite/{sim => }/bfin/se_loop_disable.S | 0 sim/testsuite/{sim => }/bfin/se_loop_kill.S | 0 sim/testsuite/{sim => }/bfin/se_loop_kill_01.S | 0 sim/testsuite/{sim => }/bfin/se_loop_kill_dcr.S | 0 sim/testsuite/{sim => }/bfin/se_loop_kill_dcr_01.S | 0 sim/testsuite/{sim => }/bfin/se_loop_lr.S | 0 sim/testsuite/{sim => }/bfin/se_loop_mv2lb_stall.S | 0 sim/testsuite/{sim => }/bfin/se_loop_mv2lc.S | 0 sim/testsuite/{sim => }/bfin/se_loop_mv2lc_stall.S | 0 sim/testsuite/{sim => }/bfin/se_loop_mv2lt_stall.S | 0 sim/testsuite/{sim => }/bfin/se_loop_nest_ppm.S | 0 sim/testsuite/{sim => }/bfin/se_loop_nest_ppm_1.S | 0 sim/testsuite/{sim => }/bfin/se_loop_nest_ppm_2.S | 0 sim/testsuite/{sim => }/bfin/se_loop_ppm.S | 0 sim/testsuite/{sim => }/bfin/se_loop_ppm_1.S | 0 sim/testsuite/{sim => }/bfin/se_loop_ppm_int.S | 0 sim/testsuite/{sim => }/bfin/se_lsetup_kill.S | 0 sim/testsuite/{sim => }/bfin/se_misaligned_fetch.S | 0 sim/testsuite/{sim => }/bfin/se_more_ret_haz.S | 0 sim/testsuite/{sim => }/bfin/se_mv2lp.S | 0 sim/testsuite/{sim => }/bfin/se_oneins_zoff.S | 0 sim/testsuite/{sim => }/bfin/se_popkill.S | 0 sim/testsuite/{sim => }/bfin/se_regmv_usp_sysreg.S | 0 sim/testsuite/{sim => }/bfin/se_rets_hazard.s | 0 sim/testsuite/{sim => }/bfin/se_rts_rti.S | 0 .../{sim => }/bfin/se_ssstep_dagprotviol.S | 0 sim/testsuite/{sim => }/bfin/se_ssync.S | 0 sim/testsuite/{sim => }/bfin/se_stall_if2.S | 0 .../{sim => }/bfin/se_undefinedinstruction1.S | 0 .../{sim => }/bfin/se_undefinedinstruction2.S | 0 .../{sim => }/bfin/se_undefinedinstruction3.S | 0 .../{sim => }/bfin/se_undefinedinstruction4.S | 0 .../{sim => }/bfin/se_usermode_protviol.S | 0 sim/testsuite/{sim => }/bfin/seqstat.s | 0 sim/testsuite/{sim => }/bfin/sign.s | 0 sim/testsuite/{sim => }/bfin/simple0.s | 0 sim/testsuite/{sim => }/bfin/sri.s | 0 sim/testsuite/{sim => }/bfin/stk.s | 0 sim/testsuite/{sim => }/bfin/stk2.s | 0 sim/testsuite/{sim => }/bfin/stk3.s | 0 sim/testsuite/{sim => }/bfin/stk4.s | 0 sim/testsuite/{sim => }/bfin/stk5.s | 0 sim/testsuite/{sim => }/bfin/stk6.s | 0 sim/testsuite/{sim => }/bfin/syscfg.s | 0 sim/testsuite/{sim => }/bfin/tar10622.s | 0 sim/testsuite/{sim => }/bfin/test-dma.h | 0 sim/testsuite/{sim => }/bfin/test.h | 0 sim/testsuite/{sim => }/bfin/testset.s | 0 sim/testsuite/{sim => }/bfin/testset2.s | 0 sim/testsuite/{sim => }/bfin/testutils.inc | 0 sim/testsuite/{sim => }/bfin/unlink.S | 0 sim/testsuite/{sim => }/bfin/up0.s | 0 sim/testsuite/{sim => }/bfin/usp.S | 0 sim/testsuite/{sim => }/bfin/vec-abs-2.S | 0 sim/testsuite/{sim => }/bfin/vec-abs-3.S | 0 sim/testsuite/{sim => }/bfin/vec-abs.S | 0 sim/testsuite/{sim => }/bfin/vec-neg-2.S | 0 sim/testsuite/{sim => }/bfin/vec-neg-3.S | 0 sim/testsuite/{sim => }/bfin/vec-neg.S | 0 sim/testsuite/{sim => }/bfin/vecadd.s | 0 sim/testsuite/{sim => }/bfin/vit_max.s | 0 sim/testsuite/{sim => }/bfin/vit_max2.s | 0 sim/testsuite/{sim => }/bfin/viterbi2.s | 0 sim/testsuite/{sim => }/bfin/wtf.s | 0 sim/testsuite/{sim => }/bfin/x1.s | 0 sim/testsuite/{sim => }/bfin/zcall.s | 0 sim/testsuite/{sim => }/bfin/zeroflagrnd.s | 0 sim/testsuite/{sim => }/bpf/ChangeLog | 0 sim/testsuite/{sim => }/bpf/allinsn.exp | 0 sim/testsuite/{sim => }/bpf/alu.s | 0 sim/testsuite/{sim => }/bpf/alu32.s | 0 sim/testsuite/{sim => }/bpf/endbe.s | 0 sim/testsuite/{sim => }/bpf/endle.s | 0 sim/testsuite/{sim => }/bpf/jmp.s | 0 sim/testsuite/{sim => }/bpf/jmp32.s | 0 sim/testsuite/{sim => }/bpf/ldabs.s | 0 sim/testsuite/{sim => }/bpf/mem.s | 0 sim/testsuite/{sim => }/bpf/mov.s | 0 sim/testsuite/{sim => }/bpf/testutils.inc | 0 sim/testsuite/{sim => }/bpf/xadd.s | 0 sim/testsuite/{sim => }/cr16/ChangeLog | 0 sim/testsuite/{sim => }/cr16/addb.cgs | 0 sim/testsuite/{sim => }/cr16/addd.cgs | 0 sim/testsuite/{sim => }/cr16/addi.cgs | 0 sim/testsuite/{sim => }/cr16/addw.cgs | 0 sim/testsuite/{sim => }/cr16/allinsn.exp | 0 sim/testsuite/{sim => }/cr16/andb.cgs | 0 sim/testsuite/{sim => }/cr16/andd.cgs | 0 sim/testsuite/{sim => }/cr16/andw.cgs | 0 sim/testsuite/{sim => }/cr16/ashub.cgs | 0 sim/testsuite/{sim => }/cr16/ashub_i.cgs | 0 sim/testsuite/{sim => }/cr16/ashud.cgs | 0 sim/testsuite/{sim => }/cr16/ashud_i.cgs | 0 sim/testsuite/{sim => }/cr16/ashuw.cgs | 0 sim/testsuite/{sim => }/cr16/ashuw_i.cgs | 0 sim/testsuite/{sim => }/cr16/bal1_24.cgs | 0 sim/testsuite/{sim => }/cr16/bal2_24.cgs | 0 sim/testsuite/{sim => }/cr16/bcc.cgs | 0 sim/testsuite/{sim => }/cr16/bcs.cgs | 0 sim/testsuite/{sim => }/cr16/beq.cgs | 0 sim/testsuite/{sim => }/cr16/beq0b.cgs | 0 sim/testsuite/{sim => }/cr16/beq0w.cgs | 0 sim/testsuite/{sim => }/cr16/bge.cgs | 0 sim/testsuite/{sim => }/cr16/bgt.cgs | 0 sim/testsuite/{sim => }/cr16/bhi.cgs | 0 sim/testsuite/{sim => }/cr16/bhs.cgs | 0 sim/testsuite/{sim => }/cr16/bht.cgs | 0 sim/testsuite/{sim => }/cr16/blo.cgs | 0 sim/testsuite/{sim => }/cr16/bls.cgs | 0 sim/testsuite/{sim => }/cr16/blt.cgs | 0 sim/testsuite/{sim => }/cr16/bne.cgs | 0 sim/testsuite/{sim => }/cr16/bne0b.cgs | 0 sim/testsuite/{sim => }/cr16/bne0w.cgs | 0 sim/testsuite/{sim => }/cr16/br.cgs | 0 sim/testsuite/{sim => }/cr16/cbitb.cgs | 0 sim/testsuite/{sim => }/cr16/cbitw.cgs | 0 sim/testsuite/{sim => }/cr16/cmpb.cgs | 0 sim/testsuite/{sim => }/cr16/cmpb_i.cgs | 0 sim/testsuite/{sim => }/cr16/cmpd.cgs | 0 sim/testsuite/{sim => }/cr16/cmpd_i.cgs | 0 sim/testsuite/{sim => }/cr16/cmpi.cgs | 0 sim/testsuite/{sim => }/cr16/cmpw.cgs | 0 sim/testsuite/{sim => }/cr16/cmpw_i.cgs | 0 sim/testsuite/{sim => }/cr16/excp.cgs | 0 sim/testsuite/{sim => }/cr16/hello.ms | 0 sim/testsuite/{sim => }/cr16/hw-trap.ms | 0 sim/testsuite/{sim => }/cr16/jal.cgs | 0 sim/testsuite/{sim => }/cr16/jcc.cgs | 0 sim/testsuite/{sim => }/cr16/jcs.cgs | 0 sim/testsuite/{sim => }/cr16/jeq.cgs | 0 sim/testsuite/{sim => }/cr16/jfc.cgs | 0 sim/testsuite/{sim => }/cr16/jfs.cgs | 0 sim/testsuite/{sim => }/cr16/jge.cgs | 0 sim/testsuite/{sim => }/cr16/jgt.cgs | 0 sim/testsuite/{sim => }/cr16/jhi.cgs | 0 sim/testsuite/{sim => }/cr16/jhs.cgs | 0 sim/testsuite/{sim => }/cr16/jlo.cgs | 0 sim/testsuite/{sim => }/cr16/jls.cgs | 0 sim/testsuite/{sim => }/cr16/jlt.cgs | 0 sim/testsuite/{sim => }/cr16/jne.cgs | 0 sim/testsuite/{sim => }/cr16/jump.cgs | 0 sim/testsuite/{sim => }/cr16/loadb.cgs | 0 sim/testsuite/{sim => }/cr16/loadd.cgs | 0 sim/testsuite/{sim => }/cr16/loadm.cgs | 0 sim/testsuite/{sim => }/cr16/loadmp.cgs | 0 sim/testsuite/{sim => }/cr16/loadw.cgs | 0 sim/testsuite/{sim => }/cr16/lpr-spr.cgs | 0 sim/testsuite/{sim => }/cr16/lprd-sprd.cgs | 0 sim/testsuite/{sim => }/cr16/lshb.cgs | 0 sim/testsuite/{sim => }/cr16/lshb_i.cgs | 0 sim/testsuite/{sim => }/cr16/lshd.cgs | 0 sim/testsuite/{sim => }/cr16/lshd_i.cgs | 0 sim/testsuite/{sim => }/cr16/lshw.cgs | 0 sim/testsuite/{sim => }/cr16/lshw_i.cgs | 0 sim/testsuite/{sim => }/cr16/macqw.cgs | 0 sim/testsuite/{sim => }/cr16/macsw.cgs | 0 sim/testsuite/{sim => }/cr16/macuw.cgs | 0 sim/testsuite/{sim => }/cr16/misc.exp | 0 sim/testsuite/{sim => }/cr16/movb.cgs | 0 sim/testsuite/{sim => }/cr16/movd.cgs | 0 sim/testsuite/{sim => }/cr16/movw.cgs | 0 sim/testsuite/{sim => }/cr16/movxb.cgs | 0 sim/testsuite/{sim => }/cr16/movxw.cgs | 0 sim/testsuite/{sim => }/cr16/movzb.cgs | 0 sim/testsuite/{sim => }/cr16/movzw.cgs | 0 sim/testsuite/{sim => }/cr16/mulb.cgs | 0 sim/testsuite/{sim => }/cr16/mulsb.cgs | 0 sim/testsuite/{sim => }/cr16/mulsw.cgs | 0 sim/testsuite/{sim => }/cr16/muluw.cgs | 0 sim/testsuite/{sim => }/cr16/mulw.cgs | 0 sim/testsuite/{sim => }/cr16/nop.cgs | 0 sim/testsuite/{sim => }/cr16/orb.cgs | 0 sim/testsuite/{sim => }/cr16/ord.cgs | 0 sim/testsuite/{sim => }/cr16/orw.cgs | 0 sim/testsuite/{sim => }/cr16/pop1.cgs | 0 sim/testsuite/{sim => }/cr16/pop2.cgs | 0 sim/testsuite/{sim => }/cr16/pop3.cgs | 0 sim/testsuite/{sim => }/cr16/popret1.cgs | 0 sim/testsuite/{sim => }/cr16/popret2.cgs | 0 sim/testsuite/{sim => }/cr16/popret3.cgs | 0 sim/testsuite/{sim => }/cr16/push1.cgs | 0 sim/testsuite/{sim => }/cr16/push2.cgs | 0 sim/testsuite/{sim => }/cr16/push3.cgs | 0 sim/testsuite/{sim => }/cr16/sbitb.cgs | 0 sim/testsuite/{sim => }/cr16/sbitw.cgs | 0 sim/testsuite/{sim => }/cr16/scc.cgs | 0 sim/testsuite/{sim => }/cr16/scs.cgs | 0 sim/testsuite/{sim => }/cr16/seq.cgs | 0 sim/testsuite/{sim => }/cr16/sfc.cgs | 0 sim/testsuite/{sim => }/cr16/sfs.cgs | 0 sim/testsuite/{sim => }/cr16/sge.cgs | 0 sim/testsuite/{sim => }/cr16/sgt.cgs | 0 sim/testsuite/{sim => }/cr16/shi.cgs | 0 sim/testsuite/{sim => }/cr16/shs.cgs | 0 sim/testsuite/{sim => }/cr16/slo.cgs | 0 sim/testsuite/{sim => }/cr16/sls.cgs | 0 sim/testsuite/{sim => }/cr16/slt.cgs | 0 sim/testsuite/{sim => }/cr16/sne.cgs | 0 sim/testsuite/{sim => }/cr16/storb.cgs | 0 sim/testsuite/{sim => }/cr16/stord.cgs | 0 sim/testsuite/{sim => }/cr16/storw.cgs | 0 sim/testsuite/{sim => }/cr16/subb.cgs | 0 sim/testsuite/{sim => }/cr16/subd.cgs | 0 sim/testsuite/{sim => }/cr16/subi.cgs | 0 sim/testsuite/{sim => }/cr16/subw.cgs | 0 sim/testsuite/{sim => }/cr16/tbit.cgs | 0 sim/testsuite/{sim => }/cr16/tbitb.cgs | 0 sim/testsuite/{sim => }/cr16/tbitw.cgs | 0 sim/testsuite/{sim => }/cr16/testutils.inc | 0 sim/testsuite/{sim => }/cr16/uread16.ms | 0 sim/testsuite/{sim => }/cr16/uread32.ms | 0 sim/testsuite/{sim => }/cr16/xorb.cgs | 0 sim/testsuite/{sim => }/cr16/xord.cgs | 0 sim/testsuite/{sim => }/cr16/xorw.cgs | 0 sim/testsuite/{sim => }/cris/ChangeLog | 0 sim/testsuite/{sim => }/cris/asm/abs.ms | 0 sim/testsuite/{sim => }/cris/asm/addc.ms | 0 sim/testsuite/{sim => }/cris/asm/addcpc.ms | 0 sim/testsuite/{sim => }/cris/asm/addcv32c.ms | 0 sim/testsuite/{sim => }/cris/asm/addcv32m.ms | 0 sim/testsuite/{sim => }/cris/asm/addcv32r.ms | 0 sim/testsuite/{sim => }/cris/asm/addi.ms | 0 sim/testsuite/{sim => }/cris/asm/addiv32.ms | 0 sim/testsuite/{sim => }/cris/asm/addm.ms | 0 sim/testsuite/{sim => }/cris/asm/addoc.ms | 0 sim/testsuite/{sim => }/cris/asm/addom.ms | 0 sim/testsuite/{sim => }/cris/asm/addoq.ms | 0 sim/testsuite/{sim => }/cris/asm/addq.ms | 0 sim/testsuite/{sim => }/cris/asm/addqpc.ms | 0 sim/testsuite/{sim => }/cris/asm/addr.ms | 0 sim/testsuite/{sim => }/cris/asm/addswpc.ms | 0 sim/testsuite/{sim => }/cris/asm/addxc.ms | 0 sim/testsuite/{sim => }/cris/asm/addxm.ms | 0 sim/testsuite/{sim => }/cris/asm/addxr.ms | 0 sim/testsuite/{sim => }/cris/asm/andc.ms | 0 sim/testsuite/{sim => }/cris/asm/andm.ms | 0 sim/testsuite/{sim => }/cris/asm/andq.ms | 0 sim/testsuite/{sim => }/cris/asm/andr.ms | 0 sim/testsuite/{sim => }/cris/asm/asm.exp | 0 sim/testsuite/{sim => }/cris/asm/asr.ms | 0 sim/testsuite/{sim => }/cris/asm/ba.ms | 0 sim/testsuite/{sim => }/cris/asm/badarch1.ms | 0 sim/testsuite/{sim => }/cris/asm/bare1.ms | 0 sim/testsuite/{sim => }/cris/asm/bare2.ms | 0 sim/testsuite/{sim => }/cris/asm/bare3.ms | 0 sim/testsuite/{sim => }/cris/asm/bas.ms | 0 sim/testsuite/{sim => }/cris/asm/bccb.ms | 0 sim/testsuite/{sim => }/cris/asm/bdapc.ms | 0 sim/testsuite/{sim => }/cris/asm/bdapm.ms | 0 sim/testsuite/{sim => }/cris/asm/bdapq.ms | 0 sim/testsuite/{sim => }/cris/asm/bdapqpc.ms | 0 sim/testsuite/{sim => }/cris/asm/biap.ms | 0 sim/testsuite/{sim => }/cris/asm/boundc.ms | 0 sim/testsuite/{sim => }/cris/asm/boundm.ms | 0 sim/testsuite/{sim => }/cris/asm/boundmv32.ms | 0 sim/testsuite/{sim => }/cris/asm/boundr.ms | 0 sim/testsuite/{sim => }/cris/asm/break.ms | 0 sim/testsuite/{sim => }/cris/asm/btst.ms | 0 sim/testsuite/{sim => }/cris/asm/ccr-v10.ms | 0 sim/testsuite/{sim => }/cris/asm/ccs-v32.ms | 0 sim/testsuite/{sim => }/cris/asm/clearfv10.ms | 0 sim/testsuite/{sim => }/cris/asm/clearfv32.ms | 0 sim/testsuite/{sim => }/cris/asm/clrjmp1.ms | 0 sim/testsuite/{sim => }/cris/asm/cmpc.ms | 0 sim/testsuite/{sim => }/cris/asm/cmpm.ms | 0 sim/testsuite/{sim => }/cris/asm/cmpq.ms | 0 sim/testsuite/{sim => }/cris/asm/cmpr.ms | 0 sim/testsuite/{sim => }/cris/asm/cmpxc.ms | 0 sim/testsuite/{sim => }/cris/asm/cmpxm.ms | 0 sim/testsuite/{sim => }/cris/asm/dflags.ms | 0 sim/testsuite/{sim => }/cris/asm/dip.ms | 0 sim/testsuite/{sim => }/cris/asm/dstep.ms | 0 sim/testsuite/{sim => }/cris/asm/fidxd.ms | 0 sim/testsuite/{sim => }/cris/asm/fidxi.ms | 0 sim/testsuite/{sim => }/cris/asm/ftagd.ms | 0 sim/testsuite/{sim => }/cris/asm/ftagi.ms | 0 sim/testsuite/{sim => }/cris/asm/halt.ms | 0 sim/testsuite/{sim => }/cris/asm/io1.ms | 0 sim/testsuite/{sim => }/cris/asm/io2.ms | 0 sim/testsuite/{sim => }/cris/asm/io3.ms | 0 sim/testsuite/{sim => }/cris/asm/io4.ms | 0 sim/testsuite/{sim => }/cris/asm/io5.ms | 0 sim/testsuite/{sim => }/cris/asm/io6.ms | 0 sim/testsuite/{sim => }/cris/asm/io7.ms | 0 sim/testsuite/{sim => }/cris/asm/io8.ms | 0 sim/testsuite/{sim => }/cris/asm/io9.ms | 0 sim/testsuite/{sim => }/cris/asm/jsr.ms | 0 sim/testsuite/{sim => }/cris/asm/jsrmv10.ms | 0 sim/testsuite/{sim => }/cris/asm/jumpmp.ms | 0 sim/testsuite/{sim => }/cris/asm/jumppv32.ms | 0 sim/testsuite/{sim => }/cris/asm/lapc.ms | 0 sim/testsuite/{sim => }/cris/asm/lsl.ms | 0 sim/testsuite/{sim => }/cris/asm/lsr.ms | 0 sim/testsuite/{sim => }/cris/asm/lz.ms | 0 sim/testsuite/{sim => }/cris/asm/mcp.ms | 0 sim/testsuite/{sim => }/cris/asm/movdelsr1.ms | 0 sim/testsuite/{sim => }/cris/asm/movecpc.ms | 0 sim/testsuite/{sim => }/cris/asm/movecr.ms | 0 sim/testsuite/{sim => }/cris/asm/movecrt10.ms | 0 sim/testsuite/{sim => }/cris/asm/movecrt32.ms | 0 sim/testsuite/{sim => }/cris/asm/movect10.ms | 0 sim/testsuite/{sim => }/cris/asm/movei.ms | 0 sim/testsuite/{sim => }/cris/asm/movempc.ms | 0 sim/testsuite/{sim => }/cris/asm/movemr.ms | 0 sim/testsuite/{sim => }/cris/asm/movemrv10.ms | 0 sim/testsuite/{sim => }/cris/asm/movemrv32.ms | 0 sim/testsuite/{sim => }/cris/asm/movepcb.ms | 0 sim/testsuite/{sim => }/cris/asm/movepcd.ms | 0 sim/testsuite/{sim => }/cris/asm/movepcw.ms | 0 sim/testsuite/{sim => }/cris/asm/moveq.ms | 0 sim/testsuite/{sim => }/cris/asm/moveqpc.ms | 0 sim/testsuite/{sim => }/cris/asm/mover.ms | 0 sim/testsuite/{sim => }/cris/asm/moverbpc.ms | 0 sim/testsuite/{sim => }/cris/asm/moverdpc.ms | 0 sim/testsuite/{sim => }/cris/asm/moverm.ms | 0 sim/testsuite/{sim => }/cris/asm/moverpcb.ms | 0 sim/testsuite/{sim => }/cris/asm/moverpcd.ms | 0 sim/testsuite/{sim => }/cris/asm/moverpcw.ms | 0 sim/testsuite/{sim => }/cris/asm/moverwpc.ms | 0 sim/testsuite/{sim => }/cris/asm/movesmp.ms | 0 sim/testsuite/{sim => }/cris/asm/movmp.ms | 0 sim/testsuite/{sim => }/cris/asm/movmp8.ms | 0 sim/testsuite/{sim => }/cris/asm/movpmv10.ms | 0 sim/testsuite/{sim => }/cris/asm/movpmv32.ms | 0 sim/testsuite/{sim => }/cris/asm/movppc.ms | 0 sim/testsuite/{sim => }/cris/asm/movpr.ms | 0 sim/testsuite/{sim => }/cris/asm/movprv10.ms | 0 sim/testsuite/{sim => }/cris/asm/movprv32.ms | 0 sim/testsuite/{sim => }/cris/asm/movrss.ms | 0 sim/testsuite/{sim => }/cris/asm/movscpc.ms | 0 sim/testsuite/{sim => }/cris/asm/movscr.ms | 0 sim/testsuite/{sim => }/cris/asm/movsm.ms | 0 sim/testsuite/{sim => }/cris/asm/movsmpc.ms | 0 sim/testsuite/{sim => }/cris/asm/movsr.ms | 0 sim/testsuite/{sim => }/cris/asm/movsrpc.ms | 0 sim/testsuite/{sim => }/cris/asm/movssr.ms | 0 sim/testsuite/{sim => }/cris/asm/movucpc.ms | 0 sim/testsuite/{sim => }/cris/asm/movucr.ms | 0 sim/testsuite/{sim => }/cris/asm/movum.ms | 0 sim/testsuite/{sim => }/cris/asm/movumpc.ms | 0 sim/testsuite/{sim => }/cris/asm/movur.ms | 0 sim/testsuite/{sim => }/cris/asm/movurpc.ms | 0 sim/testsuite/{sim => }/cris/asm/mstep.ms | 0 sim/testsuite/{sim => }/cris/asm/msteppc1.ms | 0 sim/testsuite/{sim => }/cris/asm/msteppc2.ms | 0 sim/testsuite/{sim => }/cris/asm/msteppc3.ms | 0 sim/testsuite/{sim => }/cris/asm/mulv10.ms | 0 sim/testsuite/{sim => }/cris/asm/mulv32.ms | 0 sim/testsuite/{sim => }/cris/asm/mulx.ms | 0 sim/testsuite/{sim => }/cris/asm/neg.ms | 0 sim/testsuite/{sim => }/cris/asm/nonvcv32.ms | 0 sim/testsuite/{sim => }/cris/asm/nopv10t.ms | 0 sim/testsuite/{sim => }/cris/asm/nopv32t.ms | 0 sim/testsuite/{sim => }/cris/asm/nopv32t2.ms | 0 sim/testsuite/{sim => }/cris/asm/nopv32t3.ms | 0 sim/testsuite/{sim => }/cris/asm/nopv32t4.ms | 0 sim/testsuite/{sim => }/cris/asm/not.ms | 0 sim/testsuite/{sim => }/cris/asm/op3.ms | 0 sim/testsuite/{sim => }/cris/asm/opterr1.ms | 0 sim/testsuite/{sim => }/cris/asm/opterr2.ms | 0 sim/testsuite/{sim => }/cris/asm/opterr3.ms | 0 sim/testsuite/{sim => }/cris/asm/opterr4.ms | 0 sim/testsuite/{sim => }/cris/asm/opterr5.ms | 0 sim/testsuite/{sim => }/cris/asm/option1.ms | 0 sim/testsuite/{sim => }/cris/asm/option2.ms | 0 sim/testsuite/{sim => }/cris/asm/option3.ms | 0 sim/testsuite/{sim => }/cris/asm/option4.ms | 0 sim/testsuite/{sim => }/cris/asm/orc.ms | 0 sim/testsuite/{sim => }/cris/asm/orm.ms | 0 sim/testsuite/{sim => }/cris/asm/orq.ms | 0 sim/testsuite/{sim => }/cris/asm/orr.ms | 0 sim/testsuite/{sim => }/cris/asm/pcplus.ms | 0 sim/testsuite/{sim => }/cris/asm/pid1.ms | 0 sim/testsuite/{sim => }/cris/asm/raw1.ms | 0 sim/testsuite/{sim => }/cris/asm/raw10.ms | 0 sim/testsuite/{sim => }/cris/asm/raw11.ms | 0 sim/testsuite/{sim => }/cris/asm/raw12.ms | 0 sim/testsuite/{sim => }/cris/asm/raw13.ms | 0 sim/testsuite/{sim => }/cris/asm/raw14.ms | 0 sim/testsuite/{sim => }/cris/asm/raw15.ms | 0 sim/testsuite/{sim => }/cris/asm/raw16.ms | 0 sim/testsuite/{sim => }/cris/asm/raw17.ms | 0 sim/testsuite/{sim => }/cris/asm/raw2.ms | 0 sim/testsuite/{sim => }/cris/asm/raw3.ms | 0 sim/testsuite/{sim => }/cris/asm/raw4.ms | 0 sim/testsuite/{sim => }/cris/asm/raw5.ms | 0 sim/testsuite/{sim => }/cris/asm/raw6.ms | 0 sim/testsuite/{sim => }/cris/asm/raw7.ms | 0 sim/testsuite/{sim => }/cris/asm/raw8.ms | 0 sim/testsuite/{sim => }/cris/asm/raw9.ms | 0 sim/testsuite/{sim => }/cris/asm/ret.ms | 0 sim/testsuite/{sim => }/cris/asm/rfe.ms | 0 sim/testsuite/{sim => }/cris/asm/rfg.ms | 0 sim/testsuite/{sim => }/cris/asm/rfn.ms | 0 sim/testsuite/{sim => }/cris/asm/sbfs.ms | 0 sim/testsuite/{sim => }/cris/asm/scc.ms | 0 sim/testsuite/{sim => }/cris/asm/sfe.ms | 0 sim/testsuite/{sim => }/cris/asm/subc.ms | 0 sim/testsuite/{sim => }/cris/asm/subm.ms | 0 sim/testsuite/{sim => }/cris/asm/subq.ms | 0 sim/testsuite/{sim => }/cris/asm/subqpc.ms | 0 sim/testsuite/{sim => }/cris/asm/subr.ms | 0 sim/testsuite/{sim => }/cris/asm/subxc.ms | 0 sim/testsuite/{sim => }/cris/asm/subxm.ms | 0 sim/testsuite/{sim => }/cris/asm/subxr.ms | 0 sim/testsuite/{sim => }/cris/asm/swap.ms | 0 sim/testsuite/{sim => }/cris/asm/tb.ms | 0 sim/testsuite/{sim => }/cris/asm/test.ms | 0 sim/testsuite/{sim => }/cris/asm/testutils.inc | 0 sim/testsuite/{sim => }/cris/asm/tjmpsrv32-2.ms | 0 sim/testsuite/{sim => }/cris/asm/tjmpsrv32.ms | 0 sim/testsuite/{sim => }/cris/asm/tjsrcv10.ms | 0 sim/testsuite/{sim => }/cris/asm/tjsrcv32.ms | 0 sim/testsuite/{sim => }/cris/asm/tmemv10.ms | 0 sim/testsuite/{sim => }/cris/asm/tmemv32.ms | 0 sim/testsuite/{sim => }/cris/asm/tmulv10.ms | 0 sim/testsuite/{sim => }/cris/asm/tmulv32.ms | 0 sim/testsuite/{sim => }/cris/asm/tmvm1.ms | 0 sim/testsuite/{sim => }/cris/asm/tmvm2.ms | 0 sim/testsuite/{sim => }/cris/asm/tmvmrv10.ms | 0 sim/testsuite/{sim => }/cris/asm/tmvmrv32.ms | 0 sim/testsuite/{sim => }/cris/asm/tmvrmv10.ms | 0 sim/testsuite/{sim => }/cris/asm/tmvrmv32.ms | 0 sim/testsuite/{sim => }/cris/asm/user.ms | 0 sim/testsuite/{sim => }/cris/asm/x0-v10.ms | 0 sim/testsuite/{sim => }/cris/asm/x0-v32.ms | 0 sim/testsuite/{sim => }/cris/asm/x1-v10.ms | 0 sim/testsuite/{sim => }/cris/asm/x1-v32.ms | 0 sim/testsuite/{sim => }/cris/asm/x10-v10.ms | 0 sim/testsuite/{sim => }/cris/asm/x2-v10.ms | 0 sim/testsuite/{sim => }/cris/asm/x2-v32.ms | 0 sim/testsuite/{sim => }/cris/asm/x3-v10.ms | 0 sim/testsuite/{sim => }/cris/asm/x3-v32.ms | 0 sim/testsuite/{sim => }/cris/asm/x4-v32.ms | 0 sim/testsuite/{sim => }/cris/asm/x5-v10.ms | 0 sim/testsuite/{sim => }/cris/asm/x5-v32.ms | 0 sim/testsuite/{sim => }/cris/asm/x6-v10.ms | 0 sim/testsuite/{sim => }/cris/asm/x6-v32.ms | 0 sim/testsuite/{sim => }/cris/asm/x7-v10.ms | 0 sim/testsuite/{sim => }/cris/asm/x7-v32.ms | 0 sim/testsuite/{sim => }/cris/asm/x8-v10.ms | 0 sim/testsuite/{sim => }/cris/asm/x9-v10.ms | 0 sim/testsuite/{sim => }/cris/asm/xor.ms | 0 sim/testsuite/{sim => }/cris/c/access1.c | 0 sim/testsuite/{sim => }/cris/c/append1.c | 0 sim/testsuite/{sim => }/cris/c/badldso1.c | 0 sim/testsuite/{sim => }/cris/c/badldso2.c | 0 sim/testsuite/{sim => }/cris/c/badldso3.c | 0 sim/testsuite/{sim => }/cris/c/c.exp | 0 sim/testsuite/{sim => }/cris/c/clone1.c | 0 sim/testsuite/{sim => }/cris/c/clone2.c | 0 sim/testsuite/{sim => }/cris/c/clone3.c | 0 sim/testsuite/{sim => }/cris/c/clone4.c | 0 sim/testsuite/{sim => }/cris/c/clone5.c | 0 sim/testsuite/{sim => }/cris/c/clone6.c | 0 sim/testsuite/{sim => }/cris/c/ex1.c | 0 sim/testsuite/{sim => }/cris/c/exitg1.c | 0 sim/testsuite/{sim => }/cris/c/exitg2.c | 0 sim/testsuite/{sim => }/cris/c/fcntl1.c | 0 sim/testsuite/{sim => }/cris/c/fcntl2.c | 0 sim/testsuite/{sim => }/cris/c/fdopen1.c | 0 sim/testsuite/{sim => }/cris/c/fdopen2.c | 0 sim/testsuite/{sim => }/cris/c/freopen1.c | 0 sim/testsuite/{sim => }/cris/c/freopen2.c | 0 sim/testsuite/{sim => }/cris/c/ftruncate1.c | 0 sim/testsuite/{sim => }/cris/c/ftruncate2.c | 0 sim/testsuite/{sim => }/cris/c/getcwd1.c | 0 sim/testsuite/{sim => }/cris/c/gettod.c | 0 sim/testsuite/{sim => }/cris/c/hello.c | 0 sim/testsuite/{sim => }/cris/c/helloaout.c | 0 sim/testsuite/{sim => }/cris/c/hellodyn.c | 0 sim/testsuite/{sim => }/cris/c/hellodyn2.c | 0 sim/testsuite/{sim => }/cris/c/hellodyn3.c | 0 sim/testsuite/{sim => }/cris/c/kill1.c | 0 sim/testsuite/{sim => }/cris/c/kill2.c | 0 sim/testsuite/{sim => }/cris/c/kill3.c | 0 sim/testsuite/{sim => }/cris/c/mapbrk.c | 0 sim/testsuite/{sim => }/cris/c/mmap1.c | 0 sim/testsuite/{sim => }/cris/c/mmap2.c | 0 sim/testsuite/{sim => }/cris/c/mmap3.c | 0 sim/testsuite/{sim => }/cris/c/mmap4.c | 0 sim/testsuite/{sim => }/cris/c/mmap5.c | 0 sim/testsuite/{sim => }/cris/c/mmap6.c | 0 sim/testsuite/{sim => }/cris/c/mmap7.c | 0 sim/testsuite/{sim => }/cris/c/mmap8.c | 0 sim/testsuite/{sim => }/cris/c/mprotect1.c | 0 sim/testsuite/{sim => }/cris/c/mprotect2.c | 0 sim/testsuite/{sim => }/cris/c/mremap.c | 0 sim/testsuite/{sim => }/cris/c/openpf1.c | 0 sim/testsuite/{sim => }/cris/c/openpf2.c | 0 sim/testsuite/{sim => }/cris/c/openpf3.c | 0 sim/testsuite/{sim => }/cris/c/openpf4.c | 0 sim/testsuite/{sim => }/cris/c/openpf5.c | 0 sim/testsuite/{sim => }/cris/c/pipe1.c | 0 sim/testsuite/{sim => }/cris/c/pipe2.c | 0 sim/testsuite/{sim => }/cris/c/pipe3.c | 0 sim/testsuite/{sim => }/cris/c/pipe4.c | 0 sim/testsuite/{sim => }/cris/c/pipe5.c | 0 sim/testsuite/{sim => }/cris/c/pipe6.c | 0 sim/testsuite/{sim => }/cris/c/pipe7.c | 0 sim/testsuite/{sim => }/cris/c/readlink1.c | 0 sim/testsuite/{sim => }/cris/c/readlink10.c | 0 sim/testsuite/{sim => }/cris/c/readlink11.c | 0 sim/testsuite/{sim => }/cris/c/readlink2.c | 0 sim/testsuite/{sim => }/cris/c/readlink3.c | 0 sim/testsuite/{sim => }/cris/c/readlink4.c | 0 sim/testsuite/{sim => }/cris/c/readlink5.c | 0 sim/testsuite/{sim => }/cris/c/readlink6.c | 0 sim/testsuite/{sim => }/cris/c/readlink7.c | 0 sim/testsuite/{sim => }/cris/c/readlink8.c | 0 sim/testsuite/{sim => }/cris/c/readlink9.c | 0 sim/testsuite/{sim => }/cris/c/rename2.c | 0 sim/testsuite/{sim => }/cris/c/rtsigprocmask1.c | 0 sim/testsuite/{sim => }/cris/c/rtsigprocmask2.c | 0 sim/testsuite/{sim => }/cris/c/rtsigsuspend1.c | 0 sim/testsuite/{sim => }/cris/c/rtsigsuspend2.c | 0 sim/testsuite/{sim => }/cris/c/sched1.c | 0 sim/testsuite/{sim => }/cris/c/sched2.c | 0 sim/testsuite/{sim => }/cris/c/sched3.c | 0 sim/testsuite/{sim => }/cris/c/sched4.c | 0 sim/testsuite/{sim => }/cris/c/sched5.c | 0 sim/testsuite/{sim => }/cris/c/sched6.c | 0 sim/testsuite/{sim => }/cris/c/sched7.c | 0 sim/testsuite/{sim => }/cris/c/sched8.c | 0 sim/testsuite/{sim => }/cris/c/sched9.c | 0 sim/testsuite/{sim => }/cris/c/seek1.c | 0 sim/testsuite/{sim => }/cris/c/seek2.c | 0 sim/testsuite/{sim => }/cris/c/seek3.c | 0 sim/testsuite/{sim => }/cris/c/seek4.c | 0 sim/testsuite/{sim => }/cris/c/setrlimit1.c | 0 sim/testsuite/{sim => }/cris/c/settls1.c | 0 sim/testsuite/{sim => }/cris/c/sig1.c | 0 sim/testsuite/{sim => }/cris/c/sig10.c | 0 sim/testsuite/{sim => }/cris/c/sig11.c | 0 sim/testsuite/{sim => }/cris/c/sig12.c | 0 sim/testsuite/{sim => }/cris/c/sig13.c | 0 sim/testsuite/{sim => }/cris/c/sig2.c | 0 sim/testsuite/{sim => }/cris/c/sig3.c | 0 sim/testsuite/{sim => }/cris/c/sig4.c | 0 sim/testsuite/{sim => }/cris/c/sig5.c | 0 sim/testsuite/{sim => }/cris/c/sig6.c | 0 sim/testsuite/{sim => }/cris/c/sig7.c | 0 sim/testsuite/{sim => }/cris/c/sig8.c | 0 sim/testsuite/{sim => }/cris/c/sig9.c | 0 sim/testsuite/{sim => }/cris/c/sigreturn1.c | 0 sim/testsuite/{sim => }/cris/c/sigreturn2.c | 0 sim/testsuite/{sim => }/cris/c/sigreturn3.c | 0 sim/testsuite/{sim => }/cris/c/sigreturn4.c | 0 sim/testsuite/{sim => }/cris/c/sjlj.c | 0 sim/testsuite/{sim => }/cris/c/sock1.c | 0 sim/testsuite/{sim => }/cris/c/stat1.c | 0 sim/testsuite/{sim => }/cris/c/stat2.c | 0 sim/testsuite/{sim => }/cris/c/stat3.c | 0 sim/testsuite/{sim => }/cris/c/stat4.c | 0 sim/testsuite/{sim => }/cris/c/stat5.c | 0 sim/testsuite/{sim => }/cris/c/stat7.c | 0 sim/testsuite/{sim => }/cris/c/stat8.c | 0 sim/testsuite/{sim => }/cris/c/syscall1.c | 0 sim/testsuite/{sim => }/cris/c/syscall2.c | 0 sim/testsuite/{sim => }/cris/c/syscall3.c | 0 sim/testsuite/{sim => }/cris/c/syscall4.c | 0 sim/testsuite/{sim => }/cris/c/syscall5.c | 0 sim/testsuite/{sim => }/cris/c/syscall6.c | 0 sim/testsuite/{sim => }/cris/c/syscall7.c | 0 sim/testsuite/{sim => }/cris/c/syscall8.c | 0 sim/testsuite/{sim => }/cris/c/sysctl1.c | 0 sim/testsuite/{sim => }/cris/c/sysctl2.c | 0 sim/testsuite/{sim => }/cris/c/sysctl3.c | 0 sim/testsuite/{sim => }/cris/c/thread2.c | 0 sim/testsuite/{sim => }/cris/c/thread3.c | 0 sim/testsuite/{sim => }/cris/c/thread4.c | 0 sim/testsuite/{sim => }/cris/c/thread5.c | 0 sim/testsuite/{sim => }/cris/c/time1.c | 0 sim/testsuite/{sim => }/cris/c/time2.c | 0 sim/testsuite/{sim => }/cris/c/truncate1.c | 0 sim/testsuite/{sim => }/cris/c/truncate2.c | 0 sim/testsuite/{sim => }/cris/c/ugetrlimit1.c | 0 sim/testsuite/{sim => }/cris/c/uname1.c | 0 sim/testsuite/{sim => }/cris/c/writev1.c | 0 sim/testsuite/{sim => }/cris/c/writev2.c | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/host1.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq1.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq2.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq3.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq4.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq5.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq6.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/mbox1.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/mem1.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/mem2.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/poll1.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/quit.s | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/rvc.exp | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/std.dev | 0 .../{sim => }/cris/hw/rv-n-cris/testutils.inc | 0 .../{sim => }/cris/hw/rv-n-cris/trivial1.ms | 0 .../{sim => }/cris/hw/rv-n-cris/trivial2.ms | 0 .../{sim => }/cris/hw/rv-n-cris/trivial3.ms | 0 .../{sim => }/cris/hw/rv-n-cris/trivial4.ms | 0 .../{sim => }/cris/hw/rv-n-cris/trivial4.r | 0 .../{sim => }/cris/hw/rv-n-cris/trivial5.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/wd1.ms | 0 sim/testsuite/{sim => }/d10v/ChangeLog | 0 sim/testsuite/{sim => }/d10v/allinsn.exp | 0 sim/testsuite/{sim => }/d10v/exit47.s | 0 sim/testsuite/{sim => }/d10v/hello.s | 0 sim/testsuite/{sim => }/d10v/t-ae-ld-d.s | 0 sim/testsuite/{sim => }/d10v/t-ae-ld-i.s | 0 sim/testsuite/{sim => }/d10v/t-ae-ld-id.s | 0 sim/testsuite/{sim => }/d10v/t-ae-ld-im.s | 0 sim/testsuite/{sim => }/d10v/t-ae-ld-ip.s | 0 sim/testsuite/{sim => }/d10v/t-ae-ld2w-d.s | 0 sim/testsuite/{sim => }/d10v/t-ae-ld2w-i.s | 0 sim/testsuite/{sim => }/d10v/t-ae-ld2w-id.s | 0 sim/testsuite/{sim => }/d10v/t-ae-ld2w-im.s | 0 sim/testsuite/{sim => }/d10v/t-ae-ld2w-ip.s | 0 sim/testsuite/{sim => }/d10v/t-ae-st-d.s | 0 sim/testsuite/{sim => }/d10v/t-ae-st-i.s | 0 sim/testsuite/{sim => }/d10v/t-ae-st-id.s | 0 sim/testsuite/{sim => }/d10v/t-ae-st-im.s | 0 sim/testsuite/{sim => }/d10v/t-ae-st-ip.s | 0 sim/testsuite/{sim => }/d10v/t-ae-st-is.s | 0 sim/testsuite/{sim => }/d10v/t-ae-st2w-d.s | 0 sim/testsuite/{sim => }/d10v/t-ae-st2w-i.s | 0 sim/testsuite/{sim => }/d10v/t-ae-st2w-id.s | 0 sim/testsuite/{sim => }/d10v/t-ae-st2w-im.s | 0 sim/testsuite/{sim => }/d10v/t-ae-st2w-ip.s | 0 sim/testsuite/{sim => }/d10v/t-ae-st2w-is.s | 0 sim/testsuite/{sim => }/d10v/t-dbt.s | 0 sim/testsuite/{sim => }/d10v/t-ld-st.s | 0 sim/testsuite/{sim => }/d10v/t-mac.s | 0 sim/testsuite/{sim => }/d10v/t-macros.i | 0 sim/testsuite/{sim => }/d10v/t-mod-ld-pre.s | 0 sim/testsuite/{sim => }/d10v/t-msbu.s | 0 sim/testsuite/{sim => }/d10v/t-mulxu.s | 0 sim/testsuite/{sim => }/d10v/t-mvtac.s | 0 sim/testsuite/{sim => }/d10v/t-mvtc.s | 0 sim/testsuite/{sim => }/d10v/t-rac.s | 0 sim/testsuite/{sim => }/d10v/t-rachi.s | 0 sim/testsuite/{sim => }/d10v/t-rdt.s | 0 sim/testsuite/{sim => }/d10v/t-rep.s | 0 sim/testsuite/{sim => }/d10v/t-rie-xx.s | 0 sim/testsuite/{sim => }/d10v/t-rte.s | 0 sim/testsuite/{sim => }/d10v/t-sac.s | 0 sim/testsuite/{sim => }/d10v/t-sachi.s | 0 sim/testsuite/{sim => }/d10v/t-sadd.s | 0 sim/testsuite/{sim => }/d10v/t-slae.s | 0 sim/testsuite/{sim => }/d10v/t-sp.s | 0 sim/testsuite/{sim => }/d10v/t-sub.s | 0 sim/testsuite/{sim => }/d10v/t-sub2w.s | 0 sim/testsuite/{sim => }/d10v/t-subi.s | 0 sim/testsuite/{sim => }/d10v/t-trap.s | 0 sim/testsuite/{sim => }/frv/ChangeLog | 0 sim/testsuite/{sim => }/frv/add.cgs | 0 sim/testsuite/{sim => }/frv/add.pcgs | 0 sim/testsuite/{sim => }/frv/addcc.cgs | 0 sim/testsuite/{sim => }/frv/addi.cgs | 0 sim/testsuite/{sim => }/frv/addicc.cgs | 0 sim/testsuite/{sim => }/frv/addx.cgs | 0 sim/testsuite/{sim => }/frv/addxcc.cgs | 0 sim/testsuite/{sim => }/frv/addxi.cgs | 0 sim/testsuite/{sim => }/frv/addxicc.cgs | 0 sim/testsuite/{sim => }/frv/allinsn.exp | 0 sim/testsuite/{sim => }/frv/and.cgs | 0 sim/testsuite/{sim => }/frv/andcc.cgs | 0 sim/testsuite/{sim => }/frv/andcr.cgs | 0 sim/testsuite/{sim => }/frv/andi.cgs | 0 sim/testsuite/{sim => }/frv/andicc.cgs | 0 sim/testsuite/{sim => }/frv/andncr.cgs | 0 sim/testsuite/{sim => }/frv/bar.cgs | 0 sim/testsuite/{sim => }/frv/bc.cgs | 0 sim/testsuite/{sim => }/frv/bcclr.cgs | 0 sim/testsuite/{sim => }/frv/bceqlr.cgs | 0 sim/testsuite/{sim => }/frv/bcgelr.cgs | 0 sim/testsuite/{sim => }/frv/bcgtlr.cgs | 0 sim/testsuite/{sim => }/frv/bchilr.cgs | 0 sim/testsuite/{sim => }/frv/bclelr.cgs | 0 sim/testsuite/{sim => }/frv/bclr.cgs | 0 sim/testsuite/{sim => }/frv/bclslr.cgs | 0 sim/testsuite/{sim => }/frv/bcltlr.cgs | 0 sim/testsuite/{sim => }/frv/bcnclr.cgs | 0 sim/testsuite/{sim => }/frv/bcnelr.cgs | 0 sim/testsuite/{sim => }/frv/bcnlr.cgs | 0 sim/testsuite/{sim => }/frv/bcnolr.cgs | 0 sim/testsuite/{sim => }/frv/bcnvlr.cgs | 0 sim/testsuite/{sim => }/frv/bcplr.cgs | 0 sim/testsuite/{sim => }/frv/bcralr.cgs | 0 sim/testsuite/{sim => }/frv/bctrlr.cgs | 0 sim/testsuite/{sim => }/frv/bcvlr.cgs | 0 sim/testsuite/{sim => }/frv/beq.cgs | 0 sim/testsuite/{sim => }/frv/beqlr.cgs | 0 sim/testsuite/{sim => }/frv/bge.cgs | 0 sim/testsuite/{sim => }/frv/bgelr.cgs | 0 sim/testsuite/{sim => }/frv/bgt.cgs | 0 sim/testsuite/{sim => }/frv/bgtlr.cgs | 0 sim/testsuite/{sim => }/frv/bhi.cgs | 0 sim/testsuite/{sim => }/frv/bhilr.cgs | 0 sim/testsuite/{sim => }/frv/ble.cgs | 0 sim/testsuite/{sim => }/frv/blelr.cgs | 0 sim/testsuite/{sim => }/frv/bls.cgs | 0 sim/testsuite/{sim => }/frv/blslr.cgs | 0 sim/testsuite/{sim => }/frv/blt.cgs | 0 sim/testsuite/{sim => }/frv/bltlr.cgs | 0 sim/testsuite/{sim => }/frv/bn.cgs | 0 sim/testsuite/{sim => }/frv/bnc.cgs | 0 sim/testsuite/{sim => }/frv/bnclr.cgs | 0 sim/testsuite/{sim => }/frv/bne.cgs | 0 sim/testsuite/{sim => }/frv/bnelr.cgs | 0 sim/testsuite/{sim => }/frv/bnlr.cgs | 0 sim/testsuite/{sim => }/frv/bno.cgs | 0 sim/testsuite/{sim => }/frv/bnolr.cgs | 0 sim/testsuite/{sim => }/frv/bnv.cgs | 0 sim/testsuite/{sim => }/frv/bnvlr.cgs | 0 sim/testsuite/{sim => }/frv/bp.cgs | 0 sim/testsuite/{sim => }/frv/bplr.cgs | 0 sim/testsuite/{sim => }/frv/bra.cgs | 0 sim/testsuite/{sim => }/frv/bralr.cgs | 0 sim/testsuite/{sim => }/frv/branch.pcgs | 0 sim/testsuite/{sim => }/frv/break.cgs | 0 sim/testsuite/{sim => }/frv/bv.cgs | 0 sim/testsuite/{sim => }/frv/bvlr.cgs | 0 sim/testsuite/{sim => }/frv/cache.ms | 0 sim/testsuite/{sim => }/frv/cadd.cgs | 0 sim/testsuite/{sim => }/frv/caddcc.cgs | 0 sim/testsuite/{sim => }/frv/call.cgs | 0 sim/testsuite/{sim => }/frv/call.pcgs | 0 sim/testsuite/{sim => }/frv/callil.cgs | 0 sim/testsuite/{sim => }/frv/calll.cgs | 0 sim/testsuite/{sim => }/frv/cand.cgs | 0 sim/testsuite/{sim => }/frv/candcc.cgs | 0 sim/testsuite/{sim => }/frv/ccalll.cgs | 0 sim/testsuite/{sim => }/frv/cckc.cgs | 0 sim/testsuite/{sim => }/frv/cckeq.cgs | 0 sim/testsuite/{sim => }/frv/cckge.cgs | 0 sim/testsuite/{sim => }/frv/cckgt.cgs | 0 sim/testsuite/{sim => }/frv/cckhi.cgs | 0 sim/testsuite/{sim => }/frv/cckle.cgs | 0 sim/testsuite/{sim => }/frv/cckls.cgs | 0 sim/testsuite/{sim => }/frv/ccklt.cgs | 0 sim/testsuite/{sim => }/frv/cckn.cgs | 0 sim/testsuite/{sim => }/frv/ccknc.cgs | 0 sim/testsuite/{sim => }/frv/cckne.cgs | 0 sim/testsuite/{sim => }/frv/cckno.cgs | 0 sim/testsuite/{sim => }/frv/ccknv.cgs | 0 sim/testsuite/{sim => }/frv/cckp.cgs | 0 sim/testsuite/{sim => }/frv/cckra.cgs | 0 sim/testsuite/{sim => }/frv/cckv.cgs | 0 sim/testsuite/{sim => }/frv/ccmp.cgs | 0 sim/testsuite/{sim => }/frv/cfabss.cgs | 0 sim/testsuite/{sim => }/frv/cfadds.cgs | 0 sim/testsuite/{sim => }/frv/cfckeq.cgs | 0 sim/testsuite/{sim => }/frv/cfckge.cgs | 0 sim/testsuite/{sim => }/frv/cfckgt.cgs | 0 sim/testsuite/{sim => }/frv/cfckle.cgs | 0 sim/testsuite/{sim => }/frv/cfcklg.cgs | 0 sim/testsuite/{sim => }/frv/cfcklt.cgs | 0 sim/testsuite/{sim => }/frv/cfckne.cgs | 0 sim/testsuite/{sim => }/frv/cfckno.cgs | 0 sim/testsuite/{sim => }/frv/cfcko.cgs | 0 sim/testsuite/{sim => }/frv/cfckra.cgs | 0 sim/testsuite/{sim => }/frv/cfcku.cgs | 0 sim/testsuite/{sim => }/frv/cfckue.cgs | 0 sim/testsuite/{sim => }/frv/cfckug.cgs | 0 sim/testsuite/{sim => }/frv/cfckuge.cgs | 0 sim/testsuite/{sim => }/frv/cfckul.cgs | 0 sim/testsuite/{sim => }/frv/cfckule.cgs | 0 sim/testsuite/{sim => }/frv/cfcmps.cgs | 0 sim/testsuite/{sim => }/frv/cfdivs.cgs | 0 sim/testsuite/{sim => }/frv/cfitos.cgs | 0 sim/testsuite/{sim => }/frv/cfmadds.cgs | 0 sim/testsuite/{sim => }/frv/cfmas.cgs | 0 sim/testsuite/{sim => }/frv/cfmovs.cgs | 0 sim/testsuite/{sim => }/frv/cfmss.cgs | 0 sim/testsuite/{sim => }/frv/cfmsubs.cgs | 0 sim/testsuite/{sim => }/frv/cfmuls.cgs | 0 sim/testsuite/{sim => }/frv/cfnegs.cgs | 0 sim/testsuite/{sim => }/frv/cfsqrts.cgs | 0 sim/testsuite/{sim => }/frv/cfstoi.cgs | 0 sim/testsuite/{sim => }/frv/cfsubs.cgs | 0 sim/testsuite/{sim => }/frv/cjmpl.cgs | 0 sim/testsuite/{sim => }/frv/ckc.cgs | 0 sim/testsuite/{sim => }/frv/ckeq.cgs | 0 sim/testsuite/{sim => }/frv/ckge.cgs | 0 sim/testsuite/{sim => }/frv/ckgt.cgs | 0 sim/testsuite/{sim => }/frv/ckhi.cgs | 0 sim/testsuite/{sim => }/frv/ckle.cgs | 0 sim/testsuite/{sim => }/frv/ckls.cgs | 0 sim/testsuite/{sim => }/frv/cklt.cgs | 0 sim/testsuite/{sim => }/frv/ckn.cgs | 0 sim/testsuite/{sim => }/frv/cknc.cgs | 0 sim/testsuite/{sim => }/frv/ckne.cgs | 0 sim/testsuite/{sim => }/frv/ckno.cgs | 0 sim/testsuite/{sim => }/frv/cknv.cgs | 0 sim/testsuite/{sim => }/frv/ckp.cgs | 0 sim/testsuite/{sim => }/frv/ckra.cgs | 0 sim/testsuite/{sim => }/frv/ckv.cgs | 0 sim/testsuite/{sim => }/frv/cld.cgs | 0 sim/testsuite/{sim => }/frv/cldbf.cgs | 0 sim/testsuite/{sim => }/frv/cldbfu.cgs | 0 sim/testsuite/{sim => }/frv/cldd.cgs | 0 sim/testsuite/{sim => }/frv/clddf.cgs | 0 sim/testsuite/{sim => }/frv/clddfu.cgs | 0 sim/testsuite/{sim => }/frv/clddu.cgs | 0 sim/testsuite/{sim => }/frv/cldf.cgs | 0 sim/testsuite/{sim => }/frv/cldfu.cgs | 0 sim/testsuite/{sim => }/frv/cldhf.cgs | 0 sim/testsuite/{sim => }/frv/cldhfu.cgs | 0 sim/testsuite/{sim => }/frv/cldq.cgs | 0 sim/testsuite/{sim => }/frv/cldqu.cgs | 0 sim/testsuite/{sim => }/frv/cldsb.cgs | 0 sim/testsuite/{sim => }/frv/cldsbu.cgs | 0 sim/testsuite/{sim => }/frv/cldsh.cgs | 0 sim/testsuite/{sim => }/frv/cldshu.cgs | 0 sim/testsuite/{sim => }/frv/cldu.cgs | 0 sim/testsuite/{sim => }/frv/cldub.cgs | 0 sim/testsuite/{sim => }/frv/cldubu.cgs | 0 sim/testsuite/{sim => }/frv/clduh.cgs | 0 sim/testsuite/{sim => }/frv/clduhu.cgs | 0 sim/testsuite/{sim => }/frv/clrfa.cgs | 0 sim/testsuite/{sim => }/frv/clrfr.cgs | 0 sim/testsuite/{sim => }/frv/clrga.cgs | 0 sim/testsuite/{sim => }/frv/clrgr.cgs | 0 sim/testsuite/{sim => }/frv/cmaddhss.cgs | 0 sim/testsuite/{sim => }/frv/cmaddhus.cgs | 0 sim/testsuite/{sim => }/frv/cmand.cgs | 0 sim/testsuite/{sim => }/frv/cmbtoh.cgs | 0 sim/testsuite/{sim => }/frv/cmbtohe.cgs | 0 sim/testsuite/{sim => }/frv/cmcpxis.cgs | 0 sim/testsuite/{sim => }/frv/cmcpxiu.cgs | 0 sim/testsuite/{sim => }/frv/cmcpxrs.cgs | 0 sim/testsuite/{sim => }/frv/cmcpxru.cgs | 0 sim/testsuite/{sim => }/frv/cmexpdhd.cgs | 0 sim/testsuite/{sim => }/frv/cmexpdhw.cgs | 0 sim/testsuite/{sim => }/frv/cmhtob.cgs | 0 sim/testsuite/{sim => }/frv/cmmachs.cgs | 0 sim/testsuite/{sim => }/frv/cmmachu.cgs | 0 sim/testsuite/{sim => }/frv/cmmulhs.cgs | 0 sim/testsuite/{sim => }/frv/cmmulhu.cgs | 0 sim/testsuite/{sim => }/frv/cmnot.cgs | 0 sim/testsuite/{sim => }/frv/cmor.cgs | 0 sim/testsuite/{sim => }/frv/cmov.cgs | 0 sim/testsuite/{sim => }/frv/cmovfg.cgs | 0 sim/testsuite/{sim => }/frv/cmovfgd.cgs | 0 sim/testsuite/{sim => }/frv/cmovgf.cgs | 0 sim/testsuite/{sim => }/frv/cmovgfd.cgs | 0 sim/testsuite/{sim => }/frv/cmp.cgs | 0 sim/testsuite/{sim => }/frv/cmpb.cgs | 0 sim/testsuite/{sim => }/frv/cmpba.cgs | 0 sim/testsuite/{sim => }/frv/cmpi.cgs | 0 sim/testsuite/{sim => }/frv/cmqmachs.cgs | 0 sim/testsuite/{sim => }/frv/cmqmachu.cgs | 0 sim/testsuite/{sim => }/frv/cmqmulhs.cgs | 0 sim/testsuite/{sim => }/frv/cmqmulhu.cgs | 0 sim/testsuite/{sim => }/frv/cmsubhss.cgs | 0 sim/testsuite/{sim => }/frv/cmsubhus.cgs | 0 sim/testsuite/{sim => }/frv/cmxor.cgs | 0 sim/testsuite/{sim => }/frv/cnot.cgs | 0 sim/testsuite/{sim => }/frv/commitfa.cgs | 0 sim/testsuite/{sim => }/frv/commitfr.cgs | 0 sim/testsuite/{sim => }/frv/commitga.cgs | 0 sim/testsuite/{sim => }/frv/commitgr.cgs | 0 sim/testsuite/{sim => }/frv/cop1.cgs | 0 sim/testsuite/{sim => }/frv/cop2.cgs | 0 sim/testsuite/{sim => }/frv/cor.cgs | 0 sim/testsuite/{sim => }/frv/corcc.cgs | 0 sim/testsuite/{sim => }/frv/cscan.cgs | 0 sim/testsuite/{sim => }/frv/csdiv.cgs | 0 sim/testsuite/{sim => }/frv/csll.cgs | 0 sim/testsuite/{sim => }/frv/csllcc.cgs | 0 sim/testsuite/{sim => }/frv/csmul.cgs | 0 sim/testsuite/{sim => }/frv/csmulcc.cgs | 0 sim/testsuite/{sim => }/frv/csra.cgs | 0 sim/testsuite/{sim => }/frv/csracc.cgs | 0 sim/testsuite/{sim => }/frv/csrl.cgs | 0 sim/testsuite/{sim => }/frv/csrlcc.cgs | 0 sim/testsuite/{sim => }/frv/cst.cgs | 0 sim/testsuite/{sim => }/frv/cstb.cgs | 0 sim/testsuite/{sim => }/frv/cstbf.cgs | 0 sim/testsuite/{sim => }/frv/cstbfu.cgs | 0 sim/testsuite/{sim => }/frv/cstbu.cgs | 0 sim/testsuite/{sim => }/frv/cstd.cgs | 0 sim/testsuite/{sim => }/frv/cstdf.cgs | 0 sim/testsuite/{sim => }/frv/cstdfu.cgs | 0 sim/testsuite/{sim => }/frv/cstdu.cgs | 0 sim/testsuite/{sim => }/frv/cstf.cgs | 0 sim/testsuite/{sim => }/frv/cstfu.cgs | 0 sim/testsuite/{sim => }/frv/csth.cgs | 0 sim/testsuite/{sim => }/frv/csthf.cgs | 0 sim/testsuite/{sim => }/frv/csthfu.cgs | 0 sim/testsuite/{sim => }/frv/csthu.cgs | 0 sim/testsuite/{sim => }/frv/cstq.cgs | 0 sim/testsuite/{sim => }/frv/cstu.cgs | 0 sim/testsuite/{sim => }/frv/csub.cgs | 0 sim/testsuite/{sim => }/frv/csubcc.cgs | 0 sim/testsuite/{sim => }/frv/cswap.cgs | 0 sim/testsuite/{sim => }/frv/cudiv.cgs | 0 sim/testsuite/{sim => }/frv/cxor.cgs | 0 sim/testsuite/{sim => }/frv/cxorcc.cgs | 0 sim/testsuite/{sim => }/frv/dcef.cgs | 0 sim/testsuite/{sim => }/frv/dcei.cgs | 0 sim/testsuite/{sim => }/frv/dcf.cgs | 0 sim/testsuite/{sim => }/frv/dci.cgs | 0 sim/testsuite/{sim => }/frv/exit47.ms | 0 sim/testsuite/{sim => }/frv/fabsd.cgs | 0 sim/testsuite/{sim => }/frv/fabss.cgs | 0 sim/testsuite/{sim => }/frv/faddd.cgs | 0 sim/testsuite/{sim => }/frv/fadds.cgs | 0 sim/testsuite/{sim => }/frv/fbeq.cgs | 0 sim/testsuite/{sim => }/frv/fbeqlr.cgs | 0 sim/testsuite/{sim => }/frv/fbge.cgs | 0 sim/testsuite/{sim => }/frv/fbgelr.cgs | 0 sim/testsuite/{sim => }/frv/fbgt.cgs | 0 sim/testsuite/{sim => }/frv/fbgtlr.cgs | 0 sim/testsuite/{sim => }/frv/fble.cgs | 0 sim/testsuite/{sim => }/frv/fblelr.cgs | 0 sim/testsuite/{sim => }/frv/fblg.cgs | 0 sim/testsuite/{sim => }/frv/fblglr.cgs | 0 sim/testsuite/{sim => }/frv/fblt.cgs | 0 sim/testsuite/{sim => }/frv/fbltlr.cgs | 0 sim/testsuite/{sim => }/frv/fbne.cgs | 0 sim/testsuite/{sim => }/frv/fbnelr.cgs | 0 sim/testsuite/{sim => }/frv/fbno.cgs | 0 sim/testsuite/{sim => }/frv/fbnolr.cgs | 0 sim/testsuite/{sim => }/frv/fbo.cgs | 0 sim/testsuite/{sim => }/frv/fbolr.cgs | 0 sim/testsuite/{sim => }/frv/fbra.cgs | 0 sim/testsuite/{sim => }/frv/fbralr.cgs | 0 sim/testsuite/{sim => }/frv/fbu.cgs | 0 sim/testsuite/{sim => }/frv/fbue.cgs | 0 sim/testsuite/{sim => }/frv/fbuelr.cgs | 0 sim/testsuite/{sim => }/frv/fbug.cgs | 0 sim/testsuite/{sim => }/frv/fbuge.cgs | 0 sim/testsuite/{sim => }/frv/fbugelr.cgs | 0 sim/testsuite/{sim => }/frv/fbuglr.cgs | 0 sim/testsuite/{sim => }/frv/fbul.cgs | 0 sim/testsuite/{sim => }/frv/fbule.cgs | 0 sim/testsuite/{sim => }/frv/fbulelr.cgs | 0 sim/testsuite/{sim => }/frv/fbullr.cgs | 0 sim/testsuite/{sim => }/frv/fbulr.cgs | 0 sim/testsuite/{sim => }/frv/fcbeqlr.cgs | 0 sim/testsuite/{sim => }/frv/fcbgelr.cgs | 0 sim/testsuite/{sim => }/frv/fcbgtlr.cgs | 0 sim/testsuite/{sim => }/frv/fcblelr.cgs | 0 sim/testsuite/{sim => }/frv/fcblglr.cgs | 0 sim/testsuite/{sim => }/frv/fcbltlr.cgs | 0 sim/testsuite/{sim => }/frv/fcbnelr.cgs | 0 sim/testsuite/{sim => }/frv/fcbnolr.cgs | 0 sim/testsuite/{sim => }/frv/fcbolr.cgs | 0 sim/testsuite/{sim => }/frv/fcbralr.cgs | 0 sim/testsuite/{sim => }/frv/fcbuelr.cgs | 0 sim/testsuite/{sim => }/frv/fcbugelr.cgs | 0 sim/testsuite/{sim => }/frv/fcbuglr.cgs | 0 sim/testsuite/{sim => }/frv/fcbulelr.cgs | 0 sim/testsuite/{sim => }/frv/fcbullr.cgs | 0 sim/testsuite/{sim => }/frv/fcbulr.cgs | 0 sim/testsuite/{sim => }/frv/fckeq.cgs | 0 sim/testsuite/{sim => }/frv/fckge.cgs | 0 sim/testsuite/{sim => }/frv/fckgt.cgs | 0 sim/testsuite/{sim => }/frv/fckle.cgs | 0 sim/testsuite/{sim => }/frv/fcklg.cgs | 0 sim/testsuite/{sim => }/frv/fcklt.cgs | 0 sim/testsuite/{sim => }/frv/fckne.cgs | 0 sim/testsuite/{sim => }/frv/fckno.cgs | 0 sim/testsuite/{sim => }/frv/fcko.cgs | 0 sim/testsuite/{sim => }/frv/fckra.cgs | 0 sim/testsuite/{sim => }/frv/fcku.cgs | 0 sim/testsuite/{sim => }/frv/fckue.cgs | 0 sim/testsuite/{sim => }/frv/fckug.cgs | 0 sim/testsuite/{sim => }/frv/fckuge.cgs | 0 sim/testsuite/{sim => }/frv/fckul.cgs | 0 sim/testsuite/{sim => }/frv/fckule.cgs | 0 sim/testsuite/{sim => }/frv/fcmpd.cgs | 0 sim/testsuite/{sim => }/frv/fcmps.cgs | 0 sim/testsuite/{sim => }/frv/fdabss.cgs | 0 sim/testsuite/{sim => }/frv/fdadds.cgs | 0 sim/testsuite/{sim => }/frv/fdcmps.cgs | 0 sim/testsuite/{sim => }/frv/fddivs.cgs | 0 sim/testsuite/{sim => }/frv/fditos.cgs | 0 sim/testsuite/{sim => }/frv/fdivd.cgs | 0 sim/testsuite/{sim => }/frv/fdivs.cgs | 0 sim/testsuite/{sim => }/frv/fdmadds.cgs | 0 sim/testsuite/{sim => }/frv/fdmas.cgs | 0 sim/testsuite/{sim => }/frv/fdmovs.cgs | 0 sim/testsuite/{sim => }/frv/fdmss.cgs | 0 sim/testsuite/{sim => }/frv/fdmulcs.cgs | 0 sim/testsuite/{sim => }/frv/fdmuls.cgs | 0 sim/testsuite/{sim => }/frv/fdnegs.cgs | 0 sim/testsuite/{sim => }/frv/fdsads.cgs | 0 sim/testsuite/{sim => }/frv/fdsqrts.cgs | 0 sim/testsuite/{sim => }/frv/fdstoi.cgs | 0 sim/testsuite/{sim => }/frv/fdsubs.cgs | 0 sim/testsuite/{sim => }/frv/fdtoi.cgs | 0 sim/testsuite/{sim => }/frv/fitod.cgs | 0 sim/testsuite/{sim => }/frv/fitos.cgs | 0 sim/testsuite/{sim => }/frv/fmad.cgs | 0 sim/testsuite/{sim => }/frv/fmaddd.cgs | 0 sim/testsuite/{sim => }/frv/fmadds.cgs | 0 sim/testsuite/{sim => }/frv/fmas.cgs | 0 sim/testsuite/{sim => }/frv/fmovd.cgs | 0 sim/testsuite/{sim => }/frv/fmovs.cgs | 0 sim/testsuite/{sim => }/frv/fmsd.cgs | 0 sim/testsuite/{sim => }/frv/fmss.cgs | 0 sim/testsuite/{sim => }/frv/fmsubd.cgs | 0 sim/testsuite/{sim => }/frv/fmsubs.cgs | 0 sim/testsuite/{sim => }/frv/fmuld.cgs | 0 sim/testsuite/{sim => }/frv/fmuls.cgs | 0 sim/testsuite/{sim => }/frv/fnegd.cgs | 0 sim/testsuite/{sim => }/frv/fnegs.cgs | 0 sim/testsuite/{sim => }/frv/fnop.cgs | 0 sim/testsuite/{sim => }/frv/fr400/addss.cgs | 0 sim/testsuite/{sim => }/frv/fr400/allinsn.exp | 0 sim/testsuite/{sim => }/frv/fr400/csdiv.cgs | 0 sim/testsuite/{sim => }/frv/fr400/maddaccs.cgs | 0 sim/testsuite/{sim => }/frv/fr400/masaccs.cgs | 0 sim/testsuite/{sim => }/frv/fr400/maveh.cgs | 0 sim/testsuite/{sim => }/frv/fr400/mclracc.cgs | 0 sim/testsuite/{sim => }/frv/fr400/mhdseth.cgs | 0 sim/testsuite/{sim => }/frv/fr400/mhdsets.cgs | 0 sim/testsuite/{sim => }/frv/fr400/mhsethih.cgs | 0 sim/testsuite/{sim => }/frv/fr400/mhsethis.cgs | 0 sim/testsuite/{sim => }/frv/fr400/mhsetloh.cgs | 0 sim/testsuite/{sim => }/frv/fr400/mhsetlos.cgs | 0 sim/testsuite/{sim => }/frv/fr400/movgs.cgs | 0 sim/testsuite/{sim => }/frv/fr400/movsg.cgs | 0 sim/testsuite/{sim => }/frv/fr400/msubaccs.cgs | 0 sim/testsuite/{sim => }/frv/fr400/scutss.cgs | 0 sim/testsuite/{sim => }/frv/fr400/sdiv.cgs | 0 sim/testsuite/{sim => }/frv/fr400/sdivi.cgs | 0 sim/testsuite/{sim => }/frv/fr400/slass.cgs | 0 sim/testsuite/{sim => }/frv/fr400/smass.cgs | 0 sim/testsuite/{sim => }/frv/fr400/smsss.cgs | 0 sim/testsuite/{sim => }/frv/fr400/smu.cgs | 0 sim/testsuite/{sim => }/frv/fr400/subss.cgs | 0 sim/testsuite/{sim => }/frv/fr400/udiv.cgs | 0 sim/testsuite/{sim => }/frv/fr400/udivi.cgs | 0 sim/testsuite/{sim => }/frv/fr500/allinsn.exp | 0 sim/testsuite/{sim => }/frv/fr500/cmqaddhss.cgs | 0 sim/testsuite/{sim => }/frv/fr500/cmqaddhus.cgs | 0 sim/testsuite/{sim => }/frv/fr500/cmqsubhss.cgs | 0 sim/testsuite/{sim => }/frv/fr500/cmqsubhus.cgs | 0 sim/testsuite/{sim => }/frv/fr500/dcpl.cgs | 0 sim/testsuite/{sim => }/frv/fr500/dcul.cgs | 0 sim/testsuite/{sim => }/frv/fr500/mclracc.cgs | 0 sim/testsuite/{sim => }/frv/fr500/mqaddhss.cgs | 0 sim/testsuite/{sim => }/frv/fr500/mqaddhus.cgs | 0 sim/testsuite/{sim => }/frv/fr500/mqsubhss.cgs | 0 sim/testsuite/{sim => }/frv/fr500/mqsubhus.cgs | 0 sim/testsuite/{sim => }/frv/fr550/allinsn.exp | 0 sim/testsuite/{sim => }/frv/fr550/cmaddhss.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmaddhus.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmcpxiu.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmcpxru.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmmachs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmmachu.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmqaddhss.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmqaddhus.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmqmachs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmqmachu.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmqsubhss.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmqsubhus.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmsubhss.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmsubhus.cgs | 0 sim/testsuite/{sim => }/frv/fr550/dcpl.cgs | 0 sim/testsuite/{sim => }/frv/fr550/dcul.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mabshs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/maddaccs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/maddhss.cgs | 0 sim/testsuite/{sim => }/frv/fr550/maddhus.cgs | 0 sim/testsuite/{sim => }/frv/fr550/masaccs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mdaddaccs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mdasaccs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mdsubaccs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mmachs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mmachu.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mmrdhs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mmrdhu.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mqaddhss.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mqaddhus.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mqmachs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mqmachu.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mqmacxhs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mqsubhss.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mqsubhus.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mqxmachs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mqxmacxhs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/msubaccs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/msubhss.cgs | 0 sim/testsuite/{sim => }/frv/fr550/msubhus.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mtrap.cgs | 0 sim/testsuite/{sim => }/frv/fr550/udiv.cgs | 0 sim/testsuite/{sim => }/frv/fr550/udivi.cgs | 0 sim/testsuite/{sim => }/frv/fsqrtd.cgs | 0 sim/testsuite/{sim => }/frv/fsqrts.cgs | 0 sim/testsuite/{sim => }/frv/fstoi.cgs | 0 sim/testsuite/{sim => }/frv/fsubd.cgs | 0 sim/testsuite/{sim => }/frv/fsubs.cgs | 0 sim/testsuite/{sim => }/frv/fteq.cgs | 0 sim/testsuite/{sim => }/frv/ftge.cgs | 0 sim/testsuite/{sim => }/frv/ftgt.cgs | 0 sim/testsuite/{sim => }/frv/ftieq.cgs | 0 sim/testsuite/{sim => }/frv/ftige.cgs | 0 sim/testsuite/{sim => }/frv/ftigt.cgs | 0 sim/testsuite/{sim => }/frv/ftile.cgs | 0 sim/testsuite/{sim => }/frv/ftilg.cgs | 0 sim/testsuite/{sim => }/frv/ftilt.cgs | 0 sim/testsuite/{sim => }/frv/ftine.cgs | 0 sim/testsuite/{sim => }/frv/ftino.cgs | 0 sim/testsuite/{sim => }/frv/ftio.cgs | 0 sim/testsuite/{sim => }/frv/ftira.cgs | 0 sim/testsuite/{sim => }/frv/ftiu.cgs | 0 sim/testsuite/{sim => }/frv/ftiue.cgs | 0 sim/testsuite/{sim => }/frv/ftiug.cgs | 0 sim/testsuite/{sim => }/frv/ftiuge.cgs | 0 sim/testsuite/{sim => }/frv/ftiul.cgs | 0 sim/testsuite/{sim => }/frv/ftle.cgs | 0 sim/testsuite/{sim => }/frv/ftlg.cgs | 0 sim/testsuite/{sim => }/frv/ftlt.cgs | 0 sim/testsuite/{sim => }/frv/ftne.cgs | 0 sim/testsuite/{sim => }/frv/ftno.cgs | 0 sim/testsuite/{sim => }/frv/fto.cgs | 0 sim/testsuite/{sim => }/frv/ftra.cgs | 0 sim/testsuite/{sim => }/frv/ftu.cgs | 0 sim/testsuite/{sim => }/frv/ftue.cgs | 0 sim/testsuite/{sim => }/frv/ftug.cgs | 0 sim/testsuite/{sim => }/frv/ftuge.cgs | 0 sim/testsuite/{sim => }/frv/ftul.cgs | 0 sim/testsuite/{sim => }/frv/ftule.cgs | 0 sim/testsuite/{sim => }/frv/grloop.ms | 0 sim/testsuite/{sim => }/frv/hello.ms | 0 sim/testsuite/{sim => }/frv/icei.cgs | 0 sim/testsuite/{sim => }/frv/ici.cgs | 0 sim/testsuite/{sim => }/frv/icpl.cgs | 0 sim/testsuite/{sim => }/frv/icul.cgs | 0 sim/testsuite/{sim => }/frv/interrupts.exp | 0 .../{sim => }/frv/interrupts/Ipipe-fr400.cgs | 0 .../{sim => }/frv/interrupts/Ipipe-fr500.cgs | 0 .../{sim => }/frv/interrupts/badalign-fr550.cgs | 0 .../{sim => }/frv/interrupts/badalign.cgs | 0 .../{sim => }/frv/interrupts/compound-fr550.cgs | 0 .../{sim => }/frv/interrupts/compound.cgs | 0 .../frv/interrupts/data_store_error-fr550.cgs | 0 .../{sim => }/frv/interrupts/data_store_error.cgs | 0 .../frv/interrupts/fp_exception-fr550.cgs | 0 .../{sim => }/frv/interrupts/fp_exception.cgs | 0 sim/testsuite/{sim => }/frv/interrupts/illinsn.cgs | 0 .../frv/interrupts/insn_access_error-fr550.cgs | 0 .../{sim => }/frv/interrupts/insn_access_error.cgs | 0 .../{sim => }/frv/interrupts/mp_exception.cgs | 0 .../frv/interrupts/privileged_instruction.cgs | 0 .../{sim => }/frv/interrupts/regalign.cgs | 0 sim/testsuite/{sim => }/frv/interrupts/reset.cgs | 0 .../{sim => }/frv/interrupts/shadow_regs.cgs | 0 sim/testsuite/{sim => }/frv/interrupts/timer.cgs | 0 sim/testsuite/{sim => }/frv/jmpil.cgs | 0 sim/testsuite/{sim => }/frv/jmpl.cgs | 0 sim/testsuite/{sim => }/frv/jmpl.pcgs | 0 sim/testsuite/{sim => }/frv/ld.cgs | 0 sim/testsuite/{sim => }/frv/ldbf.cgs | 0 sim/testsuite/{sim => }/frv/ldbfi.cgs | 0 sim/testsuite/{sim => }/frv/ldbfu.cgs | 0 sim/testsuite/{sim => }/frv/ldc.cgs | 0 sim/testsuite/{sim => }/frv/ldcu.cgs | 0 sim/testsuite/{sim => }/frv/ldd.cgs | 0 sim/testsuite/{sim => }/frv/lddc.cgs | 0 sim/testsuite/{sim => }/frv/lddcu.cgs | 0 sim/testsuite/{sim => }/frv/lddf.cgs | 0 sim/testsuite/{sim => }/frv/lddfi.cgs | 0 sim/testsuite/{sim => }/frv/lddfu.cgs | 0 sim/testsuite/{sim => }/frv/lddi.cgs | 0 sim/testsuite/{sim => }/frv/lddu.cgs | 0 sim/testsuite/{sim => }/frv/ldf.cgs | 0 sim/testsuite/{sim => }/frv/ldfi.cgs | 0 sim/testsuite/{sim => }/frv/ldfu.cgs | 0 sim/testsuite/{sim => }/frv/ldhf.cgs | 0 sim/testsuite/{sim => }/frv/ldhfi.cgs | 0 sim/testsuite/{sim => }/frv/ldhfu.cgs | 0 sim/testsuite/{sim => }/frv/ldi.cgs | 0 sim/testsuite/{sim => }/frv/ldq.cgs | 0 sim/testsuite/{sim => }/frv/ldqc.cgs | 0 sim/testsuite/{sim => }/frv/ldqcu.cgs | 0 sim/testsuite/{sim => }/frv/ldqf.cgs | 0 sim/testsuite/{sim => }/frv/ldqfi.cgs | 0 sim/testsuite/{sim => }/frv/ldqfu.cgs | 0 sim/testsuite/{sim => }/frv/ldqi.cgs | 0 sim/testsuite/{sim => }/frv/ldqu.cgs | 0 sim/testsuite/{sim => }/frv/ldsb.cgs | 0 sim/testsuite/{sim => }/frv/ldsbi.cgs | 0 sim/testsuite/{sim => }/frv/ldsbu.cgs | 0 sim/testsuite/{sim => }/frv/ldsh.cgs | 0 sim/testsuite/{sim => }/frv/ldshi.cgs | 0 sim/testsuite/{sim => }/frv/ldshu.cgs | 0 sim/testsuite/{sim => }/frv/ldu.cgs | 0 sim/testsuite/{sim => }/frv/ldub.cgs | 0 sim/testsuite/{sim => }/frv/ldubi.cgs | 0 sim/testsuite/{sim => }/frv/ldubu.cgs | 0 sim/testsuite/{sim => }/frv/lduh.cgs | 0 sim/testsuite/{sim => }/frv/lduhi.cgs | 0 sim/testsuite/{sim => }/frv/lduhu.cgs | 0 sim/testsuite/{sim => }/frv/lrbranch.pcgs | 0 sim/testsuite/{sim => }/frv/mabshs.cgs | 0 sim/testsuite/{sim => }/frv/maddhss.cgs | 0 sim/testsuite/{sim => }/frv/maddhus.cgs | 0 sim/testsuite/{sim => }/frv/mand.cgs | 0 sim/testsuite/{sim => }/frv/maveh.cgs | 0 sim/testsuite/{sim => }/frv/mbtoh.cgs | 0 sim/testsuite/{sim => }/frv/mbtohe.cgs | 0 sim/testsuite/{sim => }/frv/mclracc.cgs | 0 sim/testsuite/{sim => }/frv/mcmpsh.cgs | 0 sim/testsuite/{sim => }/frv/mcmpuh.cgs | 0 sim/testsuite/{sim => }/frv/mcop1.cgs | 0 sim/testsuite/{sim => }/frv/mcop2.cgs | 0 sim/testsuite/{sim => }/frv/mcplhi.cgs | 0 sim/testsuite/{sim => }/frv/mcpli.cgs | 0 sim/testsuite/{sim => }/frv/mcpxis.cgs | 0 sim/testsuite/{sim => }/frv/mcpxiu.cgs | 0 sim/testsuite/{sim => }/frv/mcpxrs.cgs | 0 sim/testsuite/{sim => }/frv/mcpxru.cgs | 0 sim/testsuite/{sim => }/frv/mcut.cgs | 0 sim/testsuite/{sim => }/frv/mcuti.cgs | 0 sim/testsuite/{sim => }/frv/mcutss.cgs | 0 sim/testsuite/{sim => }/frv/mcutssi.cgs | 0 sim/testsuite/{sim => }/frv/mdaddaccs.cgs | 0 sim/testsuite/{sim => }/frv/mdasaccs.cgs | 0 sim/testsuite/{sim => }/frv/mdcutssi.cgs | 0 sim/testsuite/{sim => }/frv/mdpackh.cgs | 0 sim/testsuite/{sim => }/frv/mdrotli.cgs | 0 sim/testsuite/{sim => }/frv/mdsubaccs.cgs | 0 sim/testsuite/{sim => }/frv/mdunpackh.cgs | 0 sim/testsuite/{sim => }/frv/membar.cgs | 0 sim/testsuite/{sim => }/frv/mexpdhd.cgs | 0 sim/testsuite/{sim => }/frv/mexpdhw.cgs | 0 sim/testsuite/{sim => }/frv/mhdseth.cgs | 0 sim/testsuite/{sim => }/frv/mhdsets.cgs | 0 sim/testsuite/{sim => }/frv/mhsethih.cgs | 0 sim/testsuite/{sim => }/frv/mhsethis.cgs | 0 sim/testsuite/{sim => }/frv/mhsetloh.cgs | 0 sim/testsuite/{sim => }/frv/mhsetlos.cgs | 0 sim/testsuite/{sim => }/frv/mhtob.cgs | 0 sim/testsuite/{sim => }/frv/misc.exp | 0 sim/testsuite/{sim => }/frv/mmachs.cgs | 0 sim/testsuite/{sim => }/frv/mmachu.cgs | 0 sim/testsuite/{sim => }/frv/mmrdhs.cgs | 0 sim/testsuite/{sim => }/frv/mmrdhu.cgs | 0 sim/testsuite/{sim => }/frv/mmulhs.cgs | 0 sim/testsuite/{sim => }/frv/mmulhu.cgs | 0 sim/testsuite/{sim => }/frv/mmulxhs.cgs | 0 sim/testsuite/{sim => }/frv/mmulxhu.cgs | 0 sim/testsuite/{sim => }/frv/mnop.cgs | 0 sim/testsuite/{sim => }/frv/mnot.cgs | 0 sim/testsuite/{sim => }/frv/mor.cgs | 0 sim/testsuite/{sim => }/frv/mov.cgs | 0 sim/testsuite/{sim => }/frv/movfg.cgs | 0 sim/testsuite/{sim => }/frv/movfgd.cgs | 0 sim/testsuite/{sim => }/frv/movfgq.cgs | 0 sim/testsuite/{sim => }/frv/movgf.cgs | 0 sim/testsuite/{sim => }/frv/movgfd.cgs | 0 sim/testsuite/{sim => }/frv/movgfq.cgs | 0 sim/testsuite/{sim => }/frv/movgs.cgs | 0 sim/testsuite/{sim => }/frv/movsg.cgs | 0 sim/testsuite/{sim => }/frv/mpackh.cgs | 0 sim/testsuite/{sim => }/frv/mqcpxis.cgs | 0 sim/testsuite/{sim => }/frv/mqcpxiu.cgs | 0 sim/testsuite/{sim => }/frv/mqcpxrs.cgs | 0 sim/testsuite/{sim => }/frv/mqcpxru.cgs | 0 sim/testsuite/{sim => }/frv/mqlclrhs.cgs | 0 sim/testsuite/{sim => }/frv/mqlmths.cgs | 0 sim/testsuite/{sim => }/frv/mqmachs.cgs | 0 sim/testsuite/{sim => }/frv/mqmachu.cgs | 0 sim/testsuite/{sim => }/frv/mqmacxhs.cgs | 0 sim/testsuite/{sim => }/frv/mqmulhs.cgs | 0 sim/testsuite/{sim => }/frv/mqmulhu.cgs | 0 sim/testsuite/{sim => }/frv/mqmulxhs.cgs | 0 sim/testsuite/{sim => }/frv/mqmulxhu.cgs | 0 sim/testsuite/{sim => }/frv/mqsaths.cgs | 0 sim/testsuite/{sim => }/frv/mqsllhi.cgs | 0 sim/testsuite/{sim => }/frv/mqsrahi.cgs | 0 sim/testsuite/{sim => }/frv/mqxmachs.cgs | 0 sim/testsuite/{sim => }/frv/mqxmacxhs.cgs | 0 sim/testsuite/{sim => }/frv/mrdacc.cgs | 0 sim/testsuite/{sim => }/frv/mrdaccg.cgs | 0 sim/testsuite/{sim => }/frv/mrotli.cgs | 0 sim/testsuite/{sim => }/frv/mrotri.cgs | 0 sim/testsuite/{sim => }/frv/msaths.cgs | 0 sim/testsuite/{sim => }/frv/msathu.cgs | 0 sim/testsuite/{sim => }/frv/msllhi.cgs | 0 sim/testsuite/{sim => }/frv/msrahi.cgs | 0 sim/testsuite/{sim => }/frv/msrlhi.cgs | 0 sim/testsuite/{sim => }/frv/msubhss.cgs | 0 sim/testsuite/{sim => }/frv/msubhus.cgs | 0 sim/testsuite/{sim => }/frv/mtrap.cgs | 0 sim/testsuite/{sim => }/frv/munpackh.cgs | 0 sim/testsuite/{sim => }/frv/mwcut.cgs | 0 sim/testsuite/{sim => }/frv/mwcuti.cgs | 0 sim/testsuite/{sim => }/frv/mwtacc.cgs | 0 sim/testsuite/{sim => }/frv/mwtaccg.cgs | 0 sim/testsuite/{sim => }/frv/mxor.cgs | 0 sim/testsuite/{sim => }/frv/nandcr.cgs | 0 sim/testsuite/{sim => }/frv/nandncr.cgs | 0 sim/testsuite/{sim => }/frv/nfadds.cgs | 0 sim/testsuite/{sim => }/frv/nfdadds.cgs | 0 sim/testsuite/{sim => }/frv/nfdcmps.cgs | 0 sim/testsuite/{sim => }/frv/nfddivs.cgs | 0 sim/testsuite/{sim => }/frv/nfditos.cgs | 0 sim/testsuite/{sim => }/frv/nfdivs.cgs | 0 sim/testsuite/{sim => }/frv/nfdmadds.cgs | 0 sim/testsuite/{sim => }/frv/nfdmas.cgs | 0 sim/testsuite/{sim => }/frv/nfdmss.cgs | 0 sim/testsuite/{sim => }/frv/nfdmulcs.cgs | 0 sim/testsuite/{sim => }/frv/nfdmuls.cgs | 0 sim/testsuite/{sim => }/frv/nfdsads.cgs | 0 sim/testsuite/{sim => }/frv/nfdsqrts.cgs | 0 sim/testsuite/{sim => }/frv/nfdstoi.cgs | 0 sim/testsuite/{sim => }/frv/nfdsubs.cgs | 0 sim/testsuite/{sim => }/frv/nfitos.cgs | 0 sim/testsuite/{sim => }/frv/nfmadds.cgs | 0 sim/testsuite/{sim => }/frv/nfmas.cgs | 0 sim/testsuite/{sim => }/frv/nfmss.cgs | 0 sim/testsuite/{sim => }/frv/nfmsubs.cgs | 0 sim/testsuite/{sim => }/frv/nfmuls.cgs | 0 sim/testsuite/{sim => }/frv/nfsqrts.cgs | 0 sim/testsuite/{sim => }/frv/nfstoi.cgs | 0 sim/testsuite/{sim => }/frv/nfsubs.cgs | 0 sim/testsuite/{sim => }/frv/nld.cgs | 0 sim/testsuite/{sim => }/frv/nldbf.cgs | 0 sim/testsuite/{sim => }/frv/nldbfi.cgs | 0 sim/testsuite/{sim => }/frv/nldbfu.cgs | 0 sim/testsuite/{sim => }/frv/nldd.cgs | 0 sim/testsuite/{sim => }/frv/nlddf.cgs | 0 sim/testsuite/{sim => }/frv/nlddfi.cgs | 0 sim/testsuite/{sim => }/frv/nlddfu.cgs | 0 sim/testsuite/{sim => }/frv/nlddi.cgs | 0 sim/testsuite/{sim => }/frv/nlddu.cgs | 0 sim/testsuite/{sim => }/frv/nldf.cgs | 0 sim/testsuite/{sim => }/frv/nldfi.cgs | 0 sim/testsuite/{sim => }/frv/nldfu.cgs | 0 sim/testsuite/{sim => }/frv/nldhf.cgs | 0 sim/testsuite/{sim => }/frv/nldhfi.cgs | 0 sim/testsuite/{sim => }/frv/nldhfu.cgs | 0 sim/testsuite/{sim => }/frv/nldi.cgs | 0 sim/testsuite/{sim => }/frv/nldq.cgs | 0 sim/testsuite/{sim => }/frv/nldqf.cgs | 0 sim/testsuite/{sim => }/frv/nldqfi.cgs | 0 sim/testsuite/{sim => }/frv/nldqfu.cgs | 0 sim/testsuite/{sim => }/frv/nldqu.cgs | 0 sim/testsuite/{sim => }/frv/nldsb.cgs | 0 sim/testsuite/{sim => }/frv/nldsbi.cgs | 0 sim/testsuite/{sim => }/frv/nldsbu.cgs | 0 sim/testsuite/{sim => }/frv/nldsh.cgs | 0 sim/testsuite/{sim => }/frv/nldshi.cgs | 0 sim/testsuite/{sim => }/frv/nldshu.cgs | 0 sim/testsuite/{sim => }/frv/nldu.cgs | 0 sim/testsuite/{sim => }/frv/nldub.cgs | 0 sim/testsuite/{sim => }/frv/nldubi.cgs | 0 sim/testsuite/{sim => }/frv/nldubu.cgs | 0 sim/testsuite/{sim => }/frv/nlduh.cgs | 0 sim/testsuite/{sim => }/frv/nlduhi.cgs | 0 sim/testsuite/{sim => }/frv/nlduhu.cgs | 0 sim/testsuite/{sim => }/frv/nop.cgs | 0 sim/testsuite/{sim => }/frv/norcr.cgs | 0 sim/testsuite/{sim => }/frv/norncr.cgs | 0 sim/testsuite/{sim => }/frv/not.cgs | 0 sim/testsuite/{sim => }/frv/notcr.cgs | 0 sim/testsuite/{sim => }/frv/nsdiv.cgs | 0 sim/testsuite/{sim => }/frv/nsdivi.cgs | 0 sim/testsuite/{sim => }/frv/nudiv.cgs | 0 sim/testsuite/{sim => }/frv/nudivi.cgs | 0 sim/testsuite/{sim => }/frv/or.cgs | 0 sim/testsuite/{sim => }/frv/orcc.cgs | 0 sim/testsuite/{sim => }/frv/orcr.cgs | 0 sim/testsuite/{sim => }/frv/ori.cgs | 0 sim/testsuite/{sim => }/frv/oricc.cgs | 0 sim/testsuite/{sim => }/frv/orncr.cgs | 0 sim/testsuite/{sim => }/frv/parallel.exp | 0 sim/testsuite/{sim => }/frv/ret.cgs | 0 sim/testsuite/{sim => }/frv/rett.cgs | 0 sim/testsuite/{sim => }/frv/scan.cgs | 0 sim/testsuite/{sim => }/frv/scani.cgs | 0 sim/testsuite/{sim => }/frv/sdiv.cgs | 0 sim/testsuite/{sim => }/frv/sdivi.cgs | 0 sim/testsuite/{sim => }/frv/sethi.cgs | 0 sim/testsuite/{sim => }/frv/sethilo.pcgs | 0 sim/testsuite/{sim => }/frv/setlo.cgs | 0 sim/testsuite/{sim => }/frv/setlos.cgs | 0 sim/testsuite/{sim => }/frv/sll.cgs | 0 sim/testsuite/{sim => }/frv/sllcc.cgs | 0 sim/testsuite/{sim => }/frv/slli.cgs | 0 sim/testsuite/{sim => }/frv/sllicc.cgs | 0 sim/testsuite/{sim => }/frv/smul.cgs | 0 sim/testsuite/{sim => }/frv/smulcc.cgs | 0 sim/testsuite/{sim => }/frv/smuli.cgs | 0 sim/testsuite/{sim => }/frv/smulicc.cgs | 0 sim/testsuite/{sim => }/frv/sra.cgs | 0 sim/testsuite/{sim => }/frv/sracc.cgs | 0 sim/testsuite/{sim => }/frv/srai.cgs | 0 sim/testsuite/{sim => }/frv/sraicc.cgs | 0 sim/testsuite/{sim => }/frv/srl.cgs | 0 sim/testsuite/{sim => }/frv/srlcc.cgs | 0 sim/testsuite/{sim => }/frv/srli.cgs | 0 sim/testsuite/{sim => }/frv/srlicc.cgs | 0 sim/testsuite/{sim => }/frv/st.cgs | 0 sim/testsuite/{sim => }/frv/stb.cgs | 0 sim/testsuite/{sim => }/frv/stbf.cgs | 0 sim/testsuite/{sim => }/frv/stbfi.cgs | 0 sim/testsuite/{sim => }/frv/stbfu.cgs | 0 sim/testsuite/{sim => }/frv/stbi.cgs | 0 sim/testsuite/{sim => }/frv/stbu.cgs | 0 sim/testsuite/{sim => }/frv/stc.cgs | 0 sim/testsuite/{sim => }/frv/stcu.cgs | 0 sim/testsuite/{sim => }/frv/std.cgs | 0 sim/testsuite/{sim => }/frv/std.pcgs | 0 sim/testsuite/{sim => }/frv/stdc.cgs | 0 sim/testsuite/{sim => }/frv/stdc.pcgs | 0 sim/testsuite/{sim => }/frv/stdcu.cgs | 0 sim/testsuite/{sim => }/frv/stdf.cgs | 0 sim/testsuite/{sim => }/frv/stdf.pcgs | 0 sim/testsuite/{sim => }/frv/stdfi.cgs | 0 sim/testsuite/{sim => }/frv/stdfu.cgs | 0 sim/testsuite/{sim => }/frv/stdi.cgs | 0 sim/testsuite/{sim => }/frv/stdu.cgs | 0 sim/testsuite/{sim => }/frv/stf.cgs | 0 sim/testsuite/{sim => }/frv/stfi.cgs | 0 sim/testsuite/{sim => }/frv/stfu.cgs | 0 sim/testsuite/{sim => }/frv/sth.cgs | 0 sim/testsuite/{sim => }/frv/sthf.cgs | 0 sim/testsuite/{sim => }/frv/sthfi.cgs | 0 sim/testsuite/{sim => }/frv/sthfu.cgs | 0 sim/testsuite/{sim => }/frv/sthi.cgs | 0 sim/testsuite/{sim => }/frv/sthu.cgs | 0 sim/testsuite/{sim => }/frv/sti.cgs | 0 sim/testsuite/{sim => }/frv/stq.cgs | 0 sim/testsuite/{sim => }/frv/stq.pcgs | 0 sim/testsuite/{sim => }/frv/stqc.cgs | 0 sim/testsuite/{sim => }/frv/stqc.pcgs | 0 sim/testsuite/{sim => }/frv/stqcu.cgs | 0 sim/testsuite/{sim => }/frv/stqf.cgs | 0 sim/testsuite/{sim => }/frv/stqf.pcgs | 0 sim/testsuite/{sim => }/frv/stqfi.cgs | 0 sim/testsuite/{sim => }/frv/stqfu.cgs | 0 sim/testsuite/{sim => }/frv/stqi.cgs | 0 sim/testsuite/{sim => }/frv/stqu.cgs | 0 sim/testsuite/{sim => }/frv/stu.cgs | 0 sim/testsuite/{sim => }/frv/sub.cgs | 0 sim/testsuite/{sim => }/frv/subcc.cgs | 0 sim/testsuite/{sim => }/frv/subi.cgs | 0 sim/testsuite/{sim => }/frv/subicc.cgs | 0 sim/testsuite/{sim => }/frv/subx.cgs | 0 sim/testsuite/{sim => }/frv/subxcc.cgs | 0 sim/testsuite/{sim => }/frv/subxi.cgs | 0 sim/testsuite/{sim => }/frv/subxicc.cgs | 0 sim/testsuite/{sim => }/frv/swap.cgs | 0 sim/testsuite/{sim => }/frv/swapi.cgs | 0 sim/testsuite/{sim => }/frv/tc.cgs | 0 sim/testsuite/{sim => }/frv/teq.cgs | 0 sim/testsuite/{sim => }/frv/testutils.inc | 0 sim/testsuite/{sim => }/frv/tge.cgs | 0 sim/testsuite/{sim => }/frv/tgt.cgs | 0 sim/testsuite/{sim => }/frv/thi.cgs | 0 sim/testsuite/{sim => }/frv/tic.cgs | 0 sim/testsuite/{sim => }/frv/tieq.cgs | 0 sim/testsuite/{sim => }/frv/tige.cgs | 0 sim/testsuite/{sim => }/frv/tigt.cgs | 0 sim/testsuite/{sim => }/frv/tihi.cgs | 0 sim/testsuite/{sim => }/frv/tile.cgs | 0 sim/testsuite/{sim => }/frv/tils.cgs | 0 sim/testsuite/{sim => }/frv/tilt.cgs | 0 sim/testsuite/{sim => }/frv/tin.cgs | 0 sim/testsuite/{sim => }/frv/tinc.cgs | 0 sim/testsuite/{sim => }/frv/tine.cgs | 0 sim/testsuite/{sim => }/frv/tino.cgs | 0 sim/testsuite/{sim => }/frv/tinv.cgs | 0 sim/testsuite/{sim => }/frv/tip.cgs | 0 sim/testsuite/{sim => }/frv/tira.cgs | 0 sim/testsuite/{sim => }/frv/tiv.cgs | 0 sim/testsuite/{sim => }/frv/tle.cgs | 0 sim/testsuite/{sim => }/frv/tls.cgs | 0 sim/testsuite/{sim => }/frv/tlt.cgs | 0 sim/testsuite/{sim => }/frv/tn.cgs | 0 sim/testsuite/{sim => }/frv/tnc.cgs | 0 sim/testsuite/{sim => }/frv/tne.cgs | 0 sim/testsuite/{sim => }/frv/tno.cgs | 0 sim/testsuite/{sim => }/frv/tnv.cgs | 0 sim/testsuite/{sim => }/frv/tp.cgs | 0 sim/testsuite/{sim => }/frv/tra.cgs | 0 sim/testsuite/{sim => }/frv/tv.cgs | 0 sim/testsuite/{sim => }/frv/udiv.cgs | 0 sim/testsuite/{sim => }/frv/udivi.cgs | 0 sim/testsuite/{sim => }/frv/umul.cgs | 0 sim/testsuite/{sim => }/frv/umulcc.cgs | 0 sim/testsuite/{sim => }/frv/umuli.cgs | 0 sim/testsuite/{sim => }/frv/umulicc.cgs | 0 sim/testsuite/{sim => }/frv/xor.cgs | 0 sim/testsuite/{sim => }/frv/xorcc.cgs | 0 sim/testsuite/{sim => }/frv/xorcr.cgs | 0 sim/testsuite/{sim => }/frv/xori.cgs | 0 sim/testsuite/{sim => }/frv/xoricc.cgs | 0 sim/testsuite/{sim => }/ft32/ChangeLog | 0 sim/testsuite/{sim => }/ft32/allinsn.exp | 0 sim/testsuite/{sim => }/ft32/basic.s | 0 sim/testsuite/{sim => }/ft32/testutils.inc | 0 sim/testsuite/{sim => }/h8300/ChangeLog | 0 sim/testsuite/{sim => }/h8300/addb.s | 0 sim/testsuite/{sim => }/h8300/addl.s | 0 sim/testsuite/{sim => }/h8300/adds.s | 0 sim/testsuite/{sim => }/h8300/addw.s | 0 sim/testsuite/{sim => }/h8300/addx.s | 0 sim/testsuite/{sim => }/h8300/allinsn.exp | 0 sim/testsuite/{sim => }/h8300/andb.s | 0 sim/testsuite/{sim => }/h8300/andl.s | 0 sim/testsuite/{sim => }/h8300/andw.s | 0 sim/testsuite/{sim => }/h8300/band.s | 0 sim/testsuite/{sim => }/h8300/bfld.s | 0 sim/testsuite/{sim => }/h8300/biand.s | 0 sim/testsuite/{sim => }/h8300/bra.s | 0 sim/testsuite/{sim => }/h8300/brabc.s | 0 sim/testsuite/{sim => }/h8300/bset.s | 0 sim/testsuite/{sim => }/h8300/cmpb.s | 0 sim/testsuite/{sim => }/h8300/cmpl.s | 0 sim/testsuite/{sim => }/h8300/cmpw.s | 0 sim/testsuite/{sim => }/h8300/daa.s | 0 sim/testsuite/{sim => }/h8300/das.s | 0 sim/testsuite/{sim => }/h8300/dec.s | 0 sim/testsuite/{sim => }/h8300/div.s | 0 sim/testsuite/{sim => }/h8300/extl.s | 0 sim/testsuite/{sim => }/h8300/extw.s | 0 sim/testsuite/{sim => }/h8300/inc.s | 0 sim/testsuite/{sim => }/h8300/jmp.s | 0 sim/testsuite/{sim => }/h8300/ldc.s | 0 sim/testsuite/{sim => }/h8300/ldm.s | 0 sim/testsuite/{sim => }/h8300/mac.s | 0 sim/testsuite/{sim => }/h8300/mova.s | 0 sim/testsuite/{sim => }/h8300/movb.s | 0 sim/testsuite/{sim => }/h8300/movl.s | 0 sim/testsuite/{sim => }/h8300/movmd.s | 0 sim/testsuite/{sim => }/h8300/movsd.s | 0 sim/testsuite/{sim => }/h8300/movw.s | 0 sim/testsuite/{sim => }/h8300/mul.s | 0 sim/testsuite/{sim => }/h8300/neg.s | 0 sim/testsuite/{sim => }/h8300/nop.s | 0 sim/testsuite/{sim => }/h8300/not.s | 0 sim/testsuite/{sim => }/h8300/orb.s | 0 sim/testsuite/{sim => }/h8300/orl.s | 0 sim/testsuite/{sim => }/h8300/orw.s | 0 sim/testsuite/{sim => }/h8300/rotl.s | 0 sim/testsuite/{sim => }/h8300/rotr.s | 0 sim/testsuite/{sim => }/h8300/rotxl.s | 0 sim/testsuite/{sim => }/h8300/rotxr.s | 0 sim/testsuite/{sim => }/h8300/shal.s | 0 sim/testsuite/{sim => }/h8300/shar.s | 0 sim/testsuite/{sim => }/h8300/shll.s | 0 sim/testsuite/{sim => }/h8300/shlr.s | 0 sim/testsuite/{sim => }/h8300/stack.s | 0 sim/testsuite/{sim => }/h8300/stc.s | 0 sim/testsuite/{sim => }/h8300/subb.s | 0 sim/testsuite/{sim => }/h8300/subl.s | 0 sim/testsuite/{sim => }/h8300/subs.s | 0 sim/testsuite/{sim => }/h8300/subw.s | 0 sim/testsuite/{sim => }/h8300/subx.s | 0 sim/testsuite/{sim => }/h8300/tas.s | 0 sim/testsuite/{sim => }/h8300/testutils.inc | 0 sim/testsuite/{sim => }/h8300/xorb.s | 0 sim/testsuite/{sim => }/h8300/xorl.s | 0 sim/testsuite/{sim => }/h8300/xorw.s | 0 sim/testsuite/{sim => }/iq2000/ChangeLog | 0 sim/testsuite/{sim => }/iq2000/allinsn.exp | 0 sim/testsuite/{sim => }/iq2000/pass.s | 0 sim/testsuite/{sim => }/iq2000/testutils.inc | 0 sim/testsuite/{sim => }/lm32/ChangeLog | 0 sim/testsuite/{sim => }/lm32/allinsn.exp | 0 sim/testsuite/{sim => }/lm32/pass.s | 0 sim/testsuite/{sim => }/lm32/testutils.inc | 0 sim/testsuite/{sim => }/m32c/ChangeLog | 0 sim/testsuite/{sim => }/m32c/allinsn.exp | 0 sim/testsuite/{sim => }/m32c/blinky.s | 0 sim/testsuite/{sim => }/m32c/fail.s | 0 sim/testsuite/{sim => }/m32c/gloss.s | 0 sim/testsuite/{sim => }/m32c/pass.s | 0 sim/testsuite/{sim => }/m32c/sample.ld | 0 sim/testsuite/{sim => }/m32c/sample.s | 0 sim/testsuite/{sim => }/m32c/sample2.c | 0 sim/testsuite/{sim => }/m32c/testutils.inc | 0 sim/testsuite/{sim => }/m32r/ChangeLog | 0 sim/testsuite/{sim => }/m32r/add.cgs | 0 sim/testsuite/{sim => }/m32r/add3.cgs | 0 sim/testsuite/{sim => }/m32r/addi.cgs | 0 sim/testsuite/{sim => }/m32r/addv.cgs | 0 sim/testsuite/{sim => }/m32r/addv3.cgs | 0 sim/testsuite/{sim => }/m32r/addx.cgs | 0 sim/testsuite/{sim => }/m32r/allinsn.exp | 0 sim/testsuite/{sim => }/m32r/and.cgs | 0 sim/testsuite/{sim => }/m32r/and3.cgs | 0 sim/testsuite/{sim => }/m32r/bc24.cgs | 0 sim/testsuite/{sim => }/m32r/bc8.cgs | 0 sim/testsuite/{sim => }/m32r/beq.cgs | 0 sim/testsuite/{sim => }/m32r/beqz.cgs | 0 sim/testsuite/{sim => }/m32r/bgez.cgs | 0 sim/testsuite/{sim => }/m32r/bgtz.cgs | 0 sim/testsuite/{sim => }/m32r/bl24.cgs | 0 sim/testsuite/{sim => }/m32r/bl8.cgs | 0 sim/testsuite/{sim => }/m32r/blez.cgs | 0 sim/testsuite/{sim => }/m32r/bltz.cgs | 0 sim/testsuite/{sim => }/m32r/bnc24.cgs | 0 sim/testsuite/{sim => }/m32r/bnc8.cgs | 0 sim/testsuite/{sim => }/m32r/bne.cgs | 0 sim/testsuite/{sim => }/m32r/bnez.cgs | 0 sim/testsuite/{sim => }/m32r/bra24.cgs | 0 sim/testsuite/{sim => }/m32r/bra8.cgs | 0 sim/testsuite/{sim => }/m32r/cmp.cgs | 0 sim/testsuite/{sim => }/m32r/cmpi.cgs | 0 sim/testsuite/{sim => }/m32r/cmpu.cgs | 0 sim/testsuite/{sim => }/m32r/cmpui.cgs | 0 sim/testsuite/{sim => }/m32r/div.cgs | 0 sim/testsuite/{sim => }/m32r/divu.cgs | 0 sim/testsuite/{sim => }/m32r/exit47.ms | 0 sim/testsuite/{sim => }/m32r/hello.ms | 0 sim/testsuite/{sim => }/m32r/hw-trap.ms | 0 sim/testsuite/{sim => }/m32r/jl.cgs | 0 sim/testsuite/{sim => }/m32r/jmp.cgs | 0 sim/testsuite/{sim => }/m32r/ld-d.cgs | 0 sim/testsuite/{sim => }/m32r/ld-plus.cgs | 0 sim/testsuite/{sim => }/m32r/ld.cgs | 0 sim/testsuite/{sim => }/m32r/ld24.cgs | 0 sim/testsuite/{sim => }/m32r/ldb-d.cgs | 0 sim/testsuite/{sim => }/m32r/ldb.cgs | 0 sim/testsuite/{sim => }/m32r/ldh-d.cgs | 0 sim/testsuite/{sim => }/m32r/ldh.cgs | 0 sim/testsuite/{sim => }/m32r/ldi16.cgs | 0 sim/testsuite/{sim => }/m32r/ldi8.cgs | 0 sim/testsuite/{sim => }/m32r/ldub-d.cgs | 0 sim/testsuite/{sim => }/m32r/ldub.cgs | 0 sim/testsuite/{sim => }/m32r/lduh-d.cgs | 0 sim/testsuite/{sim => }/m32r/lduh.cgs | 0 sim/testsuite/{sim => }/m32r/lock.cgs | 0 sim/testsuite/{sim => }/m32r/machi.cgs | 0 sim/testsuite/{sim => }/m32r/maclo.cgs | 0 sim/testsuite/{sim => }/m32r/macwhi.cgs | 0 sim/testsuite/{sim => }/m32r/macwlo.cgs | 0 sim/testsuite/{sim => }/m32r/misc.exp | 0 sim/testsuite/{sim => }/m32r/mul.cgs | 0 sim/testsuite/{sim => }/m32r/mulhi.cgs | 0 sim/testsuite/{sim => }/m32r/mullo.cgs | 0 sim/testsuite/{sim => }/m32r/mulwhi.cgs | 0 sim/testsuite/{sim => }/m32r/mulwlo.cgs | 0 sim/testsuite/{sim => }/m32r/mv.cgs | 0 sim/testsuite/{sim => }/m32r/mvfachi.cgs | 0 sim/testsuite/{sim => }/m32r/mvfaclo.cgs | 0 sim/testsuite/{sim => }/m32r/mvfacmi.cgs | 0 sim/testsuite/{sim => }/m32r/mvfc.cgs | 0 sim/testsuite/{sim => }/m32r/mvtachi.cgs | 0 sim/testsuite/{sim => }/m32r/mvtaclo.cgs | 0 sim/testsuite/{sim => }/m32r/mvtc.cgs | 0 sim/testsuite/{sim => }/m32r/neg.cgs | 0 sim/testsuite/{sim => }/m32r/nop.cgs | 0 sim/testsuite/{sim => }/m32r/not.cgs | 0 sim/testsuite/{sim => }/m32r/or.cgs | 0 sim/testsuite/{sim => }/m32r/or3.cgs | 0 sim/testsuite/{sim => }/m32r/rac.cgs | 0 sim/testsuite/{sim => }/m32r/rach.cgs | 0 sim/testsuite/{sim => }/m32r/rem.cgs | 0 sim/testsuite/{sim => }/m32r/remu.cgs | 0 sim/testsuite/{sim => }/m32r/rte.cgs | 0 sim/testsuite/{sim => }/m32r/seth.cgs | 0 sim/testsuite/{sim => }/m32r/sll.cgs | 0 sim/testsuite/{sim => }/m32r/sll3.cgs | 0 sim/testsuite/{sim => }/m32r/slli.cgs | 0 sim/testsuite/{sim => }/m32r/sra.cgs | 0 sim/testsuite/{sim => }/m32r/sra3.cgs | 0 sim/testsuite/{sim => }/m32r/srai.cgs | 0 sim/testsuite/{sim => }/m32r/srl.cgs | 0 sim/testsuite/{sim => }/m32r/srl3.cgs | 0 sim/testsuite/{sim => }/m32r/srli.cgs | 0 sim/testsuite/{sim => }/m32r/st-d.cgs | 0 sim/testsuite/{sim => }/m32r/st-minus.cgs | 0 sim/testsuite/{sim => }/m32r/st-plus.cgs | 0 sim/testsuite/{sim => }/m32r/st.cgs | 0 sim/testsuite/{sim => }/m32r/stb-d.cgs | 0 sim/testsuite/{sim => }/m32r/stb.cgs | 0 sim/testsuite/{sim => }/m32r/sth-d.cgs | 0 sim/testsuite/{sim => }/m32r/sth.cgs | 0 sim/testsuite/{sim => }/m32r/sub.cgs | 0 sim/testsuite/{sim => }/m32r/subv.cgs | 0 sim/testsuite/{sim => }/m32r/subx.cgs | 0 sim/testsuite/{sim => }/m32r/testutils.inc | 0 sim/testsuite/{sim => }/m32r/trap.cgs | 0 sim/testsuite/{sim => }/m32r/unlock.cgs | 0 sim/testsuite/{sim => }/m32r/uread16.ms | 0 sim/testsuite/{sim => }/m32r/uread32.ms | 0 sim/testsuite/{sim => }/m32r/uwrite16.ms | 0 sim/testsuite/{sim => }/m32r/uwrite32.ms | 0 sim/testsuite/{sim => }/m32r/xor.cgs | 0 sim/testsuite/{sim => }/m32r/xor3.cgs | 0 sim/testsuite/{sim => }/m68hc11/ChangeLog | 0 sim/testsuite/{sim => }/m68hc11/allinsn.exp | 0 sim/testsuite/{sim => }/m68hc11/pass.s | 0 sim/testsuite/{sim => }/m68hc11/testutils.inc | 0 sim/testsuite/{sim => }/mcore/ChangeLog | 0 sim/testsuite/{sim => }/mcore/allinsn.exp | 0 sim/testsuite/{sim => }/mcore/fail.s | 0 sim/testsuite/{sim => }/mcore/pass.s | 0 sim/testsuite/{sim => }/mcore/testutils.inc | 0 sim/testsuite/{sim => }/microblaze/ChangeLog | 0 sim/testsuite/{sim => }/microblaze/allinsn.exp | 0 sim/testsuite/{sim => }/microblaze/pass.s | 0 sim/testsuite/{sim => }/microblaze/testutils.inc | 0 sim/testsuite/{sim => }/mips/ChangeLog | 0 sim/testsuite/{sim => }/mips/basic.exp | 0 sim/testsuite/{sim => }/mips/fpu64-ps-sb1.s | 0 sim/testsuite/{sim => }/mips/fpu64-ps.s | 0 sim/testsuite/{sim => }/mips/hilo-hazard-1.s | 0 sim/testsuite/{sim => }/mips/hilo-hazard-2.s | 0 sim/testsuite/{sim => }/mips/hilo-hazard-3.s | 0 sim/testsuite/{sim => }/mips/hilo-hazard-4.s | 0 sim/testsuite/{sim => }/mips/mdmx-ob-sb1.s | 0 sim/testsuite/{sim => }/mips/mdmx-ob.s | 0 sim/testsuite/{sim => }/mips/mips32-dsp.s | 0 sim/testsuite/{sim => }/mips/mips32-dsp2.s | 0 sim/testsuite/{sim => }/mips/sanity.s | 0 sim/testsuite/{sim => }/mips/testutils.inc | 0 sim/testsuite/{sim => }/mips/utils-dsp.inc | 0 sim/testsuite/{sim => }/mips/utils-fpu.inc | 0 sim/testsuite/{sim => }/mips/utils-mdmx.inc | 0 sim/testsuite/{sim => }/mn10300/ChangeLog | 0 sim/testsuite/{sim => }/mn10300/allinsn.exp | 0 sim/testsuite/{sim => }/mn10300/pass.s | 0 sim/testsuite/{sim => }/mn10300/testutils.inc | 0 sim/testsuite/{sim => }/moxie/ChangeLog | 0 sim/testsuite/{sim => }/moxie/allinsn.exp | 0 sim/testsuite/{sim => }/moxie/pass.s | 0 sim/testsuite/{sim => }/moxie/testutils.inc | 0 sim/testsuite/{sim => }/msp430/ChangeLog | 0 sim/testsuite/{sim => }/msp430/add.s | 0 sim/testsuite/{sim => }/msp430/allinsn.exp | 0 sim/testsuite/{sim => }/msp430/mpyull_hwmult.s | 0 sim/testsuite/{sim => }/msp430/rrux.s | 0 sim/testsuite/{sim => }/msp430/testutils.inc | 0 sim/testsuite/{sim => }/or1k/ChangeLog | 0 sim/testsuite/{sim => }/or1k/add.S | 0 sim/testsuite/{sim => }/or1k/adrp.S | 0 sim/testsuite/{sim => }/or1k/alltests.exp | 0 sim/testsuite/{sim => }/or1k/and.S | 0 sim/testsuite/{sim => }/or1k/basic.S | 0 sim/testsuite/{sim => }/or1k/div.S | 0 sim/testsuite/{sim => }/or1k/ext.S | 0 sim/testsuite/{sim => }/or1k/find.S | 0 sim/testsuite/{sim => }/or1k/flag.S | 0 sim/testsuite/{sim => }/or1k/fpu-unordered.S | 0 sim/testsuite/{sim => }/or1k/fpu.S | 0 sim/testsuite/{sim => }/or1k/fpu64a32-unordered.S | 0 sim/testsuite/{sim => }/or1k/fpu64a32.S | 0 sim/testsuite/{sim => }/or1k/jump.S | 0 sim/testsuite/{sim => }/or1k/load.S | 0 sim/testsuite/{sim => }/or1k/mac.S | 0 sim/testsuite/{sim => }/or1k/mfspr.S | 0 sim/testsuite/{sim => }/or1k/mul.S | 0 sim/testsuite/{sim => }/or1k/or.S | 0 sim/testsuite/{sim => }/or1k/or1k-asm-test-env.h | 0 .../{sim => }/or1k/or1k-asm-test-helpers.h | 0 sim/testsuite/{sim => }/or1k/or1k-asm-test.h | 0 sim/testsuite/{sim => }/or1k/or1k-asm.h | 0 sim/testsuite/{sim => }/or1k/or1k-test.ld | 0 sim/testsuite/{sim => }/or1k/ror.S | 0 sim/testsuite/{sim => }/or1k/shift.S | 0 sim/testsuite/{sim => }/or1k/spr-defs.h | 0 sim/testsuite/{sim => }/or1k/sub.S | 0 sim/testsuite/{sim => }/or1k/xor.S | 0 sim/testsuite/{sim => }/pru/ChangeLog | 0 sim/testsuite/{sim => }/pru/add.s | 0 sim/testsuite/{sim => }/pru/allinsn.exp | 0 sim/testsuite/{sim => }/pru/dmem-zero-pass.s | 0 sim/testsuite/{sim => }/pru/dmem-zero-trap.s | 0 sim/testsuite/{sim => }/pru/dram.s | 0 sim/testsuite/{sim => }/pru/jmp.s | 0 sim/testsuite/{sim => }/pru/lmbd.s | 0 sim/testsuite/{sim => }/pru/loop-imm.s | 0 sim/testsuite/{sim => }/pru/loop-reg.s | 0 sim/testsuite/{sim => }/pru/mul.s | 0 sim/testsuite/{sim => }/pru/subreg.s | 0 sim/testsuite/{sim => }/pru/testutils.inc | 0 sim/testsuite/{sim => }/sh/ChangeLog | 0 sim/testsuite/{sim => }/sh/add.s | 0 sim/testsuite/{sim => }/sh/allinsn.exp | 0 sim/testsuite/{sim => }/sh/and.s | 0 sim/testsuite/{sim => }/sh/bandor.s | 0 sim/testsuite/{sim => }/sh/bandornot.s | 0 sim/testsuite/{sim => }/sh/bclr.s | 0 sim/testsuite/{sim => }/sh/bld.s | 0 sim/testsuite/{sim => }/sh/bldnot.s | 0 sim/testsuite/{sim => }/sh/bset.s | 0 sim/testsuite/{sim => }/sh/bst.s | 0 sim/testsuite/{sim => }/sh/bxor.s | 0 sim/testsuite/{sim => }/sh/clip.s | 0 sim/testsuite/{sim => }/sh/div.s | 0 sim/testsuite/{sim => }/sh/dmxy.s | 0 sim/testsuite/{sim => }/sh/fabs.s | 0 sim/testsuite/{sim => }/sh/fadd.s | 0 sim/testsuite/{sim => }/sh/fail.s | 0 sim/testsuite/{sim => }/sh/fcmpeq.s | 0 sim/testsuite/{sim => }/sh/fcmpgt.s | 0 sim/testsuite/{sim => }/sh/fcnvds.s | 0 sim/testsuite/{sim => }/sh/fcnvsd.s | 0 sim/testsuite/{sim => }/sh/fdiv.s | 0 sim/testsuite/{sim => }/sh/fipr.s | 0 sim/testsuite/{sim => }/sh/fldi0.s | 0 sim/testsuite/{sim => }/sh/fldi1.s | 0 sim/testsuite/{sim => }/sh/flds.s | 0 sim/testsuite/{sim => }/sh/float.s | 0 sim/testsuite/{sim => }/sh/fmac.s | 0 sim/testsuite/{sim => }/sh/fmov.s | 0 sim/testsuite/{sim => }/sh/fmul.s | 0 sim/testsuite/{sim => }/sh/fneg.s | 0 sim/testsuite/{sim => }/sh/fpchg.s | 0 sim/testsuite/{sim => }/sh/frchg.s | 0 sim/testsuite/{sim => }/sh/fsca.s | 0 sim/testsuite/{sim => }/sh/fschg.s | 0 sim/testsuite/{sim => }/sh/fsqrt.s | 0 sim/testsuite/{sim => }/sh/fsrra.s | 0 sim/testsuite/{sim => }/sh/fsub.s | 0 sim/testsuite/{sim => }/sh/ftrc.s | 0 sim/testsuite/{sim => }/sh/ldrc.s | 0 sim/testsuite/{sim => }/sh/loop.s | 0 sim/testsuite/{sim => }/sh/macl.s | 0 sim/testsuite/{sim => }/sh/macw.s | 0 sim/testsuite/{sim => }/sh/mov.s | 0 sim/testsuite/{sim => }/sh/movi.s | 0 sim/testsuite/{sim => }/sh/movli.s | 0 sim/testsuite/{sim => }/sh/movua.s | 0 sim/testsuite/{sim => }/sh/movxy.s | 0 sim/testsuite/{sim => }/sh/mulr.s | 0 sim/testsuite/{sim => }/sh/pabs.s | 0 sim/testsuite/{sim => }/sh/padd.s | 0 sim/testsuite/{sim => }/sh/paddc.s | 0 sim/testsuite/{sim => }/sh/pand.s | 0 sim/testsuite/{sim => }/sh/pass.s | 0 sim/testsuite/{sim => }/sh/pclr.s | 0 sim/testsuite/{sim => }/sh/pdec.s | 0 sim/testsuite/{sim => }/sh/pdmsb.s | 0 sim/testsuite/{sim => }/sh/pinc.s | 0 sim/testsuite/{sim => }/sh/pmuls.s | 0 sim/testsuite/{sim => }/sh/prnd.s | 0 sim/testsuite/{sim => }/sh/pshai.s | 0 sim/testsuite/{sim => }/sh/pshar.s | 0 sim/testsuite/{sim => }/sh/pshli.s | 0 sim/testsuite/{sim => }/sh/pshlr.s | 0 sim/testsuite/{sim => }/sh/psub.s | 0 sim/testsuite/{sim => }/sh/pswap.s | 0 sim/testsuite/{sim => }/sh/pushpop.s | 0 sim/testsuite/{sim => }/sh/resbank.s | 0 sim/testsuite/{sim => }/sh/sett.s | 0 sim/testsuite/{sim => }/sh/shll.s | 0 sim/testsuite/{sim => }/sh/shll16.s | 0 sim/testsuite/{sim => }/sh/shll2.s | 0 sim/testsuite/{sim => }/sh/shll8.s | 0 sim/testsuite/{sim => }/sh/shlr.s | 0 sim/testsuite/{sim => }/sh/shlr16.s | 0 sim/testsuite/{sim => }/sh/shlr2.s | 0 sim/testsuite/{sim => }/sh/shlr8.s | 0 sim/testsuite/{sim => }/sh/swap.s | 0 sim/testsuite/{sim => }/sh/testutils.inc | 0 sim/testsuite/{sim => }/v850/ChangeLog | 0 sim/testsuite/{sim => }/v850/allinsns.exp | 0 sim/testsuite/{sim => }/v850/bsh.cgs | 0 sim/testsuite/{sim => }/v850/div.cgs | 0 sim/testsuite/{sim => }/v850/divh.cgs | 0 sim/testsuite/{sim => }/v850/divh_3.cgs | 0 sim/testsuite/{sim => }/v850/divhu.cgs | 0 sim/testsuite/{sim => }/v850/divu.cgs | 0 sim/testsuite/{sim => }/v850/sar.cgs | 0 sim/testsuite/{sim => }/v850/satadd.cgs | 0 sim/testsuite/{sim => }/v850/satsub.cgs | 0 sim/testsuite/{sim => }/v850/satsubi.cgs | 0 sim/testsuite/{sim => }/v850/satsubr.cgs | 0 sim/testsuite/{sim => }/v850/shl.cgs | 0 sim/testsuite/{sim => }/v850/shr.cgs | 0 sim/testsuite/{sim => }/v850/testutils.cgs | 0 sim/testsuite/{sim => }/v850/testutils.inc | 0 2893 files changed, 296 insertions(+), 34 deletions(-) create mode 100644 ld/emulparams/x86-report-relative.sh create mode 100644 ld/testsuite/ld-i386/report-reloc-1.d create mode 100644 ld/testsuite/ld-i386/report-reloc-1.l create mode 100644 ld/testsuite/ld-i386/report-reloc-1.s create mode 100644 ld/testsuite/ld-x86-64/report-reloc-1-x32.d create mode 100644 ld/testsuite/ld-x86-64/report-reloc-1.d create mode 100644 ld/testsuite/ld-x86-64/report-reloc-1.l create mode 100644 ld/testsuite/ld-x86-64/report-reloc-1.s rename sim/testsuite/{sim => }/aarch64/ChangeLog (100%) rename sim/testsuite/{sim => }/aarch64/adds.s (100%) rename sim/testsuite/{sim => }/aarch64/addv.s (100%) rename sim/testsuite/{sim => }/aarch64/allinsn.exp (100%) rename sim/testsuite/{sim => }/aarch64/bit.s (100%) rename sim/testsuite/{sim => }/aarch64/cmtst.s (100%) rename sim/testsuite/{sim => }/aarch64/cnt.s (100%) rename sim/testsuite/{sim => }/aarch64/fcmXX.s (100%) rename sim/testsuite/{sim => }/aarch64/fcmp.s (100%) rename sim/testsuite/{sim => }/aarch64/fcsel.s (100%) rename sim/testsuite/{sim => }/aarch64/fcvtl.s (100%) rename sim/testsuite/{sim => }/aarch64/fcvtz.s (100%) rename sim/testsuite/{sim => }/aarch64/fminnm.s (100%) rename sim/testsuite/{sim => }/aarch64/fstur.s (100%) rename sim/testsuite/{sim => }/aarch64/ldn_multiple.s (100%) rename sim/testsuite/{sim => }/aarch64/ldn_single.s (100%) rename sim/testsuite/{sim => }/aarch64/ldnr.s (100%) rename sim/testsuite/{sim => }/aarch64/mla.s (100%) rename sim/testsuite/{sim => }/aarch64/mls.s (100%) rename sim/testsuite/{sim => }/aarch64/mul.s (100%) rename sim/testsuite/{sim => }/aarch64/pass.s (100%) rename sim/testsuite/{sim => }/aarch64/stn_multiple.s (100%) rename sim/testsuite/{sim => }/aarch64/stn_single.s (100%) rename sim/testsuite/{sim => }/aarch64/sumov.s (100%) rename sim/testsuite/{sim => }/aarch64/sumulh.s (100%) rename sim/testsuite/{sim => }/aarch64/tbnz.s (100%) rename sim/testsuite/{sim => }/aarch64/testutils.inc (100%) rename sim/testsuite/{sim => }/aarch64/uzp.s (100%) rename sim/testsuite/{sim => }/aarch64/xtl.s (100%) rename sim/testsuite/{sim => }/aarch64/xtn.s (100%) rename sim/testsuite/{sim => }/arm/ChangeLog (100%) rename sim/testsuite/{sim => }/arm/adc.cgs (100%) rename sim/testsuite/{sim => }/arm/add.cgs (100%) rename sim/testsuite/{sim => }/arm/allinsn.exp (100%) rename sim/testsuite/{sim => }/arm/and.cgs (100%) rename sim/testsuite/{sim => }/arm/b.cgs (100%) rename sim/testsuite/{sim => }/arm/bic.cgs (100%) rename sim/testsuite/{sim => }/arm/bl.cgs (100%) rename sim/testsuite/{sim => }/arm/bx.cgs (100%) rename sim/testsuite/{sim => }/arm/cmn.cgs (100%) rename sim/testsuite/{sim => }/arm/cmp.cgs (100%) rename sim/testsuite/{sim => }/arm/eor.cgs (100%) rename sim/testsuite/{sim => }/arm/hello.ms (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/iwmmxt.exp (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/tbcst.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/testutils.inc (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/textrm.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/tinsr.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/tmia.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/tmiaph.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/tmiaxy.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/tmovmsk.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wacc.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wadd.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/waligni.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/walignr.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wand.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wandn.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wavg2.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wcmpeq.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wcmpgt.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wmac.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wmadd.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wmax.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wmin.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wmov.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wmul.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wor.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wpack.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wror.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wsad.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wshufh.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wsll.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wsra.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wsrl.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wsub.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wunpckeh.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wunpckel.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wunpckih.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wunpckil.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wxor.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wzero.cgs (100%) rename sim/testsuite/{sim => }/arm/ldm.cgs (100%) rename sim/testsuite/{sim => }/arm/ldr.cgs (100%) rename sim/testsuite/{sim => }/arm/ldrb.cgs (100%) rename sim/testsuite/{sim => }/arm/ldrh.cgs (100%) rename sim/testsuite/{sim => }/arm/ldrsb.cgs (100%) rename sim/testsuite/{sim => }/arm/ldrsh.cgs (100%) rename sim/testsuite/{sim => }/arm/misaligned1.ms (100%) rename sim/testsuite/{sim => }/arm/misaligned2.ms (100%) rename sim/testsuite/{sim => }/arm/misaligned3.ms (100%) rename sim/testsuite/{sim => }/arm/misc.exp (100%) rename sim/testsuite/{sim => }/arm/mla.cgs (100%) rename sim/testsuite/{sim => }/arm/mov.cgs (100%) rename sim/testsuite/{sim => }/arm/movw-movt.ms (100%) rename sim/testsuite/{sim => }/arm/mrs.cgs (100%) rename sim/testsuite/{sim => }/arm/msr.cgs (100%) rename sim/testsuite/{sim => }/arm/mul.cgs (100%) rename sim/testsuite/{sim => }/arm/mvn.cgs (100%) rename sim/testsuite/{sim => }/arm/orr.cgs (100%) rename sim/testsuite/{sim => }/arm/rsb.cgs (100%) rename sim/testsuite/{sim => }/arm/rsc.cgs (100%) rename sim/testsuite/{sim => }/arm/sbc.cgs (100%) rename sim/testsuite/{sim => }/arm/smlal.cgs (100%) rename sim/testsuite/{sim => }/arm/smull.cgs (100%) rename sim/testsuite/{sim => }/arm/stm.cgs (100%) rename sim/testsuite/{sim => }/arm/str.cgs (100%) rename sim/testsuite/{sim => }/arm/strb.cgs (100%) rename sim/testsuite/{sim => }/arm/strh.cgs (100%) rename sim/testsuite/{sim => }/arm/sub.cgs (100%) rename sim/testsuite/{sim => }/arm/swi.cgs (100%) rename sim/testsuite/{sim => }/arm/swp.cgs (100%) rename sim/testsuite/{sim => }/arm/swpb.cgs (100%) rename sim/testsuite/{sim => }/arm/teq.cgs (100%) rename sim/testsuite/{sim => }/arm/testutils.inc (100%) rename sim/testsuite/{sim => }/arm/thumb/adc.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/add-hd-hs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/add-hd-rs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/add-rd-hs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/add-sp.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/add.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/addi.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/addi8.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/allthumb.exp (100%) rename sim/testsuite/{sim => }/arm/thumb/and.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/asr.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/b.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bcc.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bcs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/beq.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bge.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bgt.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bhi.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bic.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bl-hi.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bl-lo.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ble.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bls.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/blt.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bmi.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bne.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bpl.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bvc.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bvs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bx-hs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bx-rs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/cmn.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/cmp-hd-hs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/cmp-hd-rs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/cmp-rd-hs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/cmp.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/eor.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/lda-pc.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/lda-sp.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ldmia.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ldr-imm.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ldr-pc.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ldr-sprel.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ldr.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ldrb-imm.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ldrb.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ldrh-imm.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ldrh.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ldsb.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ldsh.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/lsl.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/lsr.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/mov-hd-hs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/mov-hd-rs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/mov-rd-hs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/mov.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/mul.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/mvn.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/neg.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/orr.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/pop-pc.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/pop.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/push-lr.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/push.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ror.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/sbc.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/stmia.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/str-imm.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/str-sprel.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/str.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/strb-imm.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/strb.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/strh-imm.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/strh.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/sub-sp.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/sub.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/subi.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/subi8.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/swi.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/testutils.inc (100%) rename sim/testsuite/{sim => }/arm/thumb/tst.cgs (100%) rename sim/testsuite/{sim => }/arm/tst.cgs (100%) rename sim/testsuite/{sim => }/arm/umlal.cgs (100%) rename sim/testsuite/{sim => }/arm/umull.cgs (100%) rename sim/testsuite/{sim => }/arm/xscale/blx.cgs (100%) rename sim/testsuite/{sim => }/arm/xscale/mia.cgs (100%) rename sim/testsuite/{sim => }/arm/xscale/miaph.cgs (100%) rename sim/testsuite/{sim => }/arm/xscale/miaxy.cgs (100%) rename sim/testsuite/{sim => }/arm/xscale/mra.cgs (100%) rename sim/testsuite/{sim => }/arm/xscale/testutils.inc (100%) rename sim/testsuite/{sim => }/arm/xscale/xscale.exp (100%) rename sim/testsuite/{sim => }/avr/ChangeLog (100%) rename sim/testsuite/{sim => }/avr/allinsn.exp (100%) rename sim/testsuite/{sim => }/avr/pass.s (100%) rename sim/testsuite/{sim => }/avr/testutils.inc (100%) rename sim/testsuite/{sim => }/bfin/.gitignore (100%) rename sim/testsuite/{sim => }/bfin/10272_small.s (100%) rename sim/testsuite/{sim => }/bfin/10436.s (100%) rename sim/testsuite/{sim => }/bfin/10622.s (100%) rename sim/testsuite/{sim => }/bfin/10742.s (100%) rename sim/testsuite/{sim => }/bfin/10799.s (100%) rename sim/testsuite/{sim => }/bfin/11080.s (100%) rename sim/testsuite/{sim => }/bfin/7641.s (100%) rename sim/testsuite/{sim => }/bfin/ChangeLog (100%) rename sim/testsuite/{sim => }/bfin/PN_generator.s (100%) rename sim/testsuite/{sim => }/bfin/a0.s (100%) rename sim/testsuite/{sim => }/bfin/a0shift.S (100%) rename sim/testsuite/{sim => }/bfin/a1.s (100%) rename sim/testsuite/{sim => }/bfin/a10.s (100%) rename sim/testsuite/{sim => }/bfin/a11.S (100%) rename sim/testsuite/{sim => }/bfin/a12.s (100%) rename sim/testsuite/{sim => }/bfin/a2.s (100%) rename sim/testsuite/{sim => }/bfin/a20.S (100%) rename sim/testsuite/{sim => }/bfin/a21.s (100%) rename sim/testsuite/{sim => }/bfin/a22.s (100%) rename sim/testsuite/{sim => }/bfin/a23.s (100%) rename sim/testsuite/{sim => }/bfin/a24.s (100%) rename sim/testsuite/{sim => }/bfin/a25.s (100%) rename sim/testsuite/{sim => }/bfin/a26.s (100%) rename sim/testsuite/{sim => }/bfin/a3.s (100%) rename sim/testsuite/{sim => }/bfin/a30.s (100%) rename sim/testsuite/{sim => }/bfin/a4.s (100%) rename sim/testsuite/{sim => }/bfin/a5.s (100%) rename sim/testsuite/{sim => }/bfin/a6.s (100%) rename sim/testsuite/{sim => }/bfin/a7.s (100%) rename sim/testsuite/{sim => }/bfin/a8.s (100%) rename sim/testsuite/{sim => }/bfin/a9.s (100%) rename sim/testsuite/{sim => }/bfin/abs-2.S (100%) rename sim/testsuite/{sim => }/bfin/abs-3.S (100%) rename sim/testsuite/{sim => }/bfin/abs-4.S (100%) rename sim/testsuite/{sim => }/bfin/abs.S (100%) rename sim/testsuite/{sim => }/bfin/abs_acc.s (100%) rename sim/testsuite/{sim => }/bfin/acc-rot.s (100%) rename sim/testsuite/{sim => }/bfin/acp5_19.s (100%) rename sim/testsuite/{sim => }/bfin/acp5_4.s (100%) rename sim/testsuite/{sim => }/bfin/add_imm7.s (100%) rename sim/testsuite/{sim => }/bfin/add_shift.S (100%) rename sim/testsuite/{sim => }/bfin/add_sub_acc.s (100%) rename sim/testsuite/{sim => }/bfin/addsub_flags.S (100%) rename sim/testsuite/{sim => }/bfin/algnbug1.s (100%) rename sim/testsuite/{sim => }/bfin/algnbug2.s (100%) rename sim/testsuite/{sim => }/bfin/allinsn.exp (100%) rename sim/testsuite/{sim => }/bfin/argc.c (100%) rename sim/testsuite/{sim => }/bfin/ashift.s (100%) rename sim/testsuite/{sim => }/bfin/ashift_flags.s (100%) rename sim/testsuite/{sim => }/bfin/ashift_left.s (100%) rename sim/testsuite/{sim => }/bfin/b0.S (100%) rename sim/testsuite/{sim => }/bfin/b1.s (100%) rename sim/testsuite/{sim => }/bfin/b2.S (100%) rename sim/testsuite/{sim => }/bfin/brcc.s (100%) rename sim/testsuite/{sim => }/bfin/brevadd.s (100%) rename sim/testsuite/{sim => }/bfin/byteop16m.s (100%) rename sim/testsuite/{sim => }/bfin/byteop16p.s (100%) rename sim/testsuite/{sim => }/bfin/byteop1p.s (100%) rename sim/testsuite/{sim => }/bfin/byteop2p.s (100%) rename sim/testsuite/{sim => }/bfin/byteop3p.s (100%) rename sim/testsuite/{sim => }/bfin/byteunpack.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_arith_r_sft.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_conv_b.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_conv_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_conv_mix.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_conv_neg.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_conv_toggle.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_conv_xb.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_conv_xh.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_divq.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_divs.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_log_l_sft.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_log_r_sft.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_shadd_1.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_shadd_2.s (100%) rename sim/testsuite/{sim => }/bfin/c_br_preg_killed_ac.s (100%) rename sim/testsuite/{sim => }/bfin/c_br_preg_killed_ex1.s (100%) rename sim/testsuite/{sim => }/bfin/c_br_preg_stall_ac.s (100%) rename sim/testsuite/{sim => }/bfin/c_br_preg_stall_ex1.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_bp1.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_bp2.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_bp3.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_bp4.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_brf_bp.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_brf_brt_bp.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_brf_brt_nbp.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_brf_fbkwd.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_brf_nbp.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_brt_bp.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_brt_nbp.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_kills_dhits.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_kills_dmiss.s (100%) rename sim/testsuite/{sim => }/bfin/c_cactrl_iflush_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_cactrl_iflush_pr_pp.s (100%) rename sim/testsuite/{sim => }/bfin/c_calla_ljump.s (100%) rename sim/testsuite/{sim => }/bfin/c_calla_subr.s (100%) rename sim/testsuite/{sim => }/bfin/c_cc2dreg.s (100%) rename sim/testsuite/{sim => }/bfin/c_cc2stat_cc_ac.S (100%) rename sim/testsuite/{sim => }/bfin/c_cc2stat_cc_an.s (100%) rename sim/testsuite/{sim => }/bfin/c_cc2stat_cc_aq.s (100%) rename sim/testsuite/{sim => }/bfin/c_cc2stat_cc_av0.S (100%) rename sim/testsuite/{sim => }/bfin/c_cc2stat_cc_av1.S (100%) rename sim/testsuite/{sim => }/bfin/c_cc2stat_cc_az.s (100%) rename sim/testsuite/{sim => }/bfin/c_cc_flag_ccmv_depend.S (100%) rename sim/testsuite/{sim => }/bfin/c_cc_flagdreg_mvbrsft.s (100%) rename sim/testsuite/{sim => }/bfin/c_cc_flagdreg_mvbrsft_s1.s (100%) rename sim/testsuite/{sim => }/bfin/c_cc_flagdreg_mvbrsft_sn.s (100%) rename sim/testsuite/{sim => }/bfin/c_cc_regmvlogi_mvbrsft.s (100%) rename sim/testsuite/{sim => }/bfin/c_cc_regmvlogi_mvbrsft_s1.s (100%) rename sim/testsuite/{sim => }/bfin/c_cc_regmvlogi_mvbrsft_sn.S (100%) rename sim/testsuite/{sim => }/bfin/c_ccflag_a0a1.S (100%) rename sim/testsuite/{sim => }/bfin/c_ccflag_dr_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccflag_dr_dr_uu.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccflag_dr_imm3.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccflag_dr_imm3_uu.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccflag_pr_imm3.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccflag_pr_imm3_uu.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccflag_pr_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccflag_pr_pr_uu.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccmv_cc_dr_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccmv_cc_dr_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccmv_cc_pr_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccmv_ncc_dr_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccmv_ncc_dr_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccmv_ncc_pr_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_comp3op_dr_and_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_comp3op_dr_minus_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_comp3op_dr_mix.s (100%) rename sim/testsuite/{sim => }/bfin/c_comp3op_dr_or_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_comp3op_dr_plus_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_comp3op_dr_xor_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_comp3op_pr_plus_pr_sh1.s (100%) rename sim/testsuite/{sim => }/bfin/c_comp3op_pr_plus_pr_sh2.s (100%) rename sim/testsuite/{sim => }/bfin/c_compi2opd_dr_add_i7_n.s (100%) rename sim/testsuite/{sim => }/bfin/c_compi2opd_dr_add_i7_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_compi2opd_dr_eq_i7_n.s (100%) rename sim/testsuite/{sim => }/bfin/c_compi2opd_dr_eq_i7_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_compi2opd_flags.S (100%) rename sim/testsuite/{sim => }/bfin/c_compi2opd_flags_2.S (100%) rename sim/testsuite/{sim => }/bfin/c_compi2opp_pr_add_i7_n.s (100%) rename sim/testsuite/{sim => }/bfin/c_compi2opp_pr_add_i7_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_compi2opp_pr_eq_i7_n.s (100%) rename sim/testsuite/{sim => }/bfin/c_compi2opp_pr_eq_i7_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_dagmodik_lnz_imgebl.s (100%) rename sim/testsuite/{sim => }/bfin/c_dagmodik_lnz_imltbl.s (100%) rename sim/testsuite/{sim => }/bfin/c_dagmodik_lz_inc_dec.s (100%) rename sim/testsuite/{sim => }/bfin/c_dagmodim_lnz_imgebl.s (100%) rename sim/testsuite/{sim => }/bfin/c_dagmodim_lnz_imltbl.s (100%) rename sim/testsuite/{sim => }/bfin/c_dagmodim_lz_inc_dec.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_a0_pm_a1.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_a0a1s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_a_abs_a.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_a_neg_a.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_aa_absabs.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_aa_negneg.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_abs.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_absabs.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_alhwx.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_awx.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_byteop1ew.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_byteop2.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_byteop3.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_bytepack.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_byteunpack.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_disalnexcpt.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_max.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_maxmax.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_min.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_minmin.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_mix.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_r_lh_a0pa1.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_r_negneg.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rh_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rh_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rh_rnd12_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rh_rnd12_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rh_rnd20_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rh_rnd20_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rl_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rl_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rl_rnd12_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rl_rnd12_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rl_rnd20_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rl_rnd20_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rlh_rnd.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rm.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rmm.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rmp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rpm.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rpp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rr_lph_a1a0.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rrpm.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rrpm_aa.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rrpmmp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rrpmmp_sft.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rrpmmp_sft_x.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rrppmm.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rrppmm_sft.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rrppmm_sft_x.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_saa.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_sat_aa.S (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_search.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_sgn.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_a1a0.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_a1a0_iuw32.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_a1a0_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_ih.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_is.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_iu.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_t.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_tu.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_u.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_ih.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_is.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_iu.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_t.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_tu.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_u.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1a0.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1a0_iutsh.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1a0_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_mix.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a0.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a0_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a0_is.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a0_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a0_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a0_u.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1_is.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1_u.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1a0.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1a0_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1a0_is.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1a0_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1a0_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1a0_u.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_mix.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_ih.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_is.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_iu.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_m_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_m_iutsh.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_m_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_m_t.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_m_u.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_mix.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_t.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_tu.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_u.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_pair.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_is.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_m_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_m_is.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_m_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_m_u.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_u.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_a0alr.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_af.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_af_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_ahalf_ln.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_ahalf_ln_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_ahalf_lp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_ahalf_lp_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_ahalf_rn.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_ahalf_rn_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_ahalf_rp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_ahalf_rp_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_ahh.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_ahh_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_align16.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_align24.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_align8.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_amix.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_bitmux.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_bxor.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_expadj_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_expadj_l.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_expadj_r.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_expexp_r.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_fdepx.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_fextx.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_lf.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_lhalf_ln.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_lhalf_lp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_lhalf_rn.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_lhalf_rp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_lhh.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_lmix.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_ones.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_pack.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_rot.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_rot_mix.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_signbits_r.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_signbits_rh.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_signbits_rl.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_vmax.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_vmaxvmax.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_a0alr.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_af.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_af_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_ahalf_ln.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_ahalf_ln_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_ahalf_lp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_ahalf_lp_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_ahalf_rn.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_ahalf_rn_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_ahalf_rp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_ahalf_rp_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_ahh.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_ahh_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_amix.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_lf.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_lhalf_ln.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_lhalf_lp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_lhalf_rn.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_lhalf_rp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_lhh.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_lmix.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_rot.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_ld_dr_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_ld_dr_ipp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_ld_dr_ippm.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_ld_drhi_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_ld_drhi_ipp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_ld_drlo_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_ld_drlo_ipp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_st_dr_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_st_dr_ipp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_st_dr_ippm.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_st_drhi_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_st_drhi_ipp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_st_drlo_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_st_drlo_ipp.s (100%) rename sim/testsuite/{sim => }/bfin/c_except_illopcode.S (100%) rename sim/testsuite/{sim => }/bfin/c_except_sys_sstep.S (100%) rename sim/testsuite/{sim => }/bfin/c_except_user_mode.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_disable.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_disable_enable.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_excpt.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_loopsetup_stld.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_nested.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_nmi.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_pending.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_pending_2.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_timer.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_timer_reload.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_timer_tcount.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_timer_tscale.S (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_dreg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_drhi.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_drlo.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_h_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_h_ibml.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_h_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_l_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_l_ibml.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_l_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_lz_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_lz_ibml.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_lz_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_lzhi_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_lzhi_ibml.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_lzhi_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_pibml.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_b.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_mm.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_mm_b.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_mm_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_mm_xb.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_mm_xh.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_pp.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_pp_b.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_pp_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_pp_xb.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_pp_xh.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_ppmm_hbx.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_xb.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_xh.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_p_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_p_p_mm.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_p_p_pp.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_d.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_b.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_mm.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_mm_b.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_mm_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_pp.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_pp_b.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_pp_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_p_mm.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_p_pp.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_dr_b.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_dr_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_dr_xb.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_dr_xh.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_dreg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_preg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstidxl_st_dr_b.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstidxl_st_dr_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstidxl_st_dreg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstidxl_st_preg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstii_ld_dr_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstii_ld_dr_xh.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstii_ld_dreg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstii_ld_preg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstii_st_dr_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstii_st_dreg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstii_st_preg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstiifp_ld_dreg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstiifp_ld_preg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstiifp_st_dreg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstiifp_st_preg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstpmod_ld_dr_hi.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstpmod_ld_dr_lo.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstpmod_ld_dreg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstpmod_ld_h_xh.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstpmod_ld_lohi.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstpmod_st_dr_hi.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstpmod_st_dr_lo.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstpmod_st_dreg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstpmod_st_lohi.s (100%) rename sim/testsuite/{sim => }/bfin/c_linkage.s (100%) rename sim/testsuite/{sim => }/bfin/c_logi2op_alshft_mix.s (100%) rename sim/testsuite/{sim => }/bfin/c_logi2op_arith_shft.s (100%) rename sim/testsuite/{sim => }/bfin/c_logi2op_bitclr.s (100%) rename sim/testsuite/{sim => }/bfin/c_logi2op_bitset.s (100%) rename sim/testsuite/{sim => }/bfin/c_logi2op_bittgl.s (100%) rename sim/testsuite/{sim => }/bfin/c_logi2op_bittst.s (100%) rename sim/testsuite/{sim => }/bfin/c_logi2op_log_l_shft.s (100%) rename sim/testsuite/{sim => }/bfin/c_logi2op_log_l_shft_astat.S (100%) rename sim/testsuite/{sim => }/bfin/c_logi2op_log_r_shft.s (100%) rename sim/testsuite/{sim => }/bfin/c_logi2op_log_r_shft_astat.S (100%) rename sim/testsuite/{sim => }/bfin/c_logi2op_nbittst.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_nested.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_nested_bot.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_nested_prelc.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_nested_top.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_overlap.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_preg_div2_lc0.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_preg_div2_lc1.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_preg_lc0.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_preg_lc1.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_preg_stld.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_prelc.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_topbotcntr.s (100%) rename sim/testsuite/{sim => }/bfin/c_mmr_interr_ctl.s (100%) rename sim/testsuite/{sim => }/bfin/c_mmr_loop.S (100%) rename sim/testsuite/{sim => }/bfin/c_mmr_loop_user_except.S (100%) rename sim/testsuite/{sim => }/bfin/c_mmr_ppop_illegal_adr.S (100%) rename sim/testsuite/{sim => }/bfin/c_mmr_ppopm_illegal_adr.S (100%) rename sim/testsuite/{sim => }/bfin/c_mmr_timer.S (100%) rename sim/testsuite/{sim => }/bfin/c_mode_supervisor.S (100%) rename sim/testsuite/{sim => }/bfin/c_mode_user.S (100%) rename sim/testsuite/{sim => }/bfin/c_mode_user_superivsor.S (100%) rename sim/testsuite/{sim => }/bfin/c_multi_issue_dsp_ld_ld.s (100%) rename sim/testsuite/{sim => }/bfin/c_multi_issue_dsp_ldst_1.s (100%) rename sim/testsuite/{sim => }/bfin/c_multi_issue_dsp_ldst_2.s (100%) rename sim/testsuite/{sim => }/bfin/c_progctrl_call_pcpr.s (100%) rename sim/testsuite/{sim => }/bfin/c_progctrl_call_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_progctrl_clisti_interr.S (100%) rename sim/testsuite/{sim => }/bfin/c_progctrl_csync_mmr.S (100%) rename sim/testsuite/{sim => }/bfin/c_progctrl_except_rtx.S (100%) rename sim/testsuite/{sim => }/bfin/c_progctrl_excpt.S (100%) rename sim/testsuite/{sim => }/bfin/c_progctrl_jump_pcpr.s (100%) rename sim/testsuite/{sim => }/bfin/c_progctrl_jump_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_progctrl_nop.s (100%) rename sim/testsuite/{sim => }/bfin/c_progctrl_raise_rt_i_n.S (100%) rename sim/testsuite/{sim => }/bfin/c_progctrl_rts.s (100%) rename sim/testsuite/{sim => }/bfin/c_ptr2op_pr_neg_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ptr2op_pr_sft_2_1.s (100%) rename sim/testsuite/{sim => }/bfin/c_ptr2op_pr_shadd_1_2.s (100%) rename sim/testsuite/{sim => }/bfin/c_pushpopmultiple_dp.s (100%) rename sim/testsuite/{sim => }/bfin/c_pushpopmultiple_dp_pair.s (100%) rename sim/testsuite/{sim => }/bfin/c_pushpopmultiple_dreg.s (100%) rename sim/testsuite/{sim => }/bfin/c_pushpopmultiple_preg.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_acc_acc.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_dag_lz_dep.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_dr_acc_acc.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_dr_dep_nostall.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_dr_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_dr_imlb.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_dr_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_imlb_dep_nostall.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_imlb_dep_stall.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_imlb_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_imlb_imlb.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_imlb_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_pr_dep_nostall.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_pr_dep_stall.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_pr_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_pr_imlb.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_pr_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ac_raise_mv.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ac_raise_mv_ppop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ac_regmv_pushpop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_dec_raise_pushpop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex1_brcc_mv_pop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex1_call_mv_pop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex1_j_mv_pop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex1_raise_brcc_mv_pop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex1_raise_call_mv_pop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex1_raise_j_mv_pop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex2_brcc_mp_mv_pop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex2_mmr_mvpop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex2_mmrj_mvpop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex2_raise_mmr_mvpop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex2_raise_mmrj_mvpop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex3_ls_brcc_mvp.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex3_ls_mmr_mvp.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex3_ls_mmrj_mvp.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_wb_cs_lsmmrj_mvp.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_wb_rti_lsmmrj_mvp.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_wb_rtn_lsmmrj_mvp.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_wb_rtx_lsmmrj_mvp.S (100%) rename sim/testsuite/{sim => }/bfin/c_ujump.s (100%) rename sim/testsuite/{sim => }/bfin/cc-alu.S (100%) rename sim/testsuite/{sim => }/bfin/cc-astat-bits.s (100%) rename sim/testsuite/{sim => }/bfin/cc0.s (100%) rename sim/testsuite/{sim => }/bfin/cc1.s (100%) rename sim/testsuite/{sim => }/bfin/cc5.S (100%) rename sim/testsuite/{sim => }/bfin/cec-exact-exception.S (100%) rename sim/testsuite/{sim => }/bfin/cec-ifetch.S (100%) rename sim/testsuite/{sim => }/bfin/cec-multi-pending.S (100%) rename sim/testsuite/{sim => }/bfin/cec-no-snen-reti.S (100%) rename sim/testsuite/{sim => }/bfin/cec-non-operating-env.s (100%) rename sim/testsuite/{sim => }/bfin/cec-raise-reti.S (100%) rename sim/testsuite/{sim => }/bfin/cec-snen-reti.S (100%) rename sim/testsuite/{sim => }/bfin/cec-syscfg-ssstep.S (100%) rename sim/testsuite/{sim => }/bfin/cec-system-call.S (100%) rename sim/testsuite/{sim => }/bfin/cir.s (100%) rename sim/testsuite/{sim => }/bfin/cir1.s (100%) rename sim/testsuite/{sim => }/bfin/cli-sti.s (100%) rename sim/testsuite/{sim => }/bfin/cmpacc.s (100%) rename sim/testsuite/{sim => }/bfin/cmpdreg.S (100%) rename sim/testsuite/{sim => }/bfin/compare.s (100%) rename sim/testsuite/{sim => }/bfin/conv_enc_gen.s (100%) rename sim/testsuite/{sim => }/bfin/cycles.s (100%) rename sim/testsuite/{sim => }/bfin/d0.s (100%) rename sim/testsuite/{sim => }/bfin/d1.s (100%) rename sim/testsuite/{sim => }/bfin/d2.s (100%) rename sim/testsuite/{sim => }/bfin/dbg_brprd_ntkn_src_kill.S (100%) rename sim/testsuite/{sim => }/bfin/dbg_brtkn_nprd_src_kill.S (100%) rename sim/testsuite/{sim => }/bfin/dbg_jmp_src_kill.S (100%) rename sim/testsuite/{sim => }/bfin/dbg_tr_basic.S (100%) rename sim/testsuite/{sim => }/bfin/dbg_tr_simplejp.S (100%) rename sim/testsuite/{sim => }/bfin/dbg_tr_tbuf0.S (100%) rename sim/testsuite/{sim => }/bfin/dbg_tr_umode.S (100%) rename sim/testsuite/{sim => }/bfin/disalnexcpt_implicit.S (100%) rename sim/testsuite/{sim => }/bfin/div0.s (100%) rename sim/testsuite/{sim => }/bfin/divq.s (100%) rename sim/testsuite/{sim => }/bfin/dotproduct.s (100%) rename sim/testsuite/{sim => }/bfin/dotproduct2.s (100%) rename sim/testsuite/{sim => }/bfin/double_prec_mult.s (100%) rename sim/testsuite/{sim => }/bfin/dsp_a4.s (100%) rename sim/testsuite/{sim => }/bfin/dsp_a7.s (100%) rename sim/testsuite/{sim => }/bfin/dsp_a8.s (100%) rename sim/testsuite/{sim => }/bfin/dsp_d0.s (100%) rename sim/testsuite/{sim => }/bfin/dsp_d1.s (100%) rename sim/testsuite/{sim => }/bfin/dsp_neg.S (100%) rename sim/testsuite/{sim => }/bfin/dsp_s1.s (100%) rename sim/testsuite/{sim => }/bfin/e0.s (100%) rename sim/testsuite/{sim => }/bfin/edn_snafu.s (100%) rename sim/testsuite/{sim => }/bfin/eu_dsp32mac_s.s (100%) rename sim/testsuite/{sim => }/bfin/events.s (100%) rename sim/testsuite/{sim => }/bfin/f221.s (100%) rename sim/testsuite/{sim => }/bfin/fact.s (100%) rename sim/testsuite/{sim => }/bfin/fir.s (100%) rename sim/testsuite/{sim => }/bfin/fsm.s (100%) rename sim/testsuite/{sim => }/bfin/greg2.s (100%) rename sim/testsuite/{sim => }/bfin/hwloop-bits.S (100%) rename sim/testsuite/{sim => }/bfin/hwloop-branch-in.s (100%) rename sim/testsuite/{sim => }/bfin/hwloop-branch-out.s (100%) rename sim/testsuite/{sim => }/bfin/hwloop-lt-bits.s (100%) rename sim/testsuite/{sim => }/bfin/hwloop-nested.s (100%) rename sim/testsuite/{sim => }/bfin/i0.s (100%) rename sim/testsuite/{sim => }/bfin/iir.s (100%) rename sim/testsuite/{sim => }/bfin/issue103.s (100%) rename sim/testsuite/{sim => }/bfin/issue109.s (100%) rename sim/testsuite/{sim => }/bfin/issue112.s (100%) rename sim/testsuite/{sim => }/bfin/issue113.s (100%) rename sim/testsuite/{sim => }/bfin/issue117.s (100%) rename sim/testsuite/{sim => }/bfin/issue118.s (100%) rename sim/testsuite/{sim => }/bfin/issue119.s (100%) rename sim/testsuite/{sim => }/bfin/issue121.s (100%) rename sim/testsuite/{sim => }/bfin/issue123.s (100%) rename sim/testsuite/{sim => }/bfin/issue124.s (100%) rename sim/testsuite/{sim => }/bfin/issue125.s (100%) rename sim/testsuite/{sim => }/bfin/issue126.s (100%) rename sim/testsuite/{sim => }/bfin/issue127.s (100%) rename sim/testsuite/{sim => }/bfin/issue129.s (100%) rename sim/testsuite/{sim => }/bfin/issue139.S (100%) rename sim/testsuite/{sim => }/bfin/issue140.S (100%) rename sim/testsuite/{sim => }/bfin/issue142.s (100%) rename sim/testsuite/{sim => }/bfin/issue144.s (100%) rename sim/testsuite/{sim => }/bfin/issue146.S (100%) rename sim/testsuite/{sim => }/bfin/issue175.s (100%) rename sim/testsuite/{sim => }/bfin/issue205.s (100%) rename sim/testsuite/{sim => }/bfin/issue257.s (100%) rename sim/testsuite/{sim => }/bfin/issue272.S (100%) rename sim/testsuite/{sim => }/bfin/issue83.s (100%) rename sim/testsuite/{sim => }/bfin/issue89.s (100%) rename sim/testsuite/{sim => }/bfin/l0.s (100%) rename sim/testsuite/{sim => }/bfin/l0shift.s (100%) rename sim/testsuite/{sim => }/bfin/l2_loop.s (100%) rename sim/testsuite/{sim => }/bfin/link-2.s (100%) rename sim/testsuite/{sim => }/bfin/link.s (100%) rename sim/testsuite/{sim => }/bfin/lmu_cplb_multiple0.S (100%) rename sim/testsuite/{sim => }/bfin/lmu_cplb_multiple1.S (100%) rename sim/testsuite/{sim => }/bfin/lmu_excpt_align.S (100%) rename sim/testsuite/{sim => }/bfin/lmu_excpt_default.S (100%) rename sim/testsuite/{sim => }/bfin/lmu_excpt_illaddr.S (100%) rename sim/testsuite/{sim => }/bfin/lmu_excpt_prot0.S (100%) rename sim/testsuite/{sim => }/bfin/lmu_excpt_prot1.S (100%) rename sim/testsuite/{sim => }/bfin/load.s (100%) rename sim/testsuite/{sim => }/bfin/logic.s (100%) rename sim/testsuite/{sim => }/bfin/loop_snafu.s (100%) rename sim/testsuite/{sim => }/bfin/loop_strncpy.s (100%) rename sim/testsuite/{sim => }/bfin/lp0.s (100%) rename sim/testsuite/{sim => }/bfin/lp1.s (100%) rename sim/testsuite/{sim => }/bfin/lsetup.s (100%) rename sim/testsuite/{sim => }/bfin/m0boundary.s (100%) rename sim/testsuite/{sim => }/bfin/m1.S (100%) rename sim/testsuite/{sim => }/bfin/m10.s (100%) rename sim/testsuite/{sim => }/bfin/m11.s (100%) rename sim/testsuite/{sim => }/bfin/m12.s (100%) rename sim/testsuite/{sim => }/bfin/m13.s (100%) rename sim/testsuite/{sim => }/bfin/m14.s (100%) rename sim/testsuite/{sim => }/bfin/m15.s (100%) rename sim/testsuite/{sim => }/bfin/m16.s (100%) rename sim/testsuite/{sim => }/bfin/m17.s (100%) rename sim/testsuite/{sim => }/bfin/m2.s (100%) rename sim/testsuite/{sim => }/bfin/m3.s (100%) rename sim/testsuite/{sim => }/bfin/m4.s (100%) rename sim/testsuite/{sim => }/bfin/m5.s (100%) rename sim/testsuite/{sim => }/bfin/m6.s (100%) rename sim/testsuite/{sim => }/bfin/m7.s (100%) rename sim/testsuite/{sim => }/bfin/m8.s (100%) rename sim/testsuite/{sim => }/bfin/m9.s (100%) rename sim/testsuite/{sim => }/bfin/mac2halfreg.S (100%) rename sim/testsuite/{sim => }/bfin/math.s (100%) rename sim/testsuite/{sim => }/bfin/max_min_flags.s (100%) rename sim/testsuite/{sim => }/bfin/mc_s2.s (100%) rename sim/testsuite/{sim => }/bfin/mdma-32bit-1d-neg-count.c (100%) rename sim/testsuite/{sim => }/bfin/mdma-32bit-1d.c (100%) rename sim/testsuite/{sim => }/bfin/mdma-8bit-1d-neg-count.c (100%) rename sim/testsuite/{sim => }/bfin/mdma-8bit-1d.c (100%) rename sim/testsuite/{sim => }/bfin/mdma-skel.h (100%) rename sim/testsuite/{sim => }/bfin/mem3.s (100%) rename sim/testsuite/{sim => }/bfin/mmr-exception.s (100%) rename sim/testsuite/{sim => }/bfin/move.s (100%) rename sim/testsuite/{sim => }/bfin/msa_acp_5.10.S (100%) rename sim/testsuite/{sim => }/bfin/msa_acp_5.12_1.S (100%) rename sim/testsuite/{sim => }/bfin/msa_acp_5.12_2.S (100%) rename sim/testsuite/{sim => }/bfin/msa_acp_5_10.s (100%) rename sim/testsuite/{sim => }/bfin/mult.s (100%) rename sim/testsuite/{sim => }/bfin/neg-2.S (100%) rename sim/testsuite/{sim => }/bfin/neg-3.S (100%) rename sim/testsuite/{sim => }/bfin/neg.S (100%) rename sim/testsuite/{sim => }/bfin/nshift.s (100%) rename sim/testsuite/{sim => }/bfin/pr.s (100%) rename sim/testsuite/{sim => }/bfin/push-pop-multiple.s (100%) rename sim/testsuite/{sim => }/bfin/push-pop.s (100%) rename sim/testsuite/{sim => }/bfin/pushpopreg_1.s (100%) rename sim/testsuite/{sim => }/bfin/quadaddsub.s (100%) rename sim/testsuite/{sim => }/bfin/random_0001.s (100%) rename sim/testsuite/{sim => }/bfin/random_0002.S (100%) rename sim/testsuite/{sim => }/bfin/random_0003.S (100%) rename sim/testsuite/{sim => }/bfin/random_0004.S (100%) rename sim/testsuite/{sim => }/bfin/random_0005.S (100%) rename sim/testsuite/{sim => }/bfin/random_0006.S (100%) rename sim/testsuite/{sim => }/bfin/random_0007.S (100%) rename sim/testsuite/{sim => }/bfin/random_0008.S (100%) rename sim/testsuite/{sim => }/bfin/random_0009.S (100%) rename sim/testsuite/{sim => }/bfin/random_0010.S (100%) rename sim/testsuite/{sim => }/bfin/random_0011.S (100%) rename sim/testsuite/{sim => }/bfin/random_0012.S (100%) rename sim/testsuite/{sim => }/bfin/random_0013.S (100%) rename sim/testsuite/{sim => }/bfin/random_0014.S (100%) rename sim/testsuite/{sim => }/bfin/random_0015.S (100%) rename sim/testsuite/{sim => }/bfin/random_0016.S (100%) rename sim/testsuite/{sim => }/bfin/random_0017.S (100%) rename sim/testsuite/{sim => }/bfin/random_0018.S (100%) rename sim/testsuite/{sim => }/bfin/random_0019.S (100%) rename sim/testsuite/{sim => }/bfin/random_0020.S (100%) rename sim/testsuite/{sim => }/bfin/random_0021.S (100%) rename sim/testsuite/{sim => }/bfin/random_0022.S (100%) rename sim/testsuite/{sim => }/bfin/random_0023.S (100%) rename sim/testsuite/{sim => }/bfin/random_0024.S (100%) rename sim/testsuite/{sim => }/bfin/random_0025.S (100%) rename sim/testsuite/{sim => }/bfin/random_0026.S (100%) rename sim/testsuite/{sim => }/bfin/random_0027.S (100%) rename sim/testsuite/{sim => }/bfin/random_0028.S (100%) rename sim/testsuite/{sim => }/bfin/random_0029.S (100%) rename sim/testsuite/{sim => }/bfin/random_0030.S (100%) rename sim/testsuite/{sim => }/bfin/random_0031.S (100%) rename sim/testsuite/{sim => }/bfin/random_0032.S (100%) rename sim/testsuite/{sim => }/bfin/random_0033.S (100%) rename sim/testsuite/{sim => }/bfin/random_0034.S (100%) rename sim/testsuite/{sim => }/bfin/random_0035.S (100%) rename sim/testsuite/{sim => }/bfin/random_0036.S (100%) rename sim/testsuite/{sim => }/bfin/random_0037.S (100%) rename sim/testsuite/{sim => }/bfin/run-tests.sh (100%) rename sim/testsuite/{sim => }/bfin/s0.s (100%) rename sim/testsuite/{sim => }/bfin/s1.s (100%) rename sim/testsuite/{sim => }/bfin/s10.s (100%) rename sim/testsuite/{sim => }/bfin/s11.s (100%) rename sim/testsuite/{sim => }/bfin/s12.s (100%) rename sim/testsuite/{sim => }/bfin/s13.s (100%) rename sim/testsuite/{sim => }/bfin/s14.s (100%) rename sim/testsuite/{sim => }/bfin/s15.s (100%) rename sim/testsuite/{sim => }/bfin/s16.s (100%) rename sim/testsuite/{sim => }/bfin/s17.s (100%) rename sim/testsuite/{sim => }/bfin/s18.s (100%) rename sim/testsuite/{sim => }/bfin/s19.s (100%) rename sim/testsuite/{sim => }/bfin/s2.s (100%) rename sim/testsuite/{sim => }/bfin/s20.s (100%) rename sim/testsuite/{sim => }/bfin/s21.s (100%) rename sim/testsuite/{sim => }/bfin/s3.s (100%) rename sim/testsuite/{sim => }/bfin/s30.s (100%) rename sim/testsuite/{sim => }/bfin/s4.s (100%) rename sim/testsuite/{sim => }/bfin/s5.s (100%) rename sim/testsuite/{sim => }/bfin/s6.s (100%) rename sim/testsuite/{sim => }/bfin/s7.s (100%) rename sim/testsuite/{sim => }/bfin/s8.s (100%) rename sim/testsuite/{sim => }/bfin/s9.s (100%) rename sim/testsuite/{sim => }/bfin/saatest.s (100%) rename sim/testsuite/{sim => }/bfin/se_all16bitopcodes.S (100%) rename sim/testsuite/{sim => }/bfin/se_all32bitopcodes.S (100%) rename sim/testsuite/{sim => }/bfin/se_all32bitopcodes.lds (100%) rename sim/testsuite/{sim => }/bfin/se_all64bitg0opcodes.S (100%) rename sim/testsuite/{sim => }/bfin/se_all64bitg1opcodes.S (100%) rename sim/testsuite/{sim => }/bfin/se_all64bitg2opcodes.S (100%) rename sim/testsuite/{sim => }/bfin/se_allopcodes.h (100%) rename sim/testsuite/{sim => }/bfin/se_brtarget_stall.S (100%) rename sim/testsuite/{sim => }/bfin/se_bug_ui.S (100%) rename sim/testsuite/{sim => }/bfin/se_bug_ui2.S (100%) rename sim/testsuite/{sim => }/bfin/se_bug_ui3.S (100%) rename sim/testsuite/{sim => }/bfin/se_cc2stat_haz.S (100%) rename sim/testsuite/{sim => }/bfin/se_cc_kill.S (100%) rename sim/testsuite/{sim => }/bfin/se_cof.S (100%) rename sim/testsuite/{sim => }/bfin/se_event_quad.S (100%) rename sim/testsuite/{sim => }/bfin/se_excpt_dagprotviol.S (100%) rename sim/testsuite/{sim => }/bfin/se_excpt_ifprotviol.S (100%) rename sim/testsuite/{sim => }/bfin/se_excpt_ssstep.S (100%) rename sim/testsuite/{sim => }/bfin/se_illegalcombination.S (100%) rename sim/testsuite/{sim => }/bfin/se_kill_wbbr.S (100%) rename sim/testsuite/{sim => }/bfin/se_kills2.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_disable.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_kill.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_kill_01.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_kill_dcr.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_kill_dcr_01.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_lr.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_mv2lb_stall.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_mv2lc.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_mv2lc_stall.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_mv2lt_stall.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_nest_ppm.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_nest_ppm_1.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_nest_ppm_2.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_ppm.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_ppm_1.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_ppm_int.S (100%) rename sim/testsuite/{sim => }/bfin/se_lsetup_kill.S (100%) rename sim/testsuite/{sim => }/bfin/se_misaligned_fetch.S (100%) rename sim/testsuite/{sim => }/bfin/se_more_ret_haz.S (100%) rename sim/testsuite/{sim => }/bfin/se_mv2lp.S (100%) rename sim/testsuite/{sim => }/bfin/se_oneins_zoff.S (100%) rename sim/testsuite/{sim => }/bfin/se_popkill.S (100%) rename sim/testsuite/{sim => }/bfin/se_regmv_usp_sysreg.S (100%) rename sim/testsuite/{sim => }/bfin/se_rets_hazard.s (100%) rename sim/testsuite/{sim => }/bfin/se_rts_rti.S (100%) rename sim/testsuite/{sim => }/bfin/se_ssstep_dagprotviol.S (100%) rename sim/testsuite/{sim => }/bfin/se_ssync.S (100%) rename sim/testsuite/{sim => }/bfin/se_stall_if2.S (100%) rename sim/testsuite/{sim => }/bfin/se_undefinedinstruction1.S (100%) rename sim/testsuite/{sim => }/bfin/se_undefinedinstruction2.S (100%) rename sim/testsuite/{sim => }/bfin/se_undefinedinstruction3.S (100%) rename sim/testsuite/{sim => }/bfin/se_undefinedinstruction4.S (100%) rename sim/testsuite/{sim => }/bfin/se_usermode_protviol.S (100%) rename sim/testsuite/{sim => }/bfin/seqstat.s (100%) rename sim/testsuite/{sim => }/bfin/sign.s (100%) rename sim/testsuite/{sim => }/bfin/simple0.s (100%) rename sim/testsuite/{sim => }/bfin/sri.s (100%) rename sim/testsuite/{sim => }/bfin/stk.s (100%) rename sim/testsuite/{sim => }/bfin/stk2.s (100%) rename sim/testsuite/{sim => }/bfin/stk3.s (100%) rename sim/testsuite/{sim => }/bfin/stk4.s (100%) rename sim/testsuite/{sim => }/bfin/stk5.s (100%) rename sim/testsuite/{sim => }/bfin/stk6.s (100%) rename sim/testsuite/{sim => }/bfin/syscfg.s (100%) rename sim/testsuite/{sim => }/bfin/tar10622.s (100%) rename sim/testsuite/{sim => }/bfin/test-dma.h (100%) rename sim/testsuite/{sim => }/bfin/test.h (100%) rename sim/testsuite/{sim => }/bfin/testset.s (100%) rename sim/testsuite/{sim => }/bfin/testset2.s (100%) rename sim/testsuite/{sim => }/bfin/testutils.inc (100%) rename sim/testsuite/{sim => }/bfin/unlink.S (100%) rename sim/testsuite/{sim => }/bfin/up0.s (100%) rename sim/testsuite/{sim => }/bfin/usp.S (100%) rename sim/testsuite/{sim => }/bfin/vec-abs-2.S (100%) rename sim/testsuite/{sim => }/bfin/vec-abs-3.S (100%) rename sim/testsuite/{sim => }/bfin/vec-abs.S (100%) rename sim/testsuite/{sim => }/bfin/vec-neg-2.S (100%) rename sim/testsuite/{sim => }/bfin/vec-neg-3.S (100%) rename sim/testsuite/{sim => }/bfin/vec-neg.S (100%) rename sim/testsuite/{sim => }/bfin/vecadd.s (100%) rename sim/testsuite/{sim => }/bfin/vit_max.s (100%) rename sim/testsuite/{sim => }/bfin/vit_max2.s (100%) rename sim/testsuite/{sim => }/bfin/viterbi2.s (100%) rename sim/testsuite/{sim => }/bfin/wtf.s (100%) rename sim/testsuite/{sim => }/bfin/x1.s (100%) rename sim/testsuite/{sim => }/bfin/zcall.s (100%) rename sim/testsuite/{sim => }/bfin/zeroflagrnd.s (100%) rename sim/testsuite/{sim => }/bpf/ChangeLog (100%) rename sim/testsuite/{sim => }/bpf/allinsn.exp (100%) rename sim/testsuite/{sim => }/bpf/alu.s (100%) rename sim/testsuite/{sim => }/bpf/alu32.s (100%) rename sim/testsuite/{sim => }/bpf/endbe.s (100%) rename sim/testsuite/{sim => }/bpf/endle.s (100%) rename sim/testsuite/{sim => }/bpf/jmp.s (100%) rename sim/testsuite/{sim => }/bpf/jmp32.s (100%) rename sim/testsuite/{sim => }/bpf/ldabs.s (100%) rename sim/testsuite/{sim => }/bpf/mem.s (100%) rename sim/testsuite/{sim => }/bpf/mov.s (100%) rename sim/testsuite/{sim => }/bpf/testutils.inc (100%) rename sim/testsuite/{sim => }/bpf/xadd.s (100%) rename sim/testsuite/{sim => }/cr16/ChangeLog (100%) rename sim/testsuite/{sim => }/cr16/addb.cgs (100%) rename sim/testsuite/{sim => }/cr16/addd.cgs (100%) rename sim/testsuite/{sim => }/cr16/addi.cgs (100%) rename sim/testsuite/{sim => }/cr16/addw.cgs (100%) rename sim/testsuite/{sim => }/cr16/allinsn.exp (100%) rename sim/testsuite/{sim => }/cr16/andb.cgs (100%) rename sim/testsuite/{sim => }/cr16/andd.cgs (100%) rename sim/testsuite/{sim => }/cr16/andw.cgs (100%) rename sim/testsuite/{sim => }/cr16/ashub.cgs (100%) rename sim/testsuite/{sim => }/cr16/ashub_i.cgs (100%) rename sim/testsuite/{sim => }/cr16/ashud.cgs (100%) rename sim/testsuite/{sim => }/cr16/ashud_i.cgs (100%) rename sim/testsuite/{sim => }/cr16/ashuw.cgs (100%) rename sim/testsuite/{sim => }/cr16/ashuw_i.cgs (100%) rename sim/testsuite/{sim => }/cr16/bal1_24.cgs (100%) rename sim/testsuite/{sim => }/cr16/bal2_24.cgs (100%) rename sim/testsuite/{sim => }/cr16/bcc.cgs (100%) rename sim/testsuite/{sim => }/cr16/bcs.cgs (100%) rename sim/testsuite/{sim => }/cr16/beq.cgs (100%) rename sim/testsuite/{sim => }/cr16/beq0b.cgs (100%) rename sim/testsuite/{sim => }/cr16/beq0w.cgs (100%) rename sim/testsuite/{sim => }/cr16/bge.cgs (100%) rename sim/testsuite/{sim => }/cr16/bgt.cgs (100%) rename sim/testsuite/{sim => }/cr16/bhi.cgs (100%) rename sim/testsuite/{sim => }/cr16/bhs.cgs (100%) rename sim/testsuite/{sim => }/cr16/bht.cgs (100%) rename sim/testsuite/{sim => }/cr16/blo.cgs (100%) rename sim/testsuite/{sim => }/cr16/bls.cgs (100%) rename sim/testsuite/{sim => }/cr16/blt.cgs (100%) rename sim/testsuite/{sim => }/cr16/bne.cgs (100%) rename sim/testsuite/{sim => }/cr16/bne0b.cgs (100%) rename sim/testsuite/{sim => }/cr16/bne0w.cgs (100%) rename sim/testsuite/{sim => }/cr16/br.cgs (100%) rename sim/testsuite/{sim => }/cr16/cbitb.cgs (100%) rename sim/testsuite/{sim => }/cr16/cbitw.cgs (100%) rename sim/testsuite/{sim => }/cr16/cmpb.cgs (100%) rename sim/testsuite/{sim => }/cr16/cmpb_i.cgs (100%) rename sim/testsuite/{sim => }/cr16/cmpd.cgs (100%) rename sim/testsuite/{sim => }/cr16/cmpd_i.cgs (100%) rename sim/testsuite/{sim => }/cr16/cmpi.cgs (100%) rename sim/testsuite/{sim => }/cr16/cmpw.cgs (100%) rename sim/testsuite/{sim => }/cr16/cmpw_i.cgs (100%) rename sim/testsuite/{sim => }/cr16/excp.cgs (100%) rename sim/testsuite/{sim => }/cr16/hello.ms (100%) rename sim/testsuite/{sim => }/cr16/hw-trap.ms (100%) rename sim/testsuite/{sim => }/cr16/jal.cgs (100%) rename sim/testsuite/{sim => }/cr16/jcc.cgs (100%) rename sim/testsuite/{sim => }/cr16/jcs.cgs (100%) rename sim/testsuite/{sim => }/cr16/jeq.cgs (100%) rename sim/testsuite/{sim => }/cr16/jfc.cgs (100%) rename sim/testsuite/{sim => }/cr16/jfs.cgs (100%) rename sim/testsuite/{sim => }/cr16/jge.cgs (100%) rename sim/testsuite/{sim => }/cr16/jgt.cgs (100%) rename sim/testsuite/{sim => }/cr16/jhi.cgs (100%) rename sim/testsuite/{sim => }/cr16/jhs.cgs (100%) rename sim/testsuite/{sim => }/cr16/jlo.cgs (100%) rename sim/testsuite/{sim => }/cr16/jls.cgs (100%) rename sim/testsuite/{sim => }/cr16/jlt.cgs (100%) rename sim/testsuite/{sim => }/cr16/jne.cgs (100%) rename sim/testsuite/{sim => }/cr16/jump.cgs (100%) rename sim/testsuite/{sim => }/cr16/loadb.cgs (100%) rename sim/testsuite/{sim => }/cr16/loadd.cgs (100%) rename sim/testsuite/{sim => }/cr16/loadm.cgs (100%) rename sim/testsuite/{sim => }/cr16/loadmp.cgs (100%) rename sim/testsuite/{sim => }/cr16/loadw.cgs (100%) rename sim/testsuite/{sim => }/cr16/lpr-spr.cgs (100%) rename sim/testsuite/{sim => }/cr16/lprd-sprd.cgs (100%) rename sim/testsuite/{sim => }/cr16/lshb.cgs (100%) rename sim/testsuite/{sim => }/cr16/lshb_i.cgs (100%) rename sim/testsuite/{sim => }/cr16/lshd.cgs (100%) rename sim/testsuite/{sim => }/cr16/lshd_i.cgs (100%) rename sim/testsuite/{sim => }/cr16/lshw.cgs (100%) rename sim/testsuite/{sim => }/cr16/lshw_i.cgs (100%) rename sim/testsuite/{sim => }/cr16/macqw.cgs (100%) rename sim/testsuite/{sim => }/cr16/macsw.cgs (100%) rename sim/testsuite/{sim => }/cr16/macuw.cgs (100%) rename sim/testsuite/{sim => }/cr16/misc.exp (100%) rename sim/testsuite/{sim => }/cr16/movb.cgs (100%) rename sim/testsuite/{sim => }/cr16/movd.cgs (100%) rename sim/testsuite/{sim => }/cr16/movw.cgs (100%) rename sim/testsuite/{sim => }/cr16/movxb.cgs (100%) rename sim/testsuite/{sim => }/cr16/movxw.cgs (100%) rename sim/testsuite/{sim => }/cr16/movzb.cgs (100%) rename sim/testsuite/{sim => }/cr16/movzw.cgs (100%) rename sim/testsuite/{sim => }/cr16/mulb.cgs (100%) rename sim/testsuite/{sim => }/cr16/mulsb.cgs (100%) rename sim/testsuite/{sim => }/cr16/mulsw.cgs (100%) rename sim/testsuite/{sim => }/cr16/muluw.cgs (100%) rename sim/testsuite/{sim => }/cr16/mulw.cgs (100%) rename sim/testsuite/{sim => }/cr16/nop.cgs (100%) rename sim/testsuite/{sim => }/cr16/orb.cgs (100%) rename sim/testsuite/{sim => }/cr16/ord.cgs (100%) rename sim/testsuite/{sim => }/cr16/orw.cgs (100%) rename sim/testsuite/{sim => }/cr16/pop1.cgs (100%) rename sim/testsuite/{sim => }/cr16/pop2.cgs (100%) rename sim/testsuite/{sim => }/cr16/pop3.cgs (100%) rename sim/testsuite/{sim => }/cr16/popret1.cgs (100%) rename sim/testsuite/{sim => }/cr16/popret2.cgs (100%) rename sim/testsuite/{sim => }/cr16/popret3.cgs (100%) rename sim/testsuite/{sim => }/cr16/push1.cgs (100%) rename sim/testsuite/{sim => }/cr16/push2.cgs (100%) rename sim/testsuite/{sim => }/cr16/push3.cgs (100%) rename sim/testsuite/{sim => }/cr16/sbitb.cgs (100%) rename sim/testsuite/{sim => }/cr16/sbitw.cgs (100%) rename sim/testsuite/{sim => }/cr16/scc.cgs (100%) rename sim/testsuite/{sim => }/cr16/scs.cgs (100%) rename sim/testsuite/{sim => }/cr16/seq.cgs (100%) rename sim/testsuite/{sim => }/cr16/sfc.cgs (100%) rename sim/testsuite/{sim => }/cr16/sfs.cgs (100%) rename sim/testsuite/{sim => }/cr16/sge.cgs (100%) rename sim/testsuite/{sim => }/cr16/sgt.cgs (100%) rename sim/testsuite/{sim => }/cr16/shi.cgs (100%) rename sim/testsuite/{sim => }/cr16/shs.cgs (100%) rename sim/testsuite/{sim => }/cr16/slo.cgs (100%) rename sim/testsuite/{sim => }/cr16/sls.cgs (100%) rename sim/testsuite/{sim => }/cr16/slt.cgs (100%) rename sim/testsuite/{sim => }/cr16/sne.cgs (100%) rename sim/testsuite/{sim => }/cr16/storb.cgs (100%) rename sim/testsuite/{sim => }/cr16/stord.cgs (100%) rename sim/testsuite/{sim => }/cr16/storw.cgs (100%) rename sim/testsuite/{sim => }/cr16/subb.cgs (100%) rename sim/testsuite/{sim => }/cr16/subd.cgs (100%) rename sim/testsuite/{sim => }/cr16/subi.cgs (100%) rename sim/testsuite/{sim => }/cr16/subw.cgs (100%) rename sim/testsuite/{sim => }/cr16/tbit.cgs (100%) rename sim/testsuite/{sim => }/cr16/tbitb.cgs (100%) rename sim/testsuite/{sim => }/cr16/tbitw.cgs (100%) rename sim/testsuite/{sim => }/cr16/testutils.inc (100%) rename sim/testsuite/{sim => }/cr16/uread16.ms (100%) rename sim/testsuite/{sim => }/cr16/uread32.ms (100%) rename sim/testsuite/{sim => }/cr16/xorb.cgs (100%) rename sim/testsuite/{sim => }/cr16/xord.cgs (100%) rename sim/testsuite/{sim => }/cr16/xorw.cgs (100%) rename sim/testsuite/{sim => }/cris/ChangeLog (100%) rename sim/testsuite/{sim => }/cris/asm/abs.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addcpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addcv32c.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addcv32m.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addcv32r.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addi.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addiv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addoc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addom.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addoq.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addq.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addqpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addswpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addxc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addxm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addxr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/andc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/andm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/andq.ms (100%) rename sim/testsuite/{sim => }/cris/asm/andr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/asm.exp (100%) rename sim/testsuite/{sim => }/cris/asm/asr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/ba.ms (100%) rename sim/testsuite/{sim => }/cris/asm/badarch1.ms (100%) rename sim/testsuite/{sim => }/cris/asm/bare1.ms (100%) rename sim/testsuite/{sim => }/cris/asm/bare2.ms (100%) rename sim/testsuite/{sim => }/cris/asm/bare3.ms (100%) rename sim/testsuite/{sim => }/cris/asm/bas.ms (100%) rename sim/testsuite/{sim => }/cris/asm/bccb.ms (100%) rename sim/testsuite/{sim => }/cris/asm/bdapc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/bdapm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/bdapq.ms (100%) rename sim/testsuite/{sim => }/cris/asm/bdapqpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/biap.ms (100%) rename sim/testsuite/{sim => }/cris/asm/boundc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/boundm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/boundmv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/boundr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/break.ms (100%) rename sim/testsuite/{sim => }/cris/asm/btst.ms (100%) rename sim/testsuite/{sim => }/cris/asm/ccr-v10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/ccs-v32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/clearfv10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/clearfv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/clrjmp1.ms (100%) rename sim/testsuite/{sim => }/cris/asm/cmpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/cmpm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/cmpq.ms (100%) rename sim/testsuite/{sim => }/cris/asm/cmpr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/cmpxc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/cmpxm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/dflags.ms (100%) rename sim/testsuite/{sim => }/cris/asm/dip.ms (100%) rename sim/testsuite/{sim => }/cris/asm/dstep.ms (100%) rename sim/testsuite/{sim => }/cris/asm/fidxd.ms (100%) rename sim/testsuite/{sim => }/cris/asm/fidxi.ms (100%) rename sim/testsuite/{sim => }/cris/asm/ftagd.ms (100%) rename sim/testsuite/{sim => }/cris/asm/ftagi.ms (100%) rename sim/testsuite/{sim => }/cris/asm/halt.ms (100%) rename sim/testsuite/{sim => }/cris/asm/io1.ms (100%) rename sim/testsuite/{sim => }/cris/asm/io2.ms (100%) rename sim/testsuite/{sim => }/cris/asm/io3.ms (100%) rename sim/testsuite/{sim => }/cris/asm/io4.ms (100%) rename sim/testsuite/{sim => }/cris/asm/io5.ms (100%) rename sim/testsuite/{sim => }/cris/asm/io6.ms (100%) rename sim/testsuite/{sim => }/cris/asm/io7.ms (100%) rename sim/testsuite/{sim => }/cris/asm/io8.ms (100%) rename sim/testsuite/{sim => }/cris/asm/io9.ms (100%) rename sim/testsuite/{sim => }/cris/asm/jsr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/jsrmv10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/jumpmp.ms (100%) rename sim/testsuite/{sim => }/cris/asm/jumppv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/lapc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/lsl.ms (100%) rename sim/testsuite/{sim => }/cris/asm/lsr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/lz.ms (100%) rename sim/testsuite/{sim => }/cris/asm/mcp.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movdelsr1.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movecpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movecr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movecrt10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movecrt32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movect10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movei.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movempc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movemr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movemrv10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movemrv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movepcb.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movepcd.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movepcw.ms (100%) rename sim/testsuite/{sim => }/cris/asm/moveq.ms (100%) rename sim/testsuite/{sim => }/cris/asm/moveqpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/mover.ms (100%) rename sim/testsuite/{sim => }/cris/asm/moverbpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/moverdpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/moverm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/moverpcb.ms (100%) rename sim/testsuite/{sim => }/cris/asm/moverpcd.ms (100%) rename sim/testsuite/{sim => }/cris/asm/moverpcw.ms (100%) rename sim/testsuite/{sim => }/cris/asm/moverwpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movesmp.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movmp.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movmp8.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movpmv10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movpmv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movppc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movpr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movprv10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movprv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movrss.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movscpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movscr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movsm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movsmpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movsr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movsrpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movssr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movucpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movucr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movum.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movumpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movur.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movurpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/mstep.ms (100%) rename sim/testsuite/{sim => }/cris/asm/msteppc1.ms (100%) rename sim/testsuite/{sim => }/cris/asm/msteppc2.ms (100%) rename sim/testsuite/{sim => }/cris/asm/msteppc3.ms (100%) rename sim/testsuite/{sim => }/cris/asm/mulv10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/mulv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/mulx.ms (100%) rename sim/testsuite/{sim => }/cris/asm/neg.ms (100%) rename sim/testsuite/{sim => }/cris/asm/nonvcv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/nopv10t.ms (100%) rename sim/testsuite/{sim => }/cris/asm/nopv32t.ms (100%) rename sim/testsuite/{sim => }/cris/asm/nopv32t2.ms (100%) rename sim/testsuite/{sim => }/cris/asm/nopv32t3.ms (100%) rename sim/testsuite/{sim => }/cris/asm/nopv32t4.ms (100%) rename sim/testsuite/{sim => }/cris/asm/not.ms (100%) rename sim/testsuite/{sim => }/cris/asm/op3.ms (100%) rename sim/testsuite/{sim => }/cris/asm/opterr1.ms (100%) rename sim/testsuite/{sim => }/cris/asm/opterr2.ms (100%) rename sim/testsuite/{sim => }/cris/asm/opterr3.ms (100%) rename sim/testsuite/{sim => }/cris/asm/opterr4.ms (100%) rename sim/testsuite/{sim => }/cris/asm/opterr5.ms (100%) rename sim/testsuite/{sim => }/cris/asm/option1.ms (100%) rename sim/testsuite/{sim => }/cris/asm/option2.ms (100%) rename sim/testsuite/{sim => }/cris/asm/option3.ms (100%) rename sim/testsuite/{sim => }/cris/asm/option4.ms (100%) rename sim/testsuite/{sim => }/cris/asm/orc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/orm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/orq.ms (100%) rename sim/testsuite/{sim => }/cris/asm/orr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/pcplus.ms (100%) rename sim/testsuite/{sim => }/cris/asm/pid1.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw1.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw11.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw12.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw13.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw14.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw15.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw16.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw17.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw2.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw3.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw4.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw5.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw6.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw7.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw8.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw9.ms (100%) rename sim/testsuite/{sim => }/cris/asm/ret.ms (100%) rename sim/testsuite/{sim => }/cris/asm/rfe.ms (100%) rename sim/testsuite/{sim => }/cris/asm/rfg.ms (100%) rename sim/testsuite/{sim => }/cris/asm/rfn.ms (100%) rename sim/testsuite/{sim => }/cris/asm/sbfs.ms (100%) rename sim/testsuite/{sim => }/cris/asm/scc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/sfe.ms (100%) rename sim/testsuite/{sim => }/cris/asm/subc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/subm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/subq.ms (100%) rename sim/testsuite/{sim => }/cris/asm/subqpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/subr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/subxc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/subxm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/subxr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/swap.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tb.ms (100%) rename sim/testsuite/{sim => }/cris/asm/test.ms (100%) rename sim/testsuite/{sim => }/cris/asm/testutils.inc (100%) rename sim/testsuite/{sim => }/cris/asm/tjmpsrv32-2.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tjmpsrv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tjsrcv10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tjsrcv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tmemv10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tmemv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tmulv10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tmulv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tmvm1.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tmvm2.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tmvmrv10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tmvmrv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tmvrmv10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tmvrmv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/user.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x0-v10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x0-v32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x1-v10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x1-v32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x10-v10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x2-v10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x2-v32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x3-v10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x3-v32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x4-v32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x5-v10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x5-v32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x6-v10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x6-v32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x7-v10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x7-v32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x8-v10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x9-v10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/xor.ms (100%) rename sim/testsuite/{sim => }/cris/c/access1.c (100%) rename sim/testsuite/{sim => }/cris/c/append1.c (100%) rename sim/testsuite/{sim => }/cris/c/badldso1.c (100%) rename sim/testsuite/{sim => }/cris/c/badldso2.c (100%) rename sim/testsuite/{sim => }/cris/c/badldso3.c (100%) rename sim/testsuite/{sim => }/cris/c/c.exp (100%) rename sim/testsuite/{sim => }/cris/c/clone1.c (100%) rename sim/testsuite/{sim => }/cris/c/clone2.c (100%) rename sim/testsuite/{sim => }/cris/c/clone3.c (100%) rename sim/testsuite/{sim => }/cris/c/clone4.c (100%) rename sim/testsuite/{sim => }/cris/c/clone5.c (100%) rename sim/testsuite/{sim => }/cris/c/clone6.c (100%) rename sim/testsuite/{sim => }/cris/c/ex1.c (100%) rename sim/testsuite/{sim => }/cris/c/exitg1.c (100%) rename sim/testsuite/{sim => }/cris/c/exitg2.c (100%) rename sim/testsuite/{sim => }/cris/c/fcntl1.c (100%) rename sim/testsuite/{sim => }/cris/c/fcntl2.c (100%) rename sim/testsuite/{sim => }/cris/c/fdopen1.c (100%) rename sim/testsuite/{sim => }/cris/c/fdopen2.c (100%) rename sim/testsuite/{sim => }/cris/c/freopen1.c (100%) rename sim/testsuite/{sim => }/cris/c/freopen2.c (100%) rename sim/testsuite/{sim => }/cris/c/ftruncate1.c (100%) rename sim/testsuite/{sim => }/cris/c/ftruncate2.c (100%) rename sim/testsuite/{sim => }/cris/c/getcwd1.c (100%) rename sim/testsuite/{sim => }/cris/c/gettod.c (100%) rename sim/testsuite/{sim => }/cris/c/hello.c (100%) rename sim/testsuite/{sim => }/cris/c/helloaout.c (100%) rename sim/testsuite/{sim => }/cris/c/hellodyn.c (100%) rename sim/testsuite/{sim => }/cris/c/hellodyn2.c (100%) rename sim/testsuite/{sim => }/cris/c/hellodyn3.c (100%) rename sim/testsuite/{sim => }/cris/c/kill1.c (100%) rename sim/testsuite/{sim => }/cris/c/kill2.c (100%) rename sim/testsuite/{sim => }/cris/c/kill3.c (100%) rename sim/testsuite/{sim => }/cris/c/mapbrk.c (100%) rename sim/testsuite/{sim => }/cris/c/mmap1.c (100%) rename sim/testsuite/{sim => }/cris/c/mmap2.c (100%) rename sim/testsuite/{sim => }/cris/c/mmap3.c (100%) rename sim/testsuite/{sim => }/cris/c/mmap4.c (100%) rename sim/testsuite/{sim => }/cris/c/mmap5.c (100%) rename sim/testsuite/{sim => }/cris/c/mmap6.c (100%) rename sim/testsuite/{sim => }/cris/c/mmap7.c (100%) rename sim/testsuite/{sim => }/cris/c/mmap8.c (100%) rename sim/testsuite/{sim => }/cris/c/mprotect1.c (100%) rename sim/testsuite/{sim => }/cris/c/mprotect2.c (100%) rename sim/testsuite/{sim => }/cris/c/mremap.c (100%) rename sim/testsuite/{sim => }/cris/c/openpf1.c (100%) rename sim/testsuite/{sim => }/cris/c/openpf2.c (100%) rename sim/testsuite/{sim => }/cris/c/openpf3.c (100%) rename sim/testsuite/{sim => }/cris/c/openpf4.c (100%) rename sim/testsuite/{sim => }/cris/c/openpf5.c (100%) rename sim/testsuite/{sim => }/cris/c/pipe1.c (100%) rename sim/testsuite/{sim => }/cris/c/pipe2.c (100%) rename sim/testsuite/{sim => }/cris/c/pipe3.c (100%) rename sim/testsuite/{sim => }/cris/c/pipe4.c (100%) rename sim/testsuite/{sim => }/cris/c/pipe5.c (100%) rename sim/testsuite/{sim => }/cris/c/pipe6.c (100%) rename sim/testsuite/{sim => }/cris/c/pipe7.c (100%) rename sim/testsuite/{sim => }/cris/c/readlink1.c (100%) rename sim/testsuite/{sim => }/cris/c/readlink10.c (100%) rename sim/testsuite/{sim => }/cris/c/readlink11.c (100%) rename sim/testsuite/{sim => }/cris/c/readlink2.c (100%) rename sim/testsuite/{sim => }/cris/c/readlink3.c (100%) rename sim/testsuite/{sim => }/cris/c/readlink4.c (100%) rename sim/testsuite/{sim => }/cris/c/readlink5.c (100%) rename sim/testsuite/{sim => }/cris/c/readlink6.c (100%) rename sim/testsuite/{sim => }/cris/c/readlink7.c (100%) rename sim/testsuite/{sim => }/cris/c/readlink8.c (100%) rename sim/testsuite/{sim => }/cris/c/readlink9.c (100%) rename sim/testsuite/{sim => }/cris/c/rename2.c (100%) rename sim/testsuite/{sim => }/cris/c/rtsigprocmask1.c (100%) rename sim/testsuite/{sim => }/cris/c/rtsigprocmask2.c (100%) rename sim/testsuite/{sim => }/cris/c/rtsigsuspend1.c (100%) rename sim/testsuite/{sim => }/cris/c/rtsigsuspend2.c (100%) rename sim/testsuite/{sim => }/cris/c/sched1.c (100%) rename sim/testsuite/{sim => }/cris/c/sched2.c (100%) rename sim/testsuite/{sim => }/cris/c/sched3.c (100%) rename sim/testsuite/{sim => }/cris/c/sched4.c (100%) rename sim/testsuite/{sim => }/cris/c/sched5.c (100%) rename sim/testsuite/{sim => }/cris/c/sched6.c (100%) rename sim/testsuite/{sim => }/cris/c/sched7.c (100%) rename sim/testsuite/{sim => }/cris/c/sched8.c (100%) rename sim/testsuite/{sim => }/cris/c/sched9.c (100%) rename sim/testsuite/{sim => }/cris/c/seek1.c (100%) rename sim/testsuite/{sim => }/cris/c/seek2.c (100%) rename sim/testsuite/{sim => }/cris/c/seek3.c (100%) rename sim/testsuite/{sim => }/cris/c/seek4.c (100%) rename sim/testsuite/{sim => }/cris/c/setrlimit1.c (100%) rename sim/testsuite/{sim => }/cris/c/settls1.c (100%) rename sim/testsuite/{sim => }/cris/c/sig1.c (100%) rename sim/testsuite/{sim => }/cris/c/sig10.c (100%) rename sim/testsuite/{sim => }/cris/c/sig11.c (100%) rename sim/testsuite/{sim => }/cris/c/sig12.c (100%) rename sim/testsuite/{sim => }/cris/c/sig13.c (100%) rename sim/testsuite/{sim => }/cris/c/sig2.c (100%) rename sim/testsuite/{sim => }/cris/c/sig3.c (100%) rename sim/testsuite/{sim => }/cris/c/sig4.c (100%) rename sim/testsuite/{sim => }/cris/c/sig5.c (100%) rename sim/testsuite/{sim => }/cris/c/sig6.c (100%) rename sim/testsuite/{sim => }/cris/c/sig7.c (100%) rename sim/testsuite/{sim => }/cris/c/sig8.c (100%) rename sim/testsuite/{sim => }/cris/c/sig9.c (100%) rename sim/testsuite/{sim => }/cris/c/sigreturn1.c (100%) rename sim/testsuite/{sim => }/cris/c/sigreturn2.c (100%) rename sim/testsuite/{sim => }/cris/c/sigreturn3.c (100%) rename sim/testsuite/{sim => }/cris/c/sigreturn4.c (100%) rename sim/testsuite/{sim => }/cris/c/sjlj.c (100%) rename sim/testsuite/{sim => }/cris/c/sock1.c (100%) rename sim/testsuite/{sim => }/cris/c/stat1.c (100%) rename sim/testsuite/{sim => }/cris/c/stat2.c (100%) rename sim/testsuite/{sim => }/cris/c/stat3.c (100%) rename sim/testsuite/{sim => }/cris/c/stat4.c (100%) rename sim/testsuite/{sim => }/cris/c/stat5.c (100%) rename sim/testsuite/{sim => }/cris/c/stat7.c (100%) rename sim/testsuite/{sim => }/cris/c/stat8.c (100%) rename sim/testsuite/{sim => }/cris/c/syscall1.c (100%) rename sim/testsuite/{sim => }/cris/c/syscall2.c (100%) rename sim/testsuite/{sim => }/cris/c/syscall3.c (100%) rename sim/testsuite/{sim => }/cris/c/syscall4.c (100%) rename sim/testsuite/{sim => }/cris/c/syscall5.c (100%) rename sim/testsuite/{sim => }/cris/c/syscall6.c (100%) rename sim/testsuite/{sim => }/cris/c/syscall7.c (100%) rename sim/testsuite/{sim => }/cris/c/syscall8.c (100%) rename sim/testsuite/{sim => }/cris/c/sysctl1.c (100%) rename sim/testsuite/{sim => }/cris/c/sysctl2.c (100%) rename sim/testsuite/{sim => }/cris/c/sysctl3.c (100%) rename sim/testsuite/{sim => }/cris/c/thread2.c (100%) rename sim/testsuite/{sim => }/cris/c/thread3.c (100%) rename sim/testsuite/{sim => }/cris/c/thread4.c (100%) rename sim/testsuite/{sim => }/cris/c/thread5.c (100%) rename sim/testsuite/{sim => }/cris/c/time1.c (100%) rename sim/testsuite/{sim => }/cris/c/time2.c (100%) rename sim/testsuite/{sim => }/cris/c/truncate1.c (100%) rename sim/testsuite/{sim => }/cris/c/truncate2.c (100%) rename sim/testsuite/{sim => }/cris/c/ugetrlimit1.c (100%) rename sim/testsuite/{sim => }/cris/c/uname1.c (100%) rename sim/testsuite/{sim => }/cris/c/writev1.c (100%) rename sim/testsuite/{sim => }/cris/c/writev2.c (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/host1.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq1.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq2.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq3.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq4.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq5.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq6.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/mbox1.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/mem1.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/mem2.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/poll1.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/quit.s (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/rvc.exp (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/std.dev (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/testutils.inc (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/trivial1.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/trivial2.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/trivial3.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/trivial4.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/trivial4.r (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/trivial5.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/wd1.ms (100%) rename sim/testsuite/{sim => }/d10v/ChangeLog (100%) rename sim/testsuite/{sim => }/d10v/allinsn.exp (100%) rename sim/testsuite/{sim => }/d10v/exit47.s (100%) rename sim/testsuite/{sim => }/d10v/hello.s (100%) rename sim/testsuite/{sim => }/d10v/t-ae-ld-d.s (100%) rename sim/testsuite/{sim => }/d10v/t-ae-ld-i.s (100%) rename sim/testsuite/{sim => }/d10v/t-ae-ld-id.s (100%) rename sim/testsuite/{sim => }/d10v/t-ae-ld-im.s (100%) rename sim/testsuite/{sim => }/d10v/t-ae-ld-ip.s (100%) rename sim/testsuite/{sim => }/d10v/t-ae-ld2w-d.s (100%) rename sim/testsuite/{sim => }/d10v/t-ae-ld2w-i.s (100%) rename sim/testsuite/{sim => }/d10v/t-ae-ld2w-id.s (100%) rename sim/testsuite/{sim => }/d10v/t-ae-ld2w-im.s (100%) rename sim/testsuite/{sim => }/d10v/t-ae-ld2w-ip.s (100%) rename sim/testsuite/{sim => }/d10v/t-ae-st-d.s (100%) rename sim/testsuite/{sim => }/d10v/t-ae-st-i.s (100%) rename sim/testsuite/{sim => }/d10v/t-ae-st-id.s (100%) rename sim/testsuite/{sim => }/d10v/t-ae-st-im.s (100%) rename sim/testsuite/{sim => }/d10v/t-ae-st-ip.s (100%) rename sim/testsuite/{sim => }/d10v/t-ae-st-is.s (100%) rename sim/testsuite/{sim => }/d10v/t-ae-st2w-d.s (100%) rename sim/testsuite/{sim => }/d10v/t-ae-st2w-i.s (100%) rename sim/testsuite/{sim => }/d10v/t-ae-st2w-id.s (100%) rename sim/testsuite/{sim => }/d10v/t-ae-st2w-im.s (100%) rename sim/testsuite/{sim => }/d10v/t-ae-st2w-ip.s (100%) rename sim/testsuite/{sim => }/d10v/t-ae-st2w-is.s (100%) rename sim/testsuite/{sim => }/d10v/t-dbt.s (100%) rename sim/testsuite/{sim => }/d10v/t-ld-st.s (100%) rename sim/testsuite/{sim => }/d10v/t-mac.s (100%) rename sim/testsuite/{sim => }/d10v/t-macros.i (100%) rename sim/testsuite/{sim => }/d10v/t-mod-ld-pre.s (100%) rename sim/testsuite/{sim => }/d10v/t-msbu.s (100%) rename sim/testsuite/{sim => }/d10v/t-mulxu.s (100%) rename sim/testsuite/{sim => }/d10v/t-mvtac.s (100%) rename sim/testsuite/{sim => }/d10v/t-mvtc.s (100%) rename sim/testsuite/{sim => }/d10v/t-rac.s (100%) rename sim/testsuite/{sim => }/d10v/t-rachi.s (100%) rename sim/testsuite/{sim => }/d10v/t-rdt.s (100%) rename sim/testsuite/{sim => }/d10v/t-rep.s (100%) rename sim/testsuite/{sim => }/d10v/t-rie-xx.s (100%) rename sim/testsuite/{sim => }/d10v/t-rte.s (100%) rename sim/testsuite/{sim => }/d10v/t-sac.s (100%) rename sim/testsuite/{sim => }/d10v/t-sachi.s (100%) rename sim/testsuite/{sim => }/d10v/t-sadd.s (100%) rename sim/testsuite/{sim => }/d10v/t-slae.s (100%) rename sim/testsuite/{sim => }/d10v/t-sp.s (100%) rename sim/testsuite/{sim => }/d10v/t-sub.s (100%) rename sim/testsuite/{sim => }/d10v/t-sub2w.s (100%) rename sim/testsuite/{sim => }/d10v/t-subi.s (100%) rename sim/testsuite/{sim => }/d10v/t-trap.s (100%) rename sim/testsuite/{sim => }/frv/ChangeLog (100%) rename sim/testsuite/{sim => }/frv/add.cgs (100%) rename sim/testsuite/{sim => }/frv/add.pcgs (100%) rename sim/testsuite/{sim => }/frv/addcc.cgs (100%) rename sim/testsuite/{sim => }/frv/addi.cgs (100%) rename sim/testsuite/{sim => }/frv/addicc.cgs (100%) rename sim/testsuite/{sim => }/frv/addx.cgs (100%) rename sim/testsuite/{sim => }/frv/addxcc.cgs (100%) rename sim/testsuite/{sim => }/frv/addxi.cgs (100%) rename sim/testsuite/{sim => }/frv/addxicc.cgs (100%) rename sim/testsuite/{sim => }/frv/allinsn.exp (100%) rename sim/testsuite/{sim => }/frv/and.cgs (100%) rename sim/testsuite/{sim => }/frv/andcc.cgs (100%) rename sim/testsuite/{sim => }/frv/andcr.cgs (100%) rename sim/testsuite/{sim => }/frv/andi.cgs (100%) rename sim/testsuite/{sim => }/frv/andicc.cgs (100%) rename sim/testsuite/{sim => }/frv/andncr.cgs (100%) rename sim/testsuite/{sim => }/frv/bar.cgs (100%) rename sim/testsuite/{sim => }/frv/bc.cgs (100%) rename sim/testsuite/{sim => }/frv/bcclr.cgs (100%) rename sim/testsuite/{sim => }/frv/bceqlr.cgs (100%) rename sim/testsuite/{sim => }/frv/bcgelr.cgs (100%) rename sim/testsuite/{sim => }/frv/bcgtlr.cgs (100%) rename sim/testsuite/{sim => }/frv/bchilr.cgs (100%) rename sim/testsuite/{sim => }/frv/bclelr.cgs (100%) rename sim/testsuite/{sim => }/frv/bclr.cgs (100%) rename sim/testsuite/{sim => }/frv/bclslr.cgs (100%) rename sim/testsuite/{sim => }/frv/bcltlr.cgs (100%) rename sim/testsuite/{sim => }/frv/bcnclr.cgs (100%) rename sim/testsuite/{sim => }/frv/bcnelr.cgs (100%) rename sim/testsuite/{sim => }/frv/bcnlr.cgs (100%) rename sim/testsuite/{sim => }/frv/bcnolr.cgs (100%) rename sim/testsuite/{sim => }/frv/bcnvlr.cgs (100%) rename sim/testsuite/{sim => }/frv/bcplr.cgs (100%) rename sim/testsuite/{sim => }/frv/bcralr.cgs (100%) rename sim/testsuite/{sim => }/frv/bctrlr.cgs (100%) rename sim/testsuite/{sim => }/frv/bcvlr.cgs (100%) rename sim/testsuite/{sim => }/frv/beq.cgs (100%) rename sim/testsuite/{sim => }/frv/beqlr.cgs (100%) rename sim/testsuite/{sim => }/frv/bge.cgs (100%) rename sim/testsuite/{sim => }/frv/bgelr.cgs (100%) rename sim/testsuite/{sim => }/frv/bgt.cgs (100%) rename sim/testsuite/{sim => }/frv/bgtlr.cgs (100%) rename sim/testsuite/{sim => }/frv/bhi.cgs (100%) rename sim/testsuite/{sim => }/frv/bhilr.cgs (100%) rename sim/testsuite/{sim => }/frv/ble.cgs (100%) rename sim/testsuite/{sim => }/frv/blelr.cgs (100%) rename sim/testsuite/{sim => }/frv/bls.cgs (100%) rename sim/testsuite/{sim => }/frv/blslr.cgs (100%) rename sim/testsuite/{sim => }/frv/blt.cgs (100%) rename sim/testsuite/{sim => }/frv/bltlr.cgs (100%) rename sim/testsuite/{sim => }/frv/bn.cgs (100%) rename sim/testsuite/{sim => }/frv/bnc.cgs (100%) rename sim/testsuite/{sim => }/frv/bnclr.cgs (100%) rename sim/testsuite/{sim => }/frv/bne.cgs (100%) rename sim/testsuite/{sim => }/frv/bnelr.cgs (100%) rename sim/testsuite/{sim => }/frv/bnlr.cgs (100%) rename sim/testsuite/{sim => }/frv/bno.cgs (100%) rename sim/testsuite/{sim => }/frv/bnolr.cgs (100%) rename sim/testsuite/{sim => }/frv/bnv.cgs (100%) rename sim/testsuite/{sim => }/frv/bnvlr.cgs (100%) rename sim/testsuite/{sim => }/frv/bp.cgs (100%) rename sim/testsuite/{sim => }/frv/bplr.cgs (100%) rename sim/testsuite/{sim => }/frv/bra.cgs (100%) rename sim/testsuite/{sim => }/frv/bralr.cgs (100%) rename sim/testsuite/{sim => }/frv/branch.pcgs (100%) rename sim/testsuite/{sim => }/frv/break.cgs (100%) rename sim/testsuite/{sim => }/frv/bv.cgs (100%) rename sim/testsuite/{sim => }/frv/bvlr.cgs (100%) rename sim/testsuite/{sim => }/frv/cache.ms (100%) rename sim/testsuite/{sim => }/frv/cadd.cgs (100%) rename sim/testsuite/{sim => }/frv/caddcc.cgs (100%) rename sim/testsuite/{sim => }/frv/call.cgs (100%) rename sim/testsuite/{sim => }/frv/call.pcgs (100%) rename sim/testsuite/{sim => }/frv/callil.cgs (100%) rename sim/testsuite/{sim => }/frv/calll.cgs (100%) rename sim/testsuite/{sim => }/frv/cand.cgs (100%) rename sim/testsuite/{sim => }/frv/candcc.cgs (100%) rename sim/testsuite/{sim => }/frv/ccalll.cgs (100%) rename sim/testsuite/{sim => }/frv/cckc.cgs (100%) rename sim/testsuite/{sim => }/frv/cckeq.cgs (100%) rename sim/testsuite/{sim => }/frv/cckge.cgs (100%) rename sim/testsuite/{sim => }/frv/cckgt.cgs (100%) rename sim/testsuite/{sim => }/frv/cckhi.cgs (100%) rename sim/testsuite/{sim => }/frv/cckle.cgs (100%) rename sim/testsuite/{sim => }/frv/cckls.cgs (100%) rename sim/testsuite/{sim => }/frv/ccklt.cgs (100%) rename sim/testsuite/{sim => }/frv/cckn.cgs (100%) rename sim/testsuite/{sim => }/frv/ccknc.cgs (100%) rename sim/testsuite/{sim => }/frv/cckne.cgs (100%) rename sim/testsuite/{sim => }/frv/cckno.cgs (100%) rename sim/testsuite/{sim => }/frv/ccknv.cgs (100%) rename sim/testsuite/{sim => }/frv/cckp.cgs (100%) rename sim/testsuite/{sim => }/frv/cckra.cgs (100%) rename sim/testsuite/{sim => }/frv/cckv.cgs (100%) rename sim/testsuite/{sim => }/frv/ccmp.cgs (100%) rename sim/testsuite/{sim => }/frv/cfabss.cgs (100%) rename sim/testsuite/{sim => }/frv/cfadds.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckeq.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckge.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckgt.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckle.cgs (100%) rename sim/testsuite/{sim => }/frv/cfcklg.cgs (100%) rename sim/testsuite/{sim => }/frv/cfcklt.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckne.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckno.cgs (100%) rename sim/testsuite/{sim => }/frv/cfcko.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckra.cgs (100%) rename sim/testsuite/{sim => }/frv/cfcku.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckue.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckug.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckuge.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckul.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckule.cgs (100%) rename sim/testsuite/{sim => }/frv/cfcmps.cgs (100%) rename sim/testsuite/{sim => }/frv/cfdivs.cgs (100%) rename sim/testsuite/{sim => }/frv/cfitos.cgs (100%) rename sim/testsuite/{sim => }/frv/cfmadds.cgs (100%) rename sim/testsuite/{sim => }/frv/cfmas.cgs (100%) rename sim/testsuite/{sim => }/frv/cfmovs.cgs (100%) rename sim/testsuite/{sim => }/frv/cfmss.cgs (100%) rename sim/testsuite/{sim => }/frv/cfmsubs.cgs (100%) rename sim/testsuite/{sim => }/frv/cfmuls.cgs (100%) rename sim/testsuite/{sim => }/frv/cfnegs.cgs (100%) rename sim/testsuite/{sim => }/frv/cfsqrts.cgs (100%) rename sim/testsuite/{sim => }/frv/cfstoi.cgs (100%) rename sim/testsuite/{sim => }/frv/cfsubs.cgs (100%) rename sim/testsuite/{sim => }/frv/cjmpl.cgs (100%) rename sim/testsuite/{sim => }/frv/ckc.cgs (100%) rename sim/testsuite/{sim => }/frv/ckeq.cgs (100%) rename sim/testsuite/{sim => }/frv/ckge.cgs (100%) rename sim/testsuite/{sim => }/frv/ckgt.cgs (100%) rename sim/testsuite/{sim => }/frv/ckhi.cgs (100%) rename sim/testsuite/{sim => }/frv/ckle.cgs (100%) rename sim/testsuite/{sim => }/frv/ckls.cgs (100%) rename sim/testsuite/{sim => }/frv/cklt.cgs (100%) rename sim/testsuite/{sim => }/frv/ckn.cgs (100%) rename sim/testsuite/{sim => }/frv/cknc.cgs (100%) rename sim/testsuite/{sim => }/frv/ckne.cgs (100%) rename sim/testsuite/{sim => }/frv/ckno.cgs (100%) rename sim/testsuite/{sim => }/frv/cknv.cgs (100%) rename sim/testsuite/{sim => }/frv/ckp.cgs (100%) rename sim/testsuite/{sim => }/frv/ckra.cgs (100%) rename sim/testsuite/{sim => }/frv/ckv.cgs (100%) rename sim/testsuite/{sim => }/frv/cld.cgs (100%) rename sim/testsuite/{sim => }/frv/cldbf.cgs (100%) rename sim/testsuite/{sim => }/frv/cldbfu.cgs (100%) rename sim/testsuite/{sim => }/frv/cldd.cgs (100%) rename sim/testsuite/{sim => }/frv/clddf.cgs (100%) rename sim/testsuite/{sim => }/frv/clddfu.cgs (100%) rename sim/testsuite/{sim => }/frv/clddu.cgs (100%) rename sim/testsuite/{sim => }/frv/cldf.cgs (100%) rename sim/testsuite/{sim => }/frv/cldfu.cgs (100%) rename sim/testsuite/{sim => }/frv/cldhf.cgs (100%) rename sim/testsuite/{sim => }/frv/cldhfu.cgs (100%) rename sim/testsuite/{sim => }/frv/cldq.cgs (100%) rename sim/testsuite/{sim => }/frv/cldqu.cgs (100%) rename sim/testsuite/{sim => }/frv/cldsb.cgs (100%) rename sim/testsuite/{sim => }/frv/cldsbu.cgs (100%) rename sim/testsuite/{sim => }/frv/cldsh.cgs (100%) rename sim/testsuite/{sim => }/frv/cldshu.cgs (100%) rename sim/testsuite/{sim => }/frv/cldu.cgs (100%) rename sim/testsuite/{sim => }/frv/cldub.cgs (100%) rename sim/testsuite/{sim => }/frv/cldubu.cgs (100%) rename sim/testsuite/{sim => }/frv/clduh.cgs (100%) rename sim/testsuite/{sim => }/frv/clduhu.cgs (100%) rename sim/testsuite/{sim => }/frv/clrfa.cgs (100%) rename sim/testsuite/{sim => }/frv/clrfr.cgs (100%) rename sim/testsuite/{sim => }/frv/clrga.cgs (100%) rename sim/testsuite/{sim => }/frv/clrgr.cgs (100%) rename sim/testsuite/{sim => }/frv/cmaddhss.cgs (100%) rename sim/testsuite/{sim => }/frv/cmaddhus.cgs (100%) rename sim/testsuite/{sim => }/frv/cmand.cgs (100%) rename sim/testsuite/{sim => }/frv/cmbtoh.cgs (100%) rename sim/testsuite/{sim => }/frv/cmbtohe.cgs (100%) rename sim/testsuite/{sim => }/frv/cmcpxis.cgs (100%) rename sim/testsuite/{sim => }/frv/cmcpxiu.cgs (100%) rename sim/testsuite/{sim => }/frv/cmcpxrs.cgs (100%) rename sim/testsuite/{sim => }/frv/cmcpxru.cgs (100%) rename sim/testsuite/{sim => }/frv/cmexpdhd.cgs (100%) rename sim/testsuite/{sim => }/frv/cmexpdhw.cgs (100%) rename sim/testsuite/{sim => }/frv/cmhtob.cgs (100%) rename sim/testsuite/{sim => }/frv/cmmachs.cgs (100%) rename sim/testsuite/{sim => }/frv/cmmachu.cgs (100%) rename sim/testsuite/{sim => }/frv/cmmulhs.cgs (100%) rename sim/testsuite/{sim => }/frv/cmmulhu.cgs (100%) rename sim/testsuite/{sim => }/frv/cmnot.cgs (100%) rename sim/testsuite/{sim => }/frv/cmor.cgs (100%) rename sim/testsuite/{sim => }/frv/cmov.cgs (100%) rename sim/testsuite/{sim => }/frv/cmovfg.cgs (100%) rename sim/testsuite/{sim => }/frv/cmovfgd.cgs (100%) rename sim/testsuite/{sim => }/frv/cmovgf.cgs (100%) rename sim/testsuite/{sim => }/frv/cmovgfd.cgs (100%) rename sim/testsuite/{sim => }/frv/cmp.cgs (100%) rename sim/testsuite/{sim => }/frv/cmpb.cgs (100%) rename sim/testsuite/{sim => }/frv/cmpba.cgs (100%) rename sim/testsuite/{sim => }/frv/cmpi.cgs (100%) rename sim/testsuite/{sim => }/frv/cmqmachs.cgs (100%) rename sim/testsuite/{sim => }/frv/cmqmachu.cgs (100%) rename sim/testsuite/{sim => }/frv/cmqmulhs.cgs (100%) rename sim/testsuite/{sim => }/frv/cmqmulhu.cgs (100%) rename sim/testsuite/{sim => }/frv/cmsubhss.cgs (100%) rename sim/testsuite/{sim => }/frv/cmsubhus.cgs (100%) rename sim/testsuite/{sim => }/frv/cmxor.cgs (100%) rename sim/testsuite/{sim => }/frv/cnot.cgs (100%) rename sim/testsuite/{sim => }/frv/commitfa.cgs (100%) rename sim/testsuite/{sim => }/frv/commitfr.cgs (100%) rename sim/testsuite/{sim => }/frv/commitga.cgs (100%) rename sim/testsuite/{sim => }/frv/commitgr.cgs (100%) rename sim/testsuite/{sim => }/frv/cop1.cgs (100%) rename sim/testsuite/{sim => }/frv/cop2.cgs (100%) rename sim/testsuite/{sim => }/frv/cor.cgs (100%) rename sim/testsuite/{sim => }/frv/corcc.cgs (100%) rename sim/testsuite/{sim => }/frv/cscan.cgs (100%) rename sim/testsuite/{sim => }/frv/csdiv.cgs (100%) rename sim/testsuite/{sim => }/frv/csll.cgs (100%) rename sim/testsuite/{sim => }/frv/csllcc.cgs (100%) rename sim/testsuite/{sim => }/frv/csmul.cgs (100%) rename sim/testsuite/{sim => }/frv/csmulcc.cgs (100%) rename sim/testsuite/{sim => }/frv/csra.cgs (100%) rename sim/testsuite/{sim => }/frv/csracc.cgs (100%) rename sim/testsuite/{sim => }/frv/csrl.cgs (100%) rename sim/testsuite/{sim => }/frv/csrlcc.cgs (100%) rename sim/testsuite/{sim => }/frv/cst.cgs (100%) rename sim/testsuite/{sim => }/frv/cstb.cgs (100%) rename sim/testsuite/{sim => }/frv/cstbf.cgs (100%) rename sim/testsuite/{sim => }/frv/cstbfu.cgs (100%) rename sim/testsuite/{sim => }/frv/cstbu.cgs (100%) rename sim/testsuite/{sim => }/frv/cstd.cgs (100%) rename sim/testsuite/{sim => }/frv/cstdf.cgs (100%) rename sim/testsuite/{sim => }/frv/cstdfu.cgs (100%) rename sim/testsuite/{sim => }/frv/cstdu.cgs (100%) rename sim/testsuite/{sim => }/frv/cstf.cgs (100%) rename sim/testsuite/{sim => }/frv/cstfu.cgs (100%) rename sim/testsuite/{sim => }/frv/csth.cgs (100%) rename sim/testsuite/{sim => }/frv/csthf.cgs (100%) rename sim/testsuite/{sim => }/frv/csthfu.cgs (100%) rename sim/testsuite/{sim => }/frv/csthu.cgs (100%) rename sim/testsuite/{sim => }/frv/cstq.cgs (100%) rename sim/testsuite/{sim => }/frv/cstu.cgs (100%) rename sim/testsuite/{sim => }/frv/csub.cgs (100%) rename sim/testsuite/{sim => }/frv/csubcc.cgs (100%) rename sim/testsuite/{sim => }/frv/cswap.cgs (100%) rename sim/testsuite/{sim => }/frv/cudiv.cgs (100%) rename sim/testsuite/{sim => }/frv/cxor.cgs (100%) rename sim/testsuite/{sim => }/frv/cxorcc.cgs (100%) rename sim/testsuite/{sim => }/frv/dcef.cgs (100%) rename sim/testsuite/{sim => }/frv/dcei.cgs (100%) rename sim/testsuite/{sim => }/frv/dcf.cgs (100%) rename sim/testsuite/{sim => }/frv/dci.cgs (100%) rename sim/testsuite/{sim => }/frv/exit47.ms (100%) rename sim/testsuite/{sim => }/frv/fabsd.cgs (100%) rename sim/testsuite/{sim => }/frv/fabss.cgs (100%) rename sim/testsuite/{sim => }/frv/faddd.cgs (100%) rename sim/testsuite/{sim => }/frv/fadds.cgs (100%) rename sim/testsuite/{sim => }/frv/fbeq.cgs (100%) rename sim/testsuite/{sim => }/frv/fbeqlr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbge.cgs (100%) rename sim/testsuite/{sim => }/frv/fbgelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbgt.cgs (100%) rename sim/testsuite/{sim => }/frv/fbgtlr.cgs (100%) rename sim/testsuite/{sim => }/frv/fble.cgs (100%) rename sim/testsuite/{sim => }/frv/fblelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fblg.cgs (100%) rename sim/testsuite/{sim => }/frv/fblglr.cgs (100%) rename sim/testsuite/{sim => }/frv/fblt.cgs (100%) rename sim/testsuite/{sim => }/frv/fbltlr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbne.cgs (100%) rename sim/testsuite/{sim => }/frv/fbnelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbno.cgs (100%) rename sim/testsuite/{sim => }/frv/fbnolr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbo.cgs (100%) rename sim/testsuite/{sim => }/frv/fbolr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbra.cgs (100%) rename sim/testsuite/{sim => }/frv/fbralr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbu.cgs (100%) rename sim/testsuite/{sim => }/frv/fbue.cgs (100%) rename sim/testsuite/{sim => }/frv/fbuelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbug.cgs (100%) rename sim/testsuite/{sim => }/frv/fbuge.cgs (100%) rename sim/testsuite/{sim => }/frv/fbugelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbuglr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbul.cgs (100%) rename sim/testsuite/{sim => }/frv/fbule.cgs (100%) rename sim/testsuite/{sim => }/frv/fbulelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbullr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbulr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbeqlr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbgelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbgtlr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcblelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcblglr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbltlr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbnelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbnolr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbolr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbralr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbuelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbugelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbuglr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbulelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbullr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbulr.cgs (100%) rename sim/testsuite/{sim => }/frv/fckeq.cgs (100%) rename sim/testsuite/{sim => }/frv/fckge.cgs (100%) rename sim/testsuite/{sim => }/frv/fckgt.cgs (100%) rename sim/testsuite/{sim => }/frv/fckle.cgs (100%) rename sim/testsuite/{sim => }/frv/fcklg.cgs (100%) rename sim/testsuite/{sim => }/frv/fcklt.cgs (100%) rename sim/testsuite/{sim => }/frv/fckne.cgs (100%) rename sim/testsuite/{sim => }/frv/fckno.cgs (100%) rename sim/testsuite/{sim => }/frv/fcko.cgs (100%) rename sim/testsuite/{sim => }/frv/fckra.cgs (100%) rename sim/testsuite/{sim => }/frv/fcku.cgs (100%) rename sim/testsuite/{sim => }/frv/fckue.cgs (100%) rename sim/testsuite/{sim => }/frv/fckug.cgs (100%) rename sim/testsuite/{sim => }/frv/fckuge.cgs (100%) rename sim/testsuite/{sim => }/frv/fckul.cgs (100%) rename sim/testsuite/{sim => }/frv/fckule.cgs (100%) rename sim/testsuite/{sim => }/frv/fcmpd.cgs (100%) rename sim/testsuite/{sim => }/frv/fcmps.cgs (100%) rename sim/testsuite/{sim => }/frv/fdabss.cgs (100%) rename sim/testsuite/{sim => }/frv/fdadds.cgs (100%) rename sim/testsuite/{sim => }/frv/fdcmps.cgs (100%) rename sim/testsuite/{sim => }/frv/fddivs.cgs (100%) rename sim/testsuite/{sim => }/frv/fditos.cgs (100%) rename sim/testsuite/{sim => }/frv/fdivd.cgs (100%) rename sim/testsuite/{sim => }/frv/fdivs.cgs (100%) rename sim/testsuite/{sim => }/frv/fdmadds.cgs (100%) rename sim/testsuite/{sim => }/frv/fdmas.cgs (100%) rename sim/testsuite/{sim => }/frv/fdmovs.cgs (100%) rename sim/testsuite/{sim => }/frv/fdmss.cgs (100%) rename sim/testsuite/{sim => }/frv/fdmulcs.cgs (100%) rename sim/testsuite/{sim => }/frv/fdmuls.cgs (100%) rename sim/testsuite/{sim => }/frv/fdnegs.cgs (100%) rename sim/testsuite/{sim => }/frv/fdsads.cgs (100%) rename sim/testsuite/{sim => }/frv/fdsqrts.cgs (100%) rename sim/testsuite/{sim => }/frv/fdstoi.cgs (100%) rename sim/testsuite/{sim => }/frv/fdsubs.cgs (100%) rename sim/testsuite/{sim => }/frv/fdtoi.cgs (100%) rename sim/testsuite/{sim => }/frv/fitod.cgs (100%) rename sim/testsuite/{sim => }/frv/fitos.cgs (100%) rename sim/testsuite/{sim => }/frv/fmad.cgs (100%) rename sim/testsuite/{sim => }/frv/fmaddd.cgs (100%) rename sim/testsuite/{sim => }/frv/fmadds.cgs (100%) rename sim/testsuite/{sim => }/frv/fmas.cgs (100%) rename sim/testsuite/{sim => }/frv/fmovd.cgs (100%) rename sim/testsuite/{sim => }/frv/fmovs.cgs (100%) rename sim/testsuite/{sim => }/frv/fmsd.cgs (100%) rename sim/testsuite/{sim => }/frv/fmss.cgs (100%) rename sim/testsuite/{sim => }/frv/fmsubd.cgs (100%) rename sim/testsuite/{sim => }/frv/fmsubs.cgs (100%) rename sim/testsuite/{sim => }/frv/fmuld.cgs (100%) rename sim/testsuite/{sim => }/frv/fmuls.cgs (100%) rename sim/testsuite/{sim => }/frv/fnegd.cgs (100%) rename sim/testsuite/{sim => }/frv/fnegs.cgs (100%) rename sim/testsuite/{sim => }/frv/fnop.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/addss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/allinsn.exp (100%) rename sim/testsuite/{sim => }/frv/fr400/csdiv.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/maddaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/masaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/maveh.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/mclracc.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/mhdseth.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/mhdsets.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/mhsethih.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/mhsethis.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/mhsetloh.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/mhsetlos.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/movgs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/movsg.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/msubaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/scutss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/sdiv.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/sdivi.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/slass.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/smass.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/smsss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/smu.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/subss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/udiv.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/udivi.cgs (100%) rename sim/testsuite/{sim => }/frv/fr500/allinsn.exp (100%) rename sim/testsuite/{sim => }/frv/fr500/cmqaddhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr500/cmqaddhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr500/cmqsubhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr500/cmqsubhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr500/dcpl.cgs (100%) rename sim/testsuite/{sim => }/frv/fr500/dcul.cgs (100%) rename sim/testsuite/{sim => }/frv/fr500/mclracc.cgs (100%) rename sim/testsuite/{sim => }/frv/fr500/mqaddhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr500/mqaddhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr500/mqsubhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr500/mqsubhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/allinsn.exp (100%) rename sim/testsuite/{sim => }/frv/fr550/cmaddhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmaddhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmcpxiu.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmcpxru.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmmachs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmmachu.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmqaddhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmqaddhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmqmachs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmqmachu.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmqsubhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmqsubhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmsubhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmsubhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/dcpl.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/dcul.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mabshs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/maddaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/maddhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/maddhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/masaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mdaddaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mdasaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mdsubaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mmachs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mmachu.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mmrdhs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mmrdhu.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mqaddhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mqaddhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mqmachs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mqmachu.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mqmacxhs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mqsubhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mqsubhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mqxmachs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mqxmacxhs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/msubaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/msubhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/msubhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mtrap.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/udiv.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/udivi.cgs (100%) rename sim/testsuite/{sim => }/frv/fsqrtd.cgs (100%) rename sim/testsuite/{sim => }/frv/fsqrts.cgs (100%) rename sim/testsuite/{sim => }/frv/fstoi.cgs (100%) rename sim/testsuite/{sim => }/frv/fsubd.cgs (100%) rename sim/testsuite/{sim => }/frv/fsubs.cgs (100%) rename sim/testsuite/{sim => }/frv/fteq.cgs (100%) rename sim/testsuite/{sim => }/frv/ftge.cgs (100%) rename sim/testsuite/{sim => }/frv/ftgt.cgs (100%) rename sim/testsuite/{sim => }/frv/ftieq.cgs (100%) rename sim/testsuite/{sim => }/frv/ftige.cgs (100%) rename sim/testsuite/{sim => }/frv/ftigt.cgs (100%) rename sim/testsuite/{sim => }/frv/ftile.cgs (100%) rename sim/testsuite/{sim => }/frv/ftilg.cgs (100%) rename sim/testsuite/{sim => }/frv/ftilt.cgs (100%) rename sim/testsuite/{sim => }/frv/ftine.cgs (100%) rename sim/testsuite/{sim => }/frv/ftino.cgs (100%) rename sim/testsuite/{sim => }/frv/ftio.cgs (100%) rename sim/testsuite/{sim => }/frv/ftira.cgs (100%) rename sim/testsuite/{sim => }/frv/ftiu.cgs (100%) rename sim/testsuite/{sim => }/frv/ftiue.cgs (100%) rename sim/testsuite/{sim => }/frv/ftiug.cgs (100%) rename sim/testsuite/{sim => }/frv/ftiuge.cgs (100%) rename sim/testsuite/{sim => }/frv/ftiul.cgs (100%) rename sim/testsuite/{sim => }/frv/ftle.cgs (100%) rename sim/testsuite/{sim => }/frv/ftlg.cgs (100%) rename sim/testsuite/{sim => }/frv/ftlt.cgs (100%) rename sim/testsuite/{sim => }/frv/ftne.cgs (100%) rename sim/testsuite/{sim => }/frv/ftno.cgs (100%) rename sim/testsuite/{sim => }/frv/fto.cgs (100%) rename sim/testsuite/{sim => }/frv/ftra.cgs (100%) rename sim/testsuite/{sim => }/frv/ftu.cgs (100%) rename sim/testsuite/{sim => }/frv/ftue.cgs (100%) rename sim/testsuite/{sim => }/frv/ftug.cgs (100%) rename sim/testsuite/{sim => }/frv/ftuge.cgs (100%) rename sim/testsuite/{sim => }/frv/ftul.cgs (100%) rename sim/testsuite/{sim => }/frv/ftule.cgs (100%) rename sim/testsuite/{sim => }/frv/grloop.ms (100%) rename sim/testsuite/{sim => }/frv/hello.ms (100%) rename sim/testsuite/{sim => }/frv/icei.cgs (100%) rename sim/testsuite/{sim => }/frv/ici.cgs (100%) rename sim/testsuite/{sim => }/frv/icpl.cgs (100%) rename sim/testsuite/{sim => }/frv/icul.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts.exp (100%) rename sim/testsuite/{sim => }/frv/interrupts/Ipipe-fr400.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/Ipipe-fr500.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/badalign-fr550.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/badalign.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/compound-fr550.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/compound.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/data_store_error-fr550.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/data_store_error.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/fp_exception-fr550.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/fp_exception.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/illinsn.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/insn_access_error-fr550.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/insn_access_error.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/mp_exception.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/privileged_instruction.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/regalign.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/reset.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/shadow_regs.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/timer.cgs (100%) rename sim/testsuite/{sim => }/frv/jmpil.cgs (100%) rename sim/testsuite/{sim => }/frv/jmpl.cgs (100%) rename sim/testsuite/{sim => }/frv/jmpl.pcgs (100%) rename sim/testsuite/{sim => }/frv/ld.cgs (100%) rename sim/testsuite/{sim => }/frv/ldbf.cgs (100%) rename sim/testsuite/{sim => }/frv/ldbfi.cgs (100%) rename sim/testsuite/{sim => }/frv/ldbfu.cgs (100%) rename sim/testsuite/{sim => }/frv/ldc.cgs (100%) rename sim/testsuite/{sim => }/frv/ldcu.cgs (100%) rename sim/testsuite/{sim => }/frv/ldd.cgs (100%) rename sim/testsuite/{sim => }/frv/lddc.cgs (100%) rename sim/testsuite/{sim => }/frv/lddcu.cgs (100%) rename sim/testsuite/{sim => }/frv/lddf.cgs (100%) rename sim/testsuite/{sim => }/frv/lddfi.cgs (100%) rename sim/testsuite/{sim => }/frv/lddfu.cgs (100%) rename sim/testsuite/{sim => }/frv/lddi.cgs (100%) rename sim/testsuite/{sim => }/frv/lddu.cgs (100%) rename sim/testsuite/{sim => }/frv/ldf.cgs (100%) rename sim/testsuite/{sim => }/frv/ldfi.cgs (100%) rename sim/testsuite/{sim => }/frv/ldfu.cgs (100%) rename sim/testsuite/{sim => }/frv/ldhf.cgs (100%) rename sim/testsuite/{sim => }/frv/ldhfi.cgs (100%) rename sim/testsuite/{sim => }/frv/ldhfu.cgs (100%) rename sim/testsuite/{sim => }/frv/ldi.cgs (100%) rename sim/testsuite/{sim => }/frv/ldq.cgs (100%) rename sim/testsuite/{sim => }/frv/ldqc.cgs (100%) rename sim/testsuite/{sim => }/frv/ldqcu.cgs (100%) rename sim/testsuite/{sim => }/frv/ldqf.cgs (100%) rename sim/testsuite/{sim => }/frv/ldqfi.cgs (100%) rename sim/testsuite/{sim => }/frv/ldqfu.cgs (100%) rename sim/testsuite/{sim => }/frv/ldqi.cgs (100%) rename sim/testsuite/{sim => }/frv/ldqu.cgs (100%) rename sim/testsuite/{sim => }/frv/ldsb.cgs (100%) rename sim/testsuite/{sim => }/frv/ldsbi.cgs (100%) rename sim/testsuite/{sim => }/frv/ldsbu.cgs (100%) rename sim/testsuite/{sim => }/frv/ldsh.cgs (100%) rename sim/testsuite/{sim => }/frv/ldshi.cgs (100%) rename sim/testsuite/{sim => }/frv/ldshu.cgs (100%) rename sim/testsuite/{sim => }/frv/ldu.cgs (100%) rename sim/testsuite/{sim => }/frv/ldub.cgs (100%) rename sim/testsuite/{sim => }/frv/ldubi.cgs (100%) rename sim/testsuite/{sim => }/frv/ldubu.cgs (100%) rename sim/testsuite/{sim => }/frv/lduh.cgs (100%) rename sim/testsuite/{sim => }/frv/lduhi.cgs (100%) rename sim/testsuite/{sim => }/frv/lduhu.cgs (100%) rename sim/testsuite/{sim => }/frv/lrbranch.pcgs (100%) rename sim/testsuite/{sim => }/frv/mabshs.cgs (100%) rename sim/testsuite/{sim => }/frv/maddhss.cgs (100%) rename sim/testsuite/{sim => }/frv/maddhus.cgs (100%) rename sim/testsuite/{sim => }/frv/mand.cgs (100%) rename sim/testsuite/{sim => }/frv/maveh.cgs (100%) rename sim/testsuite/{sim => }/frv/mbtoh.cgs (100%) rename sim/testsuite/{sim => }/frv/mbtohe.cgs (100%) rename sim/testsuite/{sim => }/frv/mclracc.cgs (100%) rename sim/testsuite/{sim => }/frv/mcmpsh.cgs (100%) rename sim/testsuite/{sim => }/frv/mcmpuh.cgs (100%) rename sim/testsuite/{sim => }/frv/mcop1.cgs (100%) rename sim/testsuite/{sim => }/frv/mcop2.cgs (100%) rename sim/testsuite/{sim => }/frv/mcplhi.cgs (100%) rename sim/testsuite/{sim => }/frv/mcpli.cgs (100%) rename sim/testsuite/{sim => }/frv/mcpxis.cgs (100%) rename sim/testsuite/{sim => }/frv/mcpxiu.cgs (100%) rename sim/testsuite/{sim => }/frv/mcpxrs.cgs (100%) rename sim/testsuite/{sim => }/frv/mcpxru.cgs (100%) rename sim/testsuite/{sim => }/frv/mcut.cgs (100%) rename sim/testsuite/{sim => }/frv/mcuti.cgs (100%) rename sim/testsuite/{sim => }/frv/mcutss.cgs (100%) rename sim/testsuite/{sim => }/frv/mcutssi.cgs (100%) rename sim/testsuite/{sim => }/frv/mdaddaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/mdasaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/mdcutssi.cgs (100%) rename sim/testsuite/{sim => }/frv/mdpackh.cgs (100%) rename sim/testsuite/{sim => }/frv/mdrotli.cgs (100%) rename sim/testsuite/{sim => }/frv/mdsubaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/mdunpackh.cgs (100%) rename sim/testsuite/{sim => }/frv/membar.cgs (100%) rename sim/testsuite/{sim => }/frv/mexpdhd.cgs (100%) rename sim/testsuite/{sim => }/frv/mexpdhw.cgs (100%) rename sim/testsuite/{sim => }/frv/mhdseth.cgs (100%) rename sim/testsuite/{sim => }/frv/mhdsets.cgs (100%) rename sim/testsuite/{sim => }/frv/mhsethih.cgs (100%) rename sim/testsuite/{sim => }/frv/mhsethis.cgs (100%) rename sim/testsuite/{sim => }/frv/mhsetloh.cgs (100%) rename sim/testsuite/{sim => }/frv/mhsetlos.cgs (100%) rename sim/testsuite/{sim => }/frv/mhtob.cgs (100%) rename sim/testsuite/{sim => }/frv/misc.exp (100%) rename sim/testsuite/{sim => }/frv/mmachs.cgs (100%) rename sim/testsuite/{sim => }/frv/mmachu.cgs (100%) rename sim/testsuite/{sim => }/frv/mmrdhs.cgs (100%) rename sim/testsuite/{sim => }/frv/mmrdhu.cgs (100%) rename sim/testsuite/{sim => }/frv/mmulhs.cgs (100%) rename sim/testsuite/{sim => }/frv/mmulhu.cgs (100%) rename sim/testsuite/{sim => }/frv/mmulxhs.cgs (100%) rename sim/testsuite/{sim => }/frv/mmulxhu.cgs (100%) rename sim/testsuite/{sim => }/frv/mnop.cgs (100%) rename sim/testsuite/{sim => }/frv/mnot.cgs (100%) rename sim/testsuite/{sim => }/frv/mor.cgs (100%) rename sim/testsuite/{sim => }/frv/mov.cgs (100%) rename sim/testsuite/{sim => }/frv/movfg.cgs (100%) rename sim/testsuite/{sim => }/frv/movfgd.cgs (100%) rename sim/testsuite/{sim => }/frv/movfgq.cgs (100%) rename sim/testsuite/{sim => }/frv/movgf.cgs (100%) rename sim/testsuite/{sim => }/frv/movgfd.cgs (100%) rename sim/testsuite/{sim => }/frv/movgfq.cgs (100%) rename sim/testsuite/{sim => }/frv/movgs.cgs (100%) rename sim/testsuite/{sim => }/frv/movsg.cgs (100%) rename sim/testsuite/{sim => }/frv/mpackh.cgs (100%) rename sim/testsuite/{sim => }/frv/mqcpxis.cgs (100%) rename sim/testsuite/{sim => }/frv/mqcpxiu.cgs (100%) rename sim/testsuite/{sim => }/frv/mqcpxrs.cgs (100%) rename sim/testsuite/{sim => }/frv/mqcpxru.cgs (100%) rename sim/testsuite/{sim => }/frv/mqlclrhs.cgs (100%) rename sim/testsuite/{sim => }/frv/mqlmths.cgs (100%) rename sim/testsuite/{sim => }/frv/mqmachs.cgs (100%) rename sim/testsuite/{sim => }/frv/mqmachu.cgs (100%) rename sim/testsuite/{sim => }/frv/mqmacxhs.cgs (100%) rename sim/testsuite/{sim => }/frv/mqmulhs.cgs (100%) rename sim/testsuite/{sim => }/frv/mqmulhu.cgs (100%) rename sim/testsuite/{sim => }/frv/mqmulxhs.cgs (100%) rename sim/testsuite/{sim => }/frv/mqmulxhu.cgs (100%) rename sim/testsuite/{sim => }/frv/mqsaths.cgs (100%) rename sim/testsuite/{sim => }/frv/mqsllhi.cgs (100%) rename sim/testsuite/{sim => }/frv/mqsrahi.cgs (100%) rename sim/testsuite/{sim => }/frv/mqxmachs.cgs (100%) rename sim/testsuite/{sim => }/frv/mqxmacxhs.cgs (100%) rename sim/testsuite/{sim => }/frv/mrdacc.cgs (100%) rename sim/testsuite/{sim => }/frv/mrdaccg.cgs (100%) rename sim/testsuite/{sim => }/frv/mrotli.cgs (100%) rename sim/testsuite/{sim => }/frv/mrotri.cgs (100%) rename sim/testsuite/{sim => }/frv/msaths.cgs (100%) rename sim/testsuite/{sim => }/frv/msathu.cgs (100%) rename sim/testsuite/{sim => }/frv/msllhi.cgs (100%) rename sim/testsuite/{sim => }/frv/msrahi.cgs (100%) rename sim/testsuite/{sim => }/frv/msrlhi.cgs (100%) rename sim/testsuite/{sim => }/frv/msubhss.cgs (100%) rename sim/testsuite/{sim => }/frv/msubhus.cgs (100%) rename sim/testsuite/{sim => }/frv/mtrap.cgs (100%) rename sim/testsuite/{sim => }/frv/munpackh.cgs (100%) rename sim/testsuite/{sim => }/frv/mwcut.cgs (100%) rename sim/testsuite/{sim => }/frv/mwcuti.cgs (100%) rename sim/testsuite/{sim => }/frv/mwtacc.cgs (100%) rename sim/testsuite/{sim => }/frv/mwtaccg.cgs (100%) rename sim/testsuite/{sim => }/frv/mxor.cgs (100%) rename sim/testsuite/{sim => }/frv/nandcr.cgs (100%) rename sim/testsuite/{sim => }/frv/nandncr.cgs (100%) rename sim/testsuite/{sim => }/frv/nfadds.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdadds.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdcmps.cgs (100%) rename sim/testsuite/{sim => }/frv/nfddivs.cgs (100%) rename sim/testsuite/{sim => }/frv/nfditos.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdivs.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdmadds.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdmas.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdmss.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdmulcs.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdmuls.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdsads.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdsqrts.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdstoi.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdsubs.cgs (100%) rename sim/testsuite/{sim => }/frv/nfitos.cgs (100%) rename sim/testsuite/{sim => }/frv/nfmadds.cgs (100%) rename sim/testsuite/{sim => }/frv/nfmas.cgs (100%) rename sim/testsuite/{sim => }/frv/nfmss.cgs (100%) rename sim/testsuite/{sim => }/frv/nfmsubs.cgs (100%) rename sim/testsuite/{sim => }/frv/nfmuls.cgs (100%) rename sim/testsuite/{sim => }/frv/nfsqrts.cgs (100%) rename sim/testsuite/{sim => }/frv/nfstoi.cgs (100%) rename sim/testsuite/{sim => }/frv/nfsubs.cgs (100%) rename sim/testsuite/{sim => }/frv/nld.cgs (100%) rename sim/testsuite/{sim => }/frv/nldbf.cgs (100%) rename sim/testsuite/{sim => }/frv/nldbfi.cgs (100%) rename sim/testsuite/{sim => }/frv/nldbfu.cgs (100%) rename sim/testsuite/{sim => }/frv/nldd.cgs (100%) rename sim/testsuite/{sim => }/frv/nlddf.cgs (100%) rename sim/testsuite/{sim => }/frv/nlddfi.cgs (100%) rename sim/testsuite/{sim => }/frv/nlddfu.cgs (100%) rename sim/testsuite/{sim => }/frv/nlddi.cgs (100%) rename sim/testsuite/{sim => }/frv/nlddu.cgs (100%) rename sim/testsuite/{sim => }/frv/nldf.cgs (100%) rename sim/testsuite/{sim => }/frv/nldfi.cgs (100%) rename sim/testsuite/{sim => }/frv/nldfu.cgs (100%) rename sim/testsuite/{sim => }/frv/nldhf.cgs (100%) rename sim/testsuite/{sim => }/frv/nldhfi.cgs (100%) rename sim/testsuite/{sim => }/frv/nldhfu.cgs (100%) rename sim/testsuite/{sim => }/frv/nldi.cgs (100%) rename sim/testsuite/{sim => }/frv/nldq.cgs (100%) rename sim/testsuite/{sim => }/frv/nldqf.cgs (100%) rename sim/testsuite/{sim => }/frv/nldqfi.cgs (100%) rename sim/testsuite/{sim => }/frv/nldqfu.cgs (100%) rename sim/testsuite/{sim => }/frv/nldqu.cgs (100%) rename sim/testsuite/{sim => }/frv/nldsb.cgs (100%) rename sim/testsuite/{sim => }/frv/nldsbi.cgs (100%) rename sim/testsuite/{sim => }/frv/nldsbu.cgs (100%) rename sim/testsuite/{sim => }/frv/nldsh.cgs (100%) rename sim/testsuite/{sim => }/frv/nldshi.cgs (100%) rename sim/testsuite/{sim => }/frv/nldshu.cgs (100%) rename sim/testsuite/{sim => }/frv/nldu.cgs (100%) rename sim/testsuite/{sim => }/frv/nldub.cgs (100%) rename sim/testsuite/{sim => }/frv/nldubi.cgs (100%) rename sim/testsuite/{sim => }/frv/nldubu.cgs (100%) rename sim/testsuite/{sim => }/frv/nlduh.cgs (100%) rename sim/testsuite/{sim => }/frv/nlduhi.cgs (100%) rename sim/testsuite/{sim => }/frv/nlduhu.cgs (100%) rename sim/testsuite/{sim => }/frv/nop.cgs (100%) rename sim/testsuite/{sim => }/frv/norcr.cgs (100%) rename sim/testsuite/{sim => }/frv/norncr.cgs (100%) rename sim/testsuite/{sim => }/frv/not.cgs (100%) rename sim/testsuite/{sim => }/frv/notcr.cgs (100%) rename sim/testsuite/{sim => }/frv/nsdiv.cgs (100%) rename sim/testsuite/{sim => }/frv/nsdivi.cgs (100%) rename sim/testsuite/{sim => }/frv/nudiv.cgs (100%) rename sim/testsuite/{sim => }/frv/nudivi.cgs (100%) rename sim/testsuite/{sim => }/frv/or.cgs (100%) rename sim/testsuite/{sim => }/frv/orcc.cgs (100%) rename sim/testsuite/{sim => }/frv/orcr.cgs (100%) rename sim/testsuite/{sim => }/frv/ori.cgs (100%) rename sim/testsuite/{sim => }/frv/oricc.cgs (100%) rename sim/testsuite/{sim => }/frv/orncr.cgs (100%) rename sim/testsuite/{sim => }/frv/parallel.exp (100%) rename sim/testsuite/{sim => }/frv/ret.cgs (100%) rename sim/testsuite/{sim => }/frv/rett.cgs (100%) rename sim/testsuite/{sim => }/frv/scan.cgs (100%) rename sim/testsuite/{sim => }/frv/scani.cgs (100%) rename sim/testsuite/{sim => }/frv/sdiv.cgs (100%) rename sim/testsuite/{sim => }/frv/sdivi.cgs (100%) rename sim/testsuite/{sim => }/frv/sethi.cgs (100%) rename sim/testsuite/{sim => }/frv/sethilo.pcgs (100%) rename sim/testsuite/{sim => }/frv/setlo.cgs (100%) rename sim/testsuite/{sim => }/frv/setlos.cgs (100%) rename sim/testsuite/{sim => }/frv/sll.cgs (100%) rename sim/testsuite/{sim => }/frv/sllcc.cgs (100%) rename sim/testsuite/{sim => }/frv/slli.cgs (100%) rename sim/testsuite/{sim => }/frv/sllicc.cgs (100%) rename sim/testsuite/{sim => }/frv/smul.cgs (100%) rename sim/testsuite/{sim => }/frv/smulcc.cgs (100%) rename sim/testsuite/{sim => }/frv/smuli.cgs (100%) rename sim/testsuite/{sim => }/frv/smulicc.cgs (100%) rename sim/testsuite/{sim => }/frv/sra.cgs (100%) rename sim/testsuite/{sim => }/frv/sracc.cgs (100%) rename sim/testsuite/{sim => }/frv/srai.cgs (100%) rename sim/testsuite/{sim => }/frv/sraicc.cgs (100%) rename sim/testsuite/{sim => }/frv/srl.cgs (100%) rename sim/testsuite/{sim => }/frv/srlcc.cgs (100%) rename sim/testsuite/{sim => }/frv/srli.cgs (100%) rename sim/testsuite/{sim => }/frv/srlicc.cgs (100%) rename sim/testsuite/{sim => }/frv/st.cgs (100%) rename sim/testsuite/{sim => }/frv/stb.cgs (100%) rename sim/testsuite/{sim => }/frv/stbf.cgs (100%) rename sim/testsuite/{sim => }/frv/stbfi.cgs (100%) rename sim/testsuite/{sim => }/frv/stbfu.cgs (100%) rename sim/testsuite/{sim => }/frv/stbi.cgs (100%) rename sim/testsuite/{sim => }/frv/stbu.cgs (100%) rename sim/testsuite/{sim => }/frv/stc.cgs (100%) rename sim/testsuite/{sim => }/frv/stcu.cgs (100%) rename sim/testsuite/{sim => }/frv/std.cgs (100%) rename sim/testsuite/{sim => }/frv/std.pcgs (100%) rename sim/testsuite/{sim => }/frv/stdc.cgs (100%) rename sim/testsuite/{sim => }/frv/stdc.pcgs (100%) rename sim/testsuite/{sim => }/frv/stdcu.cgs (100%) rename sim/testsuite/{sim => }/frv/stdf.cgs (100%) rename sim/testsuite/{sim => }/frv/stdf.pcgs (100%) rename sim/testsuite/{sim => }/frv/stdfi.cgs (100%) rename sim/testsuite/{sim => }/frv/stdfu.cgs (100%) rename sim/testsuite/{sim => }/frv/stdi.cgs (100%) rename sim/testsuite/{sim => }/frv/stdu.cgs (100%) rename sim/testsuite/{sim => }/frv/stf.cgs (100%) rename sim/testsuite/{sim => }/frv/stfi.cgs (100%) rename sim/testsuite/{sim => }/frv/stfu.cgs (100%) rename sim/testsuite/{sim => }/frv/sth.cgs (100%) rename sim/testsuite/{sim => }/frv/sthf.cgs (100%) rename sim/testsuite/{sim => }/frv/sthfi.cgs (100%) rename sim/testsuite/{sim => }/frv/sthfu.cgs (100%) rename sim/testsuite/{sim => }/frv/sthi.cgs (100%) rename sim/testsuite/{sim => }/frv/sthu.cgs (100%) rename sim/testsuite/{sim => }/frv/sti.cgs (100%) rename sim/testsuite/{sim => }/frv/stq.cgs (100%) rename sim/testsuite/{sim => }/frv/stq.pcgs (100%) rename sim/testsuite/{sim => }/frv/stqc.cgs (100%) rename sim/testsuite/{sim => }/frv/stqc.pcgs (100%) rename sim/testsuite/{sim => }/frv/stqcu.cgs (100%) rename sim/testsuite/{sim => }/frv/stqf.cgs (100%) rename sim/testsuite/{sim => }/frv/stqf.pcgs (100%) rename sim/testsuite/{sim => }/frv/stqfi.cgs (100%) rename sim/testsuite/{sim => }/frv/stqfu.cgs (100%) rename sim/testsuite/{sim => }/frv/stqi.cgs (100%) rename sim/testsuite/{sim => }/frv/stqu.cgs (100%) rename sim/testsuite/{sim => }/frv/stu.cgs (100%) rename sim/testsuite/{sim => }/frv/sub.cgs (100%) rename sim/testsuite/{sim => }/frv/subcc.cgs (100%) rename sim/testsuite/{sim => }/frv/subi.cgs (100%) rename sim/testsuite/{sim => }/frv/subicc.cgs (100%) rename sim/testsuite/{sim => }/frv/subx.cgs (100%) rename sim/testsuite/{sim => }/frv/subxcc.cgs (100%) rename sim/testsuite/{sim => }/frv/subxi.cgs (100%) rename sim/testsuite/{sim => }/frv/subxicc.cgs (100%) rename sim/testsuite/{sim => }/frv/swap.cgs (100%) rename sim/testsuite/{sim => }/frv/swapi.cgs (100%) rename sim/testsuite/{sim => }/frv/tc.cgs (100%) rename sim/testsuite/{sim => }/frv/teq.cgs (100%) rename sim/testsuite/{sim => }/frv/testutils.inc (100%) rename sim/testsuite/{sim => }/frv/tge.cgs (100%) rename sim/testsuite/{sim => }/frv/tgt.cgs (100%) rename sim/testsuite/{sim => }/frv/thi.cgs (100%) rename sim/testsuite/{sim => }/frv/tic.cgs (100%) rename sim/testsuite/{sim => }/frv/tieq.cgs (100%) rename sim/testsuite/{sim => }/frv/tige.cgs (100%) rename sim/testsuite/{sim => }/frv/tigt.cgs (100%) rename sim/testsuite/{sim => }/frv/tihi.cgs (100%) rename sim/testsuite/{sim => }/frv/tile.cgs (100%) rename sim/testsuite/{sim => }/frv/tils.cgs (100%) rename sim/testsuite/{sim => }/frv/tilt.cgs (100%) rename sim/testsuite/{sim => }/frv/tin.cgs (100%) rename sim/testsuite/{sim => }/frv/tinc.cgs (100%) rename sim/testsuite/{sim => }/frv/tine.cgs (100%) rename sim/testsuite/{sim => }/frv/tino.cgs (100%) rename sim/testsuite/{sim => }/frv/tinv.cgs (100%) rename sim/testsuite/{sim => }/frv/tip.cgs (100%) rename sim/testsuite/{sim => }/frv/tira.cgs (100%) rename sim/testsuite/{sim => }/frv/tiv.cgs (100%) rename sim/testsuite/{sim => }/frv/tle.cgs (100%) rename sim/testsuite/{sim => }/frv/tls.cgs (100%) rename sim/testsuite/{sim => }/frv/tlt.cgs (100%) rename sim/testsuite/{sim => }/frv/tn.cgs (100%) rename sim/testsuite/{sim => }/frv/tnc.cgs (100%) rename sim/testsuite/{sim => }/frv/tne.cgs (100%) rename sim/testsuite/{sim => }/frv/tno.cgs (100%) rename sim/testsuite/{sim => }/frv/tnv.cgs (100%) rename sim/testsuite/{sim => }/frv/tp.cgs (100%) rename sim/testsuite/{sim => }/frv/tra.cgs (100%) rename sim/testsuite/{sim => }/frv/tv.cgs (100%) rename sim/testsuite/{sim => }/frv/udiv.cgs (100%) rename sim/testsuite/{sim => }/frv/udivi.cgs (100%) rename sim/testsuite/{sim => }/frv/umul.cgs (100%) rename sim/testsuite/{sim => }/frv/umulcc.cgs (100%) rename sim/testsuite/{sim => }/frv/umuli.cgs (100%) rename sim/testsuite/{sim => }/frv/umulicc.cgs (100%) rename sim/testsuite/{sim => }/frv/xor.cgs (100%) rename sim/testsuite/{sim => }/frv/xorcc.cgs (100%) rename sim/testsuite/{sim => }/frv/xorcr.cgs (100%) rename sim/testsuite/{sim => }/frv/xori.cgs (100%) rename sim/testsuite/{sim => }/frv/xoricc.cgs (100%) rename sim/testsuite/{sim => }/ft32/ChangeLog (100%) rename sim/testsuite/{sim => }/ft32/allinsn.exp (100%) rename sim/testsuite/{sim => }/ft32/basic.s (100%) rename sim/testsuite/{sim => }/ft32/testutils.inc (100%) rename sim/testsuite/{sim => }/h8300/ChangeLog (100%) rename sim/testsuite/{sim => }/h8300/addb.s (100%) rename sim/testsuite/{sim => }/h8300/addl.s (100%) rename sim/testsuite/{sim => }/h8300/adds.s (100%) rename sim/testsuite/{sim => }/h8300/addw.s (100%) rename sim/testsuite/{sim => }/h8300/addx.s (100%) rename sim/testsuite/{sim => }/h8300/allinsn.exp (100%) rename sim/testsuite/{sim => }/h8300/andb.s (100%) rename sim/testsuite/{sim => }/h8300/andl.s (100%) rename sim/testsuite/{sim => }/h8300/andw.s (100%) rename sim/testsuite/{sim => }/h8300/band.s (100%) rename sim/testsuite/{sim => }/h8300/bfld.s (100%) rename sim/testsuite/{sim => }/h8300/biand.s (100%) rename sim/testsuite/{sim => }/h8300/bra.s (100%) rename sim/testsuite/{sim => }/h8300/brabc.s (100%) rename sim/testsuite/{sim => }/h8300/bset.s (100%) rename sim/testsuite/{sim => }/h8300/cmpb.s (100%) rename sim/testsuite/{sim => }/h8300/cmpl.s (100%) rename sim/testsuite/{sim => }/h8300/cmpw.s (100%) rename sim/testsuite/{sim => }/h8300/daa.s (100%) rename sim/testsuite/{sim => }/h8300/das.s (100%) rename sim/testsuite/{sim => }/h8300/dec.s (100%) rename sim/testsuite/{sim => }/h8300/div.s (100%) rename sim/testsuite/{sim => }/h8300/extl.s (100%) rename sim/testsuite/{sim => }/h8300/extw.s (100%) rename sim/testsuite/{sim => }/h8300/inc.s (100%) rename sim/testsuite/{sim => }/h8300/jmp.s (100%) rename sim/testsuite/{sim => }/h8300/ldc.s (100%) rename sim/testsuite/{sim => }/h8300/ldm.s (100%) rename sim/testsuite/{sim => }/h8300/mac.s (100%) rename sim/testsuite/{sim => }/h8300/mova.s (100%) rename sim/testsuite/{sim => }/h8300/movb.s (100%) rename sim/testsuite/{sim => }/h8300/movl.s (100%) rename sim/testsuite/{sim => }/h8300/movmd.s (100%) rename sim/testsuite/{sim => }/h8300/movsd.s (100%) rename sim/testsuite/{sim => }/h8300/movw.s (100%) rename sim/testsuite/{sim => }/h8300/mul.s (100%) rename sim/testsuite/{sim => }/h8300/neg.s (100%) rename sim/testsuite/{sim => }/h8300/nop.s (100%) rename sim/testsuite/{sim => }/h8300/not.s (100%) rename sim/testsuite/{sim => }/h8300/orb.s (100%) rename sim/testsuite/{sim => }/h8300/orl.s (100%) rename sim/testsuite/{sim => }/h8300/orw.s (100%) rename sim/testsuite/{sim => }/h8300/rotl.s (100%) rename sim/testsuite/{sim => }/h8300/rotr.s (100%) rename sim/testsuite/{sim => }/h8300/rotxl.s (100%) rename sim/testsuite/{sim => }/h8300/rotxr.s (100%) rename sim/testsuite/{sim => }/h8300/shal.s (100%) rename sim/testsuite/{sim => }/h8300/shar.s (100%) rename sim/testsuite/{sim => }/h8300/shll.s (100%) rename sim/testsuite/{sim => }/h8300/shlr.s (100%) rename sim/testsuite/{sim => }/h8300/stack.s (100%) rename sim/testsuite/{sim => }/h8300/stc.s (100%) rename sim/testsuite/{sim => }/h8300/subb.s (100%) rename sim/testsuite/{sim => }/h8300/subl.s (100%) rename sim/testsuite/{sim => }/h8300/subs.s (100%) rename sim/testsuite/{sim => }/h8300/subw.s (100%) rename sim/testsuite/{sim => }/h8300/subx.s (100%) rename sim/testsuite/{sim => }/h8300/tas.s (100%) rename sim/testsuite/{sim => }/h8300/testutils.inc (100%) rename sim/testsuite/{sim => }/h8300/xorb.s (100%) rename sim/testsuite/{sim => }/h8300/xorl.s (100%) rename sim/testsuite/{sim => }/h8300/xorw.s (100%) rename sim/testsuite/{sim => }/iq2000/ChangeLog (100%) rename sim/testsuite/{sim => }/iq2000/allinsn.exp (100%) rename sim/testsuite/{sim => }/iq2000/pass.s (100%) rename sim/testsuite/{sim => }/iq2000/testutils.inc (100%) rename sim/testsuite/{sim => }/lm32/ChangeLog (100%) rename sim/testsuite/{sim => }/lm32/allinsn.exp (100%) rename sim/testsuite/{sim => }/lm32/pass.s (100%) rename sim/testsuite/{sim => }/lm32/testutils.inc (100%) rename sim/testsuite/{sim => }/m32c/ChangeLog (100%) rename sim/testsuite/{sim => }/m32c/allinsn.exp (100%) rename sim/testsuite/{sim => }/m32c/blinky.s (100%) rename sim/testsuite/{sim => }/m32c/fail.s (100%) rename sim/testsuite/{sim => }/m32c/gloss.s (100%) rename sim/testsuite/{sim => }/m32c/pass.s (100%) rename sim/testsuite/{sim => }/m32c/sample.ld (100%) rename sim/testsuite/{sim => }/m32c/sample.s (100%) rename sim/testsuite/{sim => }/m32c/sample2.c (100%) rename sim/testsuite/{sim => }/m32c/testutils.inc (100%) rename sim/testsuite/{sim => }/m32r/ChangeLog (100%) rename sim/testsuite/{sim => }/m32r/add.cgs (100%) rename sim/testsuite/{sim => }/m32r/add3.cgs (100%) rename sim/testsuite/{sim => }/m32r/addi.cgs (100%) rename sim/testsuite/{sim => }/m32r/addv.cgs (100%) rename sim/testsuite/{sim => }/m32r/addv3.cgs (100%) rename sim/testsuite/{sim => }/m32r/addx.cgs (100%) rename sim/testsuite/{sim => }/m32r/allinsn.exp (100%) rename sim/testsuite/{sim => }/m32r/and.cgs (100%) rename sim/testsuite/{sim => }/m32r/and3.cgs (100%) rename sim/testsuite/{sim => }/m32r/bc24.cgs (100%) rename sim/testsuite/{sim => }/m32r/bc8.cgs (100%) rename sim/testsuite/{sim => }/m32r/beq.cgs (100%) rename sim/testsuite/{sim => }/m32r/beqz.cgs (100%) rename sim/testsuite/{sim => }/m32r/bgez.cgs (100%) rename sim/testsuite/{sim => }/m32r/bgtz.cgs (100%) rename sim/testsuite/{sim => }/m32r/bl24.cgs (100%) rename sim/testsuite/{sim => }/m32r/bl8.cgs (100%) rename sim/testsuite/{sim => }/m32r/blez.cgs (100%) rename sim/testsuite/{sim => }/m32r/bltz.cgs (100%) rename sim/testsuite/{sim => }/m32r/bnc24.cgs (100%) rename sim/testsuite/{sim => }/m32r/bnc8.cgs (100%) rename sim/testsuite/{sim => }/m32r/bne.cgs (100%) rename sim/testsuite/{sim => }/m32r/bnez.cgs (100%) rename sim/testsuite/{sim => }/m32r/bra24.cgs (100%) rename sim/testsuite/{sim => }/m32r/bra8.cgs (100%) rename sim/testsuite/{sim => }/m32r/cmp.cgs (100%) rename sim/testsuite/{sim => }/m32r/cmpi.cgs (100%) rename sim/testsuite/{sim => }/m32r/cmpu.cgs (100%) rename sim/testsuite/{sim => }/m32r/cmpui.cgs (100%) rename sim/testsuite/{sim => }/m32r/div.cgs (100%) rename sim/testsuite/{sim => }/m32r/divu.cgs (100%) rename sim/testsuite/{sim => }/m32r/exit47.ms (100%) rename sim/testsuite/{sim => }/m32r/hello.ms (100%) rename sim/testsuite/{sim => }/m32r/hw-trap.ms (100%) rename sim/testsuite/{sim => }/m32r/jl.cgs (100%) rename sim/testsuite/{sim => }/m32r/jmp.cgs (100%) rename sim/testsuite/{sim => }/m32r/ld-d.cgs (100%) rename sim/testsuite/{sim => }/m32r/ld-plus.cgs (100%) rename sim/testsuite/{sim => }/m32r/ld.cgs (100%) rename sim/testsuite/{sim => }/m32r/ld24.cgs (100%) rename sim/testsuite/{sim => }/m32r/ldb-d.cgs (100%) rename sim/testsuite/{sim => }/m32r/ldb.cgs (100%) rename sim/testsuite/{sim => }/m32r/ldh-d.cgs (100%) rename sim/testsuite/{sim => }/m32r/ldh.cgs (100%) rename sim/testsuite/{sim => }/m32r/ldi16.cgs (100%) rename sim/testsuite/{sim => }/m32r/ldi8.cgs (100%) rename sim/testsuite/{sim => }/m32r/ldub-d.cgs (100%) rename sim/testsuite/{sim => }/m32r/ldub.cgs (100%) rename sim/testsuite/{sim => }/m32r/lduh-d.cgs (100%) rename sim/testsuite/{sim => }/m32r/lduh.cgs (100%) rename sim/testsuite/{sim => }/m32r/lock.cgs (100%) rename sim/testsuite/{sim => }/m32r/machi.cgs (100%) rename sim/testsuite/{sim => }/m32r/maclo.cgs (100%) rename sim/testsuite/{sim => }/m32r/macwhi.cgs (100%) rename sim/testsuite/{sim => }/m32r/macwlo.cgs (100%) rename sim/testsuite/{sim => }/m32r/misc.exp (100%) rename sim/testsuite/{sim => }/m32r/mul.cgs (100%) rename sim/testsuite/{sim => }/m32r/mulhi.cgs (100%) rename sim/testsuite/{sim => }/m32r/mullo.cgs (100%) rename sim/testsuite/{sim => }/m32r/mulwhi.cgs (100%) rename sim/testsuite/{sim => }/m32r/mulwlo.cgs (100%) rename sim/testsuite/{sim => }/m32r/mv.cgs (100%) rename sim/testsuite/{sim => }/m32r/mvfachi.cgs (100%) rename sim/testsuite/{sim => }/m32r/mvfaclo.cgs (100%) rename sim/testsuite/{sim => }/m32r/mvfacmi.cgs (100%) rename sim/testsuite/{sim => }/m32r/mvfc.cgs (100%) rename sim/testsuite/{sim => }/m32r/mvtachi.cgs (100%) rename sim/testsuite/{sim => }/m32r/mvtaclo.cgs (100%) rename sim/testsuite/{sim => }/m32r/mvtc.cgs (100%) rename sim/testsuite/{sim => }/m32r/neg.cgs (100%) rename sim/testsuite/{sim => }/m32r/nop.cgs (100%) rename sim/testsuite/{sim => }/m32r/not.cgs (100%) rename sim/testsuite/{sim => }/m32r/or.cgs (100%) rename sim/testsuite/{sim => }/m32r/or3.cgs (100%) rename sim/testsuite/{sim => }/m32r/rac.cgs (100%) rename sim/testsuite/{sim => }/m32r/rach.cgs (100%) rename sim/testsuite/{sim => }/m32r/rem.cgs (100%) rename sim/testsuite/{sim => }/m32r/remu.cgs (100%) rename sim/testsuite/{sim => }/m32r/rte.cgs (100%) rename sim/testsuite/{sim => }/m32r/seth.cgs (100%) rename sim/testsuite/{sim => }/m32r/sll.cgs (100%) rename sim/testsuite/{sim => }/m32r/sll3.cgs (100%) rename sim/testsuite/{sim => }/m32r/slli.cgs (100%) rename sim/testsuite/{sim => }/m32r/sra.cgs (100%) rename sim/testsuite/{sim => }/m32r/sra3.cgs (100%) rename sim/testsuite/{sim => }/m32r/srai.cgs (100%) rename sim/testsuite/{sim => }/m32r/srl.cgs (100%) rename sim/testsuite/{sim => }/m32r/srl3.cgs (100%) rename sim/testsuite/{sim => }/m32r/srli.cgs (100%) rename sim/testsuite/{sim => }/m32r/st-d.cgs (100%) rename sim/testsuite/{sim => }/m32r/st-minus.cgs (100%) rename sim/testsuite/{sim => }/m32r/st-plus.cgs (100%) rename sim/testsuite/{sim => }/m32r/st.cgs (100%) rename sim/testsuite/{sim => }/m32r/stb-d.cgs (100%) rename sim/testsuite/{sim => }/m32r/stb.cgs (100%) rename sim/testsuite/{sim => }/m32r/sth-d.cgs (100%) rename sim/testsuite/{sim => }/m32r/sth.cgs (100%) rename sim/testsuite/{sim => }/m32r/sub.cgs (100%) rename sim/testsuite/{sim => }/m32r/subv.cgs (100%) rename sim/testsuite/{sim => }/m32r/subx.cgs (100%) rename sim/testsuite/{sim => }/m32r/testutils.inc (100%) rename sim/testsuite/{sim => }/m32r/trap.cgs (100%) rename sim/testsuite/{sim => }/m32r/unlock.cgs (100%) rename sim/testsuite/{sim => }/m32r/uread16.ms (100%) rename sim/testsuite/{sim => }/m32r/uread32.ms (100%) rename sim/testsuite/{sim => }/m32r/uwrite16.ms (100%) rename sim/testsuite/{sim => }/m32r/uwrite32.ms (100%) rename sim/testsuite/{sim => }/m32r/xor.cgs (100%) rename sim/testsuite/{sim => }/m32r/xor3.cgs (100%) rename sim/testsuite/{sim => }/m68hc11/ChangeLog (100%) rename sim/testsuite/{sim => }/m68hc11/allinsn.exp (100%) rename sim/testsuite/{sim => }/m68hc11/pass.s (100%) rename sim/testsuite/{sim => }/m68hc11/testutils.inc (100%) rename sim/testsuite/{sim => }/mcore/ChangeLog (100%) rename sim/testsuite/{sim => }/mcore/allinsn.exp (100%) rename sim/testsuite/{sim => }/mcore/fail.s (100%) rename sim/testsuite/{sim => }/mcore/pass.s (100%) rename sim/testsuite/{sim => }/mcore/testutils.inc (100%) rename sim/testsuite/{sim => }/microblaze/ChangeLog (100%) rename sim/testsuite/{sim => }/microblaze/allinsn.exp (100%) rename sim/testsuite/{sim => }/microblaze/pass.s (100%) rename sim/testsuite/{sim => }/microblaze/testutils.inc (100%) rename sim/testsuite/{sim => }/mips/ChangeLog (100%) rename sim/testsuite/{sim => }/mips/basic.exp (100%) rename sim/testsuite/{sim => }/mips/fpu64-ps-sb1.s (100%) rename sim/testsuite/{sim => }/mips/fpu64-ps.s (100%) rename sim/testsuite/{sim => }/mips/hilo-hazard-1.s (100%) rename sim/testsuite/{sim => }/mips/hilo-hazard-2.s (100%) rename sim/testsuite/{sim => }/mips/hilo-hazard-3.s (100%) rename sim/testsuite/{sim => }/mips/hilo-hazard-4.s (100%) rename sim/testsuite/{sim => }/mips/mdmx-ob-sb1.s (100%) rename sim/testsuite/{sim => }/mips/mdmx-ob.s (100%) rename sim/testsuite/{sim => }/mips/mips32-dsp.s (100%) rename sim/testsuite/{sim => }/mips/mips32-dsp2.s (100%) rename sim/testsuite/{sim => }/mips/sanity.s (100%) rename sim/testsuite/{sim => }/mips/testutils.inc (100%) rename sim/testsuite/{sim => }/mips/utils-dsp.inc (100%) rename sim/testsuite/{sim => }/mips/utils-fpu.inc (100%) rename sim/testsuite/{sim => }/mips/utils-mdmx.inc (100%) rename sim/testsuite/{sim => }/mn10300/ChangeLog (100%) rename sim/testsuite/{sim => }/mn10300/allinsn.exp (100%) rename sim/testsuite/{sim => }/mn10300/pass.s (100%) rename sim/testsuite/{sim => }/mn10300/testutils.inc (100%) rename sim/testsuite/{sim => }/moxie/ChangeLog (100%) rename sim/testsuite/{sim => }/moxie/allinsn.exp (100%) rename sim/testsuite/{sim => }/moxie/pass.s (100%) rename sim/testsuite/{sim => }/moxie/testutils.inc (100%) rename sim/testsuite/{sim => }/msp430/ChangeLog (100%) rename sim/testsuite/{sim => }/msp430/add.s (100%) rename sim/testsuite/{sim => }/msp430/allinsn.exp (100%) rename sim/testsuite/{sim => }/msp430/mpyull_hwmult.s (100%) rename sim/testsuite/{sim => }/msp430/rrux.s (100%) rename sim/testsuite/{sim => }/msp430/testutils.inc (100%) rename sim/testsuite/{sim => }/or1k/ChangeLog (100%) rename sim/testsuite/{sim => }/or1k/add.S (100%) rename sim/testsuite/{sim => }/or1k/adrp.S (100%) rename sim/testsuite/{sim => }/or1k/alltests.exp (100%) rename sim/testsuite/{sim => }/or1k/and.S (100%) rename sim/testsuite/{sim => }/or1k/basic.S (100%) rename sim/testsuite/{sim => }/or1k/div.S (100%) rename sim/testsuite/{sim => }/or1k/ext.S (100%) rename sim/testsuite/{sim => }/or1k/find.S (100%) rename sim/testsuite/{sim => }/or1k/flag.S (100%) rename sim/testsuite/{sim => }/or1k/fpu-unordered.S (100%) rename sim/testsuite/{sim => }/or1k/fpu.S (100%) rename sim/testsuite/{sim => }/or1k/fpu64a32-unordered.S (100%) rename sim/testsuite/{sim => }/or1k/fpu64a32.S (100%) rename sim/testsuite/{sim => }/or1k/jump.S (100%) rename sim/testsuite/{sim => }/or1k/load.S (100%) rename sim/testsuite/{sim => }/or1k/mac.S (100%) rename sim/testsuite/{sim => }/or1k/mfspr.S (100%) rename sim/testsuite/{sim => }/or1k/mul.S (100%) rename sim/testsuite/{sim => }/or1k/or.S (100%) rename sim/testsuite/{sim => }/or1k/or1k-asm-test-env.h (100%) rename sim/testsuite/{sim => }/or1k/or1k-asm-test-helpers.h (100%) rename sim/testsuite/{sim => }/or1k/or1k-asm-test.h (100%) rename sim/testsuite/{sim => }/or1k/or1k-asm.h (100%) rename sim/testsuite/{sim => }/or1k/or1k-test.ld (100%) rename sim/testsuite/{sim => }/or1k/ror.S (100%) rename sim/testsuite/{sim => }/or1k/shift.S (100%) rename sim/testsuite/{sim => }/or1k/spr-defs.h (100%) rename sim/testsuite/{sim => }/or1k/sub.S (100%) rename sim/testsuite/{sim => }/or1k/xor.S (100%) rename sim/testsuite/{sim => }/pru/ChangeLog (100%) rename sim/testsuite/{sim => }/pru/add.s (100%) rename sim/testsuite/{sim => }/pru/allinsn.exp (100%) rename sim/testsuite/{sim => }/pru/dmem-zero-pass.s (100%) rename sim/testsuite/{sim => }/pru/dmem-zero-trap.s (100%) rename sim/testsuite/{sim => }/pru/dram.s (100%) rename sim/testsuite/{sim => }/pru/jmp.s (100%) rename sim/testsuite/{sim => }/pru/lmbd.s (100%) rename sim/testsuite/{sim => }/pru/loop-imm.s (100%) rename sim/testsuite/{sim => }/pru/loop-reg.s (100%) rename sim/testsuite/{sim => }/pru/mul.s (100%) rename sim/testsuite/{sim => }/pru/subreg.s (100%) rename sim/testsuite/{sim => }/pru/testutils.inc (100%) rename sim/testsuite/{sim => }/sh/ChangeLog (100%) rename sim/testsuite/{sim => }/sh/add.s (100%) rename sim/testsuite/{sim => }/sh/allinsn.exp (100%) rename sim/testsuite/{sim => }/sh/and.s (100%) rename sim/testsuite/{sim => }/sh/bandor.s (100%) rename sim/testsuite/{sim => }/sh/bandornot.s (100%) rename sim/testsuite/{sim => }/sh/bclr.s (100%) rename sim/testsuite/{sim => }/sh/bld.s (100%) rename sim/testsuite/{sim => }/sh/bldnot.s (100%) rename sim/testsuite/{sim => }/sh/bset.s (100%) rename sim/testsuite/{sim => }/sh/bst.s (100%) rename sim/testsuite/{sim => }/sh/bxor.s (100%) rename sim/testsuite/{sim => }/sh/clip.s (100%) rename sim/testsuite/{sim => }/sh/div.s (100%) rename sim/testsuite/{sim => }/sh/dmxy.s (100%) rename sim/testsuite/{sim => }/sh/fabs.s (100%) rename sim/testsuite/{sim => }/sh/fadd.s (100%) rename sim/testsuite/{sim => }/sh/fail.s (100%) rename sim/testsuite/{sim => }/sh/fcmpeq.s (100%) rename sim/testsuite/{sim => }/sh/fcmpgt.s (100%) rename sim/testsuite/{sim => }/sh/fcnvds.s (100%) rename sim/testsuite/{sim => }/sh/fcnvsd.s (100%) rename sim/testsuite/{sim => }/sh/fdiv.s (100%) rename sim/testsuite/{sim => }/sh/fipr.s (100%) rename sim/testsuite/{sim => }/sh/fldi0.s (100%) rename sim/testsuite/{sim => }/sh/fldi1.s (100%) rename sim/testsuite/{sim => }/sh/flds.s (100%) rename sim/testsuite/{sim => }/sh/float.s (100%) rename sim/testsuite/{sim => }/sh/fmac.s (100%) rename sim/testsuite/{sim => }/sh/fmov.s (100%) rename sim/testsuite/{sim => }/sh/fmul.s (100%) rename sim/testsuite/{sim => }/sh/fneg.s (100%) rename sim/testsuite/{sim => }/sh/fpchg.s (100%) rename sim/testsuite/{sim => }/sh/frchg.s (100%) rename sim/testsuite/{sim => }/sh/fsca.s (100%) rename sim/testsuite/{sim => }/sh/fschg.s (100%) rename sim/testsuite/{sim => }/sh/fsqrt.s (100%) rename sim/testsuite/{sim => }/sh/fsrra.s (100%) rename sim/testsuite/{sim => }/sh/fsub.s (100%) rename sim/testsuite/{sim => }/sh/ftrc.s (100%) rename sim/testsuite/{sim => }/sh/ldrc.s (100%) rename sim/testsuite/{sim => }/sh/loop.s (100%) rename sim/testsuite/{sim => }/sh/macl.s (100%) rename sim/testsuite/{sim => }/sh/macw.s (100%) rename sim/testsuite/{sim => }/sh/mov.s (100%) rename sim/testsuite/{sim => }/sh/movi.s (100%) rename sim/testsuite/{sim => }/sh/movli.s (100%) rename sim/testsuite/{sim => }/sh/movua.s (100%) rename sim/testsuite/{sim => }/sh/movxy.s (100%) rename sim/testsuite/{sim => }/sh/mulr.s (100%) rename sim/testsuite/{sim => }/sh/pabs.s (100%) rename sim/testsuite/{sim => }/sh/padd.s (100%) rename sim/testsuite/{sim => }/sh/paddc.s (100%) rename sim/testsuite/{sim => }/sh/pand.s (100%) rename sim/testsuite/{sim => }/sh/pass.s (100%) rename sim/testsuite/{sim => }/sh/pclr.s (100%) rename sim/testsuite/{sim => }/sh/pdec.s (100%) rename sim/testsuite/{sim => }/sh/pdmsb.s (100%) rename sim/testsuite/{sim => }/sh/pinc.s (100%) rename sim/testsuite/{sim => }/sh/pmuls.s (100%) rename sim/testsuite/{sim => }/sh/prnd.s (100%) rename sim/testsuite/{sim => }/sh/pshai.s (100%) rename sim/testsuite/{sim => }/sh/pshar.s (100%) rename sim/testsuite/{sim => }/sh/pshli.s (100%) rename sim/testsuite/{sim => }/sh/pshlr.s (100%) rename sim/testsuite/{sim => }/sh/psub.s (100%) rename sim/testsuite/{sim => }/sh/pswap.s (100%) rename sim/testsuite/{sim => }/sh/pushpop.s (100%) rename sim/testsuite/{sim => }/sh/resbank.s (100%) rename sim/testsuite/{sim => }/sh/sett.s (100%) rename sim/testsuite/{sim => }/sh/shll.s (100%) rename sim/testsuite/{sim => }/sh/shll16.s (100%) rename sim/testsuite/{sim => }/sh/shll2.s (100%) rename sim/testsuite/{sim => }/sh/shll8.s (100%) rename sim/testsuite/{sim => }/sh/shlr.s (100%) rename sim/testsuite/{sim => }/sh/shlr16.s (100%) rename sim/testsuite/{sim => }/sh/shlr2.s (100%) rename sim/testsuite/{sim => }/sh/shlr8.s (100%) rename sim/testsuite/{sim => }/sh/swap.s (100%) rename sim/testsuite/{sim => }/sh/testutils.inc (100%) rename sim/testsuite/{sim => }/v850/ChangeLog (100%) rename sim/testsuite/{sim => }/v850/allinsns.exp (100%) rename sim/testsuite/{sim => }/v850/bsh.cgs (100%) rename sim/testsuite/{sim => }/v850/div.cgs (100%) rename sim/testsuite/{sim => }/v850/divh.cgs (100%) rename sim/testsuite/{sim => }/v850/divh_3.cgs (100%) rename sim/testsuite/{sim => }/v850/divhu.cgs (100%) rename sim/testsuite/{sim => }/v850/divu.cgs (100%) rename sim/testsuite/{sim => }/v850/sar.cgs (100%) rename sim/testsuite/{sim => }/v850/satadd.cgs (100%) rename sim/testsuite/{sim => }/v850/satsub.cgs (100%) rename sim/testsuite/{sim => }/v850/satsubi.cgs (100%) rename sim/testsuite/{sim => }/v850/satsubr.cgs (100%) rename sim/testsuite/{sim => }/v850/shl.cgs (100%) rename sim/testsuite/{sim => }/v850/shr.cgs (100%) rename sim/testsuite/{sim => }/v850/testutils.cgs (100%) rename sim/testsuite/{sim => }/v850/testutils.inc (100%) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 10 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-next-allyesconfig updated (e1613324 -> 3868051b)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-next-allyesconfig in repository toolchain/ci/base-artifacts. discards e1613324 0: update: binutils-gcc-linux-qemu: all new 3868051b 0: update: binutils-gcc-linux-qemu: all This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (e1613324) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/gnu-master-aarch6 [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 175 +- 02-prepare_abe/console.log | 438 +- 03-build_abe-binutils/console.log | 12240 +++++----- 04-build_abe-stage1/console.log | 16090 +++++++------ 05-build_linux/console.log | 1080 +- 06-build_abe-qemu/console.log | 6849 +++--- 07-boot_linux/console.log | 2 +- 08-check_regression/console.log | 14 +- 08-check_regression/results.regressions | 2 +- 09-update_baseline/console.log | 20 +- 09-update_baseline/results.regressions | 2 +- console.log | 36978 +++++++++++++++--------------- jenkins/manifest.sh | 16 +- 13 files changed, 36933 insertions(+), 36973 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 10 months

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_bmk_tx1/llvm-master-aarch64-spec2k6-Oz_LTO updated (311b247c9fb -> e810e95e4bb)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk_tx1/llvm-master-aarch64-spec2k6-Oz_LTO in repository toolchain/ci/llvm-project. from 311b247c9fb [lldb] Remove stale LLDB-Info.plist adds ae0d1d2e5cd [flang] Fix bogus message on internal subprogram with alter [...] adds 024af42c601 [ARM] Custom lower i1 vector truncates adds fe50b7363a1 [TableGen] Fix use of *CurRec when CurRec is null. adds d9ce31ae7d1 Re-land "[CMake] Don't enable BUILD_WITH_INSTALL_RPATH when [...] adds ec13f6c3e56 [mlir][Linalg] Add verification checks to disallow illegal [...] adds bf401256edd [Signal] Re-raise SIGPIPE if the handler is uninstalled adds 840a2c97837 [CMake] Fix incorrect rpath for tests if LLVM_LOCAL_RPATH i [...] adds 0875a9da2a3 [RISCV] Cleanup a few section comments in RISCVInstrInfoVPs [...] adds a8bda3df425 [NFC] Disallow unused prefixes in CodeGen/AMDGPU adds fa8c397dfa2 [mlir][Linalg] NFC: Refactor fusion of LinalgOp with Tensor [...] adds 8e36d21fabc [clangd] Add go-to-def metric. adds 0386f3d4f41 [NFC] Specify C11 in loop-opt-setup.c adds e45840f4af4 [mlir][PDL] Use ODS for defining PDL types adds 16fdc5da890 APINotes: annotate dump methods (NFC) adds ffac9001d98 [compiler-rt] [sanitizer] Silence -Wframe-larger-than= for [...] adds 0e23fd676c3 [Driver] Add DWARF64 flag: -gdwarf64 adds 1fc986427ba [mlir:JitRunner] Use custom shared library init/destroy fun [...] adds aa1943a2d16 Don't take the address of a temporary adds 1ba5ea67a30 [mlir] Add a hook for initializing passes before execution [...] adds a57def30f53 [mlir][vector] generalized masked l/s and compressed l/s wi [...] adds 78b3bce23b1 [mlir] AsyncRuntime: disable mlir-runner init/disable for WIN32 adds bc556e5685c [libc++/abi] Re-remove unnecessary null pointer checks from [...] adds ca1694b9d07 Re-enable __cpp_lib_constexpr_functional. adds 963b771e24c [libc++] Mark [P0475] "LWG2511: guaranteed copy elision for [...] adds cdd7cbf7b56 [libc++] Mark [P0809] "LWG2831: Comparing Unordered Contain [...] adds 77501bd1754 [mlir][PassManager] Properly set the initialization generat [...] adds d86e16e4bd5 [libc++] NFC: Document the Differential queries to avoid du [...] adds e05baf40de8 [InitLLVM] Ensure SIGPIPE handler installed before sigaction() adds 2bf6e443e54 Attempt to complete an incomplete expression type when cons [...] adds bc8acf2ce8a Update the maximum integer bitwidth in MLIR. adds 756dd707668 [NewPM] Run ObjC ARC passes adds daaaed6bb89 [lld-macho] Fix TLV data initialization adds a0b65a7bcd6 [libc] Switch to use a macro which does not insert a sectio [...] adds b02ca0969ea [libc][NFC] add includes for internal headers to all libc f [...] adds aab25fa7d85 Never call a destroying operator delete when cleaning up fr [...] adds 2f499b9affb [AMDGPU] Add volatile support to SIMemoryLegalizer adds 7d78875f93a [X86] Remove IntrArgMemOnly from ldmxcsr intrinsic. adds 467cbd29818 [clangd][NFC] Remove unnecessary copy in CodeComplete adds 55f0a1b0663 [RISCV] Optimize multiplication with constant adds b7c5e0b02cc [Target, Transforms] Use *Set::contains (NFC) adds 1c5b8482b7a [Tablegen] Use llvm::find_if (NFC) adds f62b93b9a25 [SCEV] Remove unused getExactExistingExpansion (NFC) adds 7a204362f5c [DWARFLinker] Print the unsupport DWARF form as part of the [...] adds 272355128f4 [debugserver] Various plist changes adds 04359eece13 [DWARFLinker] Link against BinaryFormat adds 33c8e16f660 PR47391: Canonicalize DIFiles adds 1816de08232 This adds a new test checking llvm-symbolizer with an objec [...] adds 8278fcaef40 Revert "This adds a new test checking llvm-symbolizer with [...] adds d466e10ab13 [IR] Delete unused ReplaceLast in DebugLoc::appendInlineAt adds 9724c3cff46 [WebAssembly] Update WasmEHPrepare for the new spec adds 1d3ebbf5378 Add -f[no-]direct-access-external-data to supersede -mpie-c [...] adds 38a716c30f0 Make -fno-pic respect -fno-direct-access-external-data adds 052b8fe4781 Fix CodeGenCXX/difile_entry.cpp on Windows adds 9e4eadeb135 [WebAssembly] Update basic EH instructions for the new spec adds 52e240a0721 [WebAssembly] Remove exnref and br_on_exn adds bb0e621387f [mlir] AsyncRuntime: use LLVM ThreadPool to run async tasks adds 0d8dfbb42a7 [WebAssembly] Update InstPrinter support for EH adds c0cea2d9b8a [Test][FileCheck] Fix use of undef var adds 2c442629f0b [RISCV] Add tests for scalable constant-folding (NFC) adds 4e4df1e38d6 [WebAssembly] Remove unreachable EH pads adds 7c3ae48fe85 [mlir][spirv] Replace SPIRVOpLowering with OpConversionPattern adds 9f76788b093 [clang][Sema] Compare SourceLocations directly [NFCI] adds 65f578fc0e6 [VPlan] Keep start value of VPWidenPHIRecipe as VPValue. adds 524d8fa9a5a [RISCV] Do not grow the stack a second time when we need to [...] adds 676c7cb0c0d [OpenMP] Added the support for cache line size 256 for A64FX adds de373ef7798 [SelectionDAG] Extend immAll(Ones|Zeros)V to handle ISD::SP [...] adds 9a7c03b8009 [SCEV] Remove unused getOrInsertCanonicalInductionVariable (NFC) adds 4d92ab1669a [Transforms] Use llvm::find_if (NFC) adds 6a6e382161a [llvm] Drop unnecessary make_range (NFC) adds e98b441a09f [lld-macho] Remove unnecessary llvm:: namespace prefixes adds 175c336a1c5 [OpenMP] Remove copy constructor of `RTLInfoTy` adds 87d4ea24336 [gn build] Make an explicit `use_lld = true` on mac use lld [...] adds d98fc62ae68 [SimplifyCFG] Keep !dgb metadata of moved instruction, if t [...] adds 6728af16cf9 [mlir][vector] modified scatter/gather syntax, pass_thru mandatory adds 75c04327a5e [NFC] Disallow unused prefixes in CodeGen/X86 tests. adds 4dbb3f57c6f [clang] Add llvm-strip to test dependencies adds 03d249396d6 [mlir] Enhance mlir-opt show-dialects test case adds 41d06095b0d [SelectionDAG] Teach isConstOrConstSplat about ISD::SPLAT_VECTOR adds b02eab9058e [RISCV] Add scalable vector icmp ISel patterns adds e2e82c9983f [CodeGenModule] Drop dso_local on function declarations for [...] adds 9f452fbf2fe Recommit D91678 after fixing the test breakage. adds 1198478c420 [lld/mac] remove redundant null check adds 59908fc06ac [RISCV] Use uint16_t instead of unsigned for opcodes in the [...] adds 6fc7a92eeeb [RISCV] Change ConstraintMask in RISCVII enum to be shifted [...] adds b41b743d461 [test] Improve weakref & weak_import tests adds 9f2d9364b04 [CodeGen] Update transformations to use poison for shufflev [...] adds a92248600ec [mlir] NFC - Drop spurious assertion on symbols during `pro [...] adds 47991a15d19 [lld/mac] llvm style fix: no else after return adds c701f85c455 [STLExtras] Use return type from operator* of the wrapped iter. adds bdb748a0ab2 [ConstantFold] Add tests for fptoi.sat (NFC) adds 1ecae1e62ad [ConstantFold] Fold fptoi.sat intrinsics adds 9850d3b10a1 [CodeGen, DebugInfo] Use llvm::find_if (NFC) adds 1d10a1d5b1f [MemorySSA] Remove unused dominatesUse (NFC) adds e3d3dbd3393 [llvm] Ensure newlines at the end of files (NFC) adds 0aa75fb12fa [SLP] put verifyFunction call behind EXPENSIVE_CHECKS adds 3f09c77d33d [SLP] fix typo in assert adds 377dcfd5c15 [Tests] Auto update a vectorizer test to simplify future diff adds abfe348e6b4 [test] Improve CodeGenCXX/difile_entry.cpp adds 86d6f7e90a1 Precommit tests requested for D93725 adds fc8ab254472 [Tests] Precommit tests from to simplify rebase adds 13dea030b3d [lldb] Fix some bugs in the Pipe class and add tests adds 8e8d214c4a6 [NFCI][SimplifyCFG] Prefer to add Insert edges before Delet [...] adds 894d2dbf502 [LLVM] Added OpenMP to `LLVM_ALL_RUNTIMES` adds 7be3285248b [OpenMP] Not set OPENMP_STANDALONE_BUILD=ON when building O [...] adds 407b1e65a46 [StringExtras] Add a helper class for comma-separated lists adds 02bc320545d CGDebugInfo: Delete unused DIFile* parameter adds 4739dd67e7a [LoopDeletion] Break backedge of outermost loops when known [...] adds d43a264a5dd Revert "[X86][SSE] Fold unpack(hop(),hop()) -> permute(hop())" adds 7539c75bb43 [DAGCombine] Remove the check for unsafe-fp-math when we ar [...] adds 5cf73dca77e [RISCV] Convert most of the information about RVV Pseudos i [...] adds 7f69860243e [LoopUnroll] Fix a crash adds ffa67873a3f [PowerPC] Add variants of 64-bit vector types for vec_sel. adds dcac2da1063 [IR Parser] Fix a crash handling zero width integer attributes. adds 6215c1b778f CGDebugInfo: Delete redundant test adds b8d28420885 CGDebugInfo: Delete unneeded UnwrapTypeForDebugInfo adds a40767ec885 [MLIR][SPIRV] Add (de-)serialization support for SpecConsta [...] adds 5e476061deb [NFC][AsmPrinter] Make comments for spill/reload more precise. adds 7b11f564dcf [JITLink] Rename PostAllocationPasses to PreFixupPasses. adds 131ce834e4b [RISCV] Clear isCodeGenOnly flag on VMSGE(U) pseudo instruc [...] adds af339f89a14 Remove redundant casts. adds cddd3faf5de [CSKY] Add visibility macro to fix link error adds ee27c767bd2 [clang-format] Skip UTF8 Byte Order Mark while sorting includes adds 0c8b748f321 [ARM] Additional trunc cost tests. NFC adds 7473940bae0 [clang-format] turn on formatting after "clang-format on" w [...] adds 89878e8c966 [clang-format] Find main include after block ended with #pr [...] adds dcefcd51e01 [ARM] Update trunc costs adds b7ccaca5370 [NFC] Remove min/max functions from InstructionCost adds 97100646d1b Reapply "[clang][cli] Port DiagnosticOpts to new option par [...] adds 40abeb11f45 [NFC][InstructionCost] Change LoopVectorizationCostModel::g [...] adds 8165a034203 [ARM] Add debug messages for the load store optimizer. NFC adds 1677c86124e [clangd] Add metrics for go-to-implementation. adds c5be0e0cc0e [X86] Fix tile register spill issue. adds 675be651062 Require chained analyses in BasicAA and AAResults to be transitive adds c37f68a8885 [SVE][CodeGen] Fix legalisation of floating-point masked gathers adds 41bf338dd1e Revert rGd43a264a5dd3 "Revert "[X86][SSE] Fold unpack(hop() [...] adds 59632292663 [X86][SSE] Add missing SSE test coverage for permute(hop,ho [...] adds b72ca799823 [VE] Support intrinsic to isnert/extract_subreg of v512i1 adds d02de139324 [VE] Support additional VMRGW and VMV intrinsic instructions adds c74751d4b5b [obj2yaml] - Fix the crash in getUniquedSectionName(). adds 8ea72b38873 [clang][AArch64][SVE] Avoid going through memory for coerce [...] adds a6db7cf1ce7 [llvm-readelf/obj] - Index phdrs and relocations from 0 whe [...] adds a94497a3429 [VPlan] Move initial quote emission from ::print to ::dumpB [...] adds a5b484c4d41 [obj2yaml][test] - Improve and fix section-group.yaml test. adds d36e879c21c [lldb] Disable PipeTest.OpenAsReader on windows adds 8112a2598ce [X86][SSE] Add 'vectorized sum' test patterns adds 2e17d9c0ee7 [ARM] Add uses for locals introduced for debug messages. NFC. adds 6dcf9207df1 [AMDGPU] Fix a urem combine test to test what it was supposed to adds 4fe7b16ae3f [mlir] Remove unnecessary llvm.mlir.cast in AsyncToLLVM lowering. adds 4c372a35cd8 [mlir] Make GpuAsyncRegion pass depend on async dialect. adds 8298ec2d629 [flang][driver] Copy input files into a temp dir when testing adds df86f15f0c5 [mlir][linalg] Support parsing attributes in named op spec adds 55225471d98 [mlir][linalg] Support permutation when lowering to loop nests adds 007358239de [DAGCombiner] Use getVectorElementCount inside visitINSERT_ [...] adds c163aae45ef [attributes] Add a facility for enforcing a Trusted Comput [...] adds eb0371e403a [VPlan] Unify value/recipe printing after VPDef transition. adds 419ef38a502 Revert "[attributes] Add a facility for enforcing a Truste [...] adds d59ddba7772 [mlir] Fix gpu-to-llvm lowering for gpu.alloc with dynamic sizes. adds a46982a2551 [X86] Add nounwind to lzcnt-cmp tests adds a0f82749f4f [X86] Extend lzcnt-cmp tests to test on non-lzcnt targets adds dbd5fa1e75d [ARM] Update existing test case with +pauth targets adds a2dbf3443af [clangd] Fix -check mode doesn't respect any tidy configs. adds 97517055128 [OpenMPOpt][WIP] Expand parallel region merging adds 31732e6f52c [clangd] Remove ScratchFS from tests adds e5eb5c8a7f3 NFC: Use -LABEL more adds c161775decd [FastISel] Flush local value map on every instruction adds 4214ca96145 [X86][AVX] Attempt to fold vpermf128(op(x,i),op(y,i)) -> op [...] adds 9c0dc0b2c1c [mlir][Linalg] Fold init_tensor -> linalg.tensor_reshape. adds c15b0e2229e [Clang][Docs] Fix ambiguity in clang-offload-bundler docs adds 7200d2cf089 [NFC] Disallow unused prefixes in CodeGen/PowerPC tests. adds 3d693bd0bd7 [mlir][vector] Add memory effects to transfer_read transfer [...] adds c4486cfd556 [mlir][Linalg] Fix reshape fusion to reshape the outs inste [...] adds be179b9946f [FastISel] NFC: Remove obsolete -fast-isel-sink-local-value [...] adds ac2224c0228 [ELF] --exclude-libs: localize defined libcall symbols refe [...] adds 171771e0780 [SystemZ] Minor NFC fix in SchedModels. adds 1f9c29228ce [FastISel] NFC: Clean up unnecessary bookkeeping adds 072714b9619 [X86] Regenerate vector-constrained-fp-intrinsics.ll tests adds 35c9baa11e4 [attributes] Add a facility for enforcing a Trusted Comput [...] adds a90214760d0 [Hexagon] Custom-widen SETCC's operands adds bcec0f27a2c [AMDGPU] Deduplicate VOP tablegen asm & ins adds 74628c43053 [mlir] Add Python bindings for AffineExpr adds e79bd0b4f25 [mlir] More Python bindings for AffineMap adds 547e3eef14a [mlir] Expose MemRef layout in Python bindings adds 47567ca5fac [flang][openxx][NFC] Remove duplicated function to check re [...] adds d8c6d24359f -funique-internal-linkage-names appends a hex md5hash suffi [...] adds 43a830ed941 Introduce new quiet mode and new option handling for -print [...] adds 5464baaae8c Fix minor build issue (NFC) adds 1027a22ccd7 [SystemZ][z/OS] Fix Permission denied pattern matching adds 195728c75aa [mlir] Add structural conversion to async dialect lowering. adds 37b41bd0879 [RISCV] Add scalable vector fcmp ISel patterns adds 30a7d430e86 [libc++] Turn off auto-formatting of generated files. NFC. adds 72f1f084670 [NFC][AMDGPU] Clarify memory model support for volatile adds 20741773013 [mlir][ODS] Add a C++ abstraction for OpBuilders adds 948be58258d [mlir][TypeDefGen] Add support for adding builders when gen [...] adds d79642b3db1 [mlir][IR][NFC] Move the definitions of Complex/Function/In [...] adds d3ff24cbf87 [ADT] Add makeIntrusiveRefCnt helper function adds 8ad998a6115 [tools] Mark output of tools as text if it is really text adds 05e90cefeb4 [NFC] Disallow unused prefixes under llvm/test/CodeGen adds c1ae378205d [mlir][vector] Add side-effect information to different loa [...] adds 53c866c286a Enable python bindings for tensor, shape and linalg dialects. adds cceb1bfcbbc [mlir][CAPI] Introduce standard source layout for mlir-c di [...] adds 110775809ad Revert "[mlir][linalg] Support parsing attributes in named [...] adds 288f3fc5dfe [InstCombine] reduce icmp(ashr X, C1), C2 to sign-bit test adds 32c073acb32 [GlobalISel] Map extractelt to G_EXTRACT_VECTOR_ELT adds aefeb5f136e [libc][NFC] Make __support/common.h an in tree header. adds 9b222b108a2 [c++20] Don't consider string literal operator templates fo [...] adds f4cec703ec8 Add an assert to CGDebugInfo::getTypeOrNull adds 7989684a2e4 [RISCV] Add scalable vector fadd/fsub/fmul/fdiv ISel patterns adds 046612d29d7 [mlir][vector] verify memref of vector memory ops adds a808d89d355 [PredicateInfo] Add test for one unknown condition in and/or (NFC) adds 00f773cf424 [SCCP] Fix misclassified conditions in test (NFC) adds b88c8f1aab5 CGDebugInfo: Delete unused parameters adds 32bcfcda4e2 Rename debug linkage name with -funique-internal-linkage-names adds a81c68ae6be [OpenMP] Take elf_common.c as a interface library adds 9ecc991c559 [RISCV] Add scalable vector vselect ISel patterns adds 0a23fbd28c7 clang: Always pass PowerPC endian information to GNU as adds 762ffc95550 Update syntax for tensor and memref types to match parser. adds 278a3ea1b27 [RISCV] Use vmv.v.i vd, 0 instead of vmv.v.x vd, x0 for llv [...] adds c22bc5f1f8b [SimplifyCFG] SwitchToLookupTable(): don't insert a DomTree [...] adds c0de0a1b72c [SimplifyCFG] SimplifyBranchOnICmpChain(): don't insert a D [...] adds f9ba3477063 [SimplifyCFG] FoldValueComparisonIntoPredecessors(): don't [...] adds 90a92f8b4d7 [NFCI][Utils/Local] removeUnreachableBlocks(): cleanup supp [...] adds 81afeacd379 [SimplifyCFGPass] mergeEmptyReturnBlocks(): skip blocks sch [...] adds ec8a6c11db4 [SimplifyCFGPass] iterativelySimplifyCFG(): support lazy Do [...] adds 5ccff5aaa68 ADT: Fix pointer comparison UB in SmallVector adds 7470017f247 [RISCV] Define the vfclass RVV intrinsics adds f635bcd1610 NFC: Pre-commit test: -Wpointer-sign with plain char to [un [...] adds c6ffe4d76fb [clang] Fix message text for `-Wpointer-sign` to account fo [...] adds eefd420e003 [github] Move repo lockdown config into llvm-project repo adds f75f391fc68 [MLIR][Linalg] Refactor transforms to use linalg::getDynOpe [...] adds f9902514fe5 [MC] Make getEHFrameSection const like every other getter (NFC) adds ef50c07b1fa [JITLink] Add a new PostAllocationPasses list. adds 70474dfebcd [VE][compiler-rt] Add VE as a target of crt adds 9f8b25769ef [WebAssembly] Ensure terminate pads are a single BB adds 905623b64df [NFC][LICM] Minor improvements to debug output adds 0871d6d5164 [OpenMP] Move memory manager to plugin and make it a common [...] adds 89e8eb946d8 [llvm] Use llvm::find_if (NFC) adds 8590a3e3adc [llvm] Use *Set::contains (NFC) adds e5b4dbab041 [llvm] Simplify string comparisons (NFC) adds b1c304c4946 [CodeGen] Try to make the print of memory operand alignment [...] adds edde2eb1d20 Add unconditional logging to debugserver for launch/attach [...] adds f9ef3a60037 [SelectionDAG] Make isConstantIntBuildVectorOrConstantInt a [...] adds b688c5875d0 [CMake] Split the target side of runtimes build adds df74c001fa5 [DAGCombiner] Replace static helper function isConstantFPBu [...] adds 93ad0edf674 [ELF] Drop .rel[a].debug_gnu_pub{names,types} for --gdb-ind [...] adds 1cc5235712f [WebAssembly] Misc. refactoring in CFGStackify (NFC) adds 215ed9b33cc Adapt CastExpr::getSubExprAsWritten to ConstantExpr adds c8a914db5c6 [LiveDebugValues] Fix comparison operator in VarLocBasedImpl adds 6a195491b60 [AMDGPU] Fix failing assert with scratch ST mode adds 7ab803095ae [clang][cli] Remove -f[no-]trapping-math from -cc1 command line adds bd30a796fc4 [mlir] use built-in vector types instead of LLVM dialect ty [...] adds e8287cb2b29 [Test] Add failing test for PR48725 adds c93b9559390 [WebAssembly] Remove more unnecessary brs in CFGStackify adds 9ec72cfc61a [llvm-readef/obj] - Change the design structure of ELF dump [...] adds 1e11402aa8e [llvm-readobj] - Add 'override' to fix build bots. adds cc91efdabee [llvm-readobj] - An attempt to fix BB. adds 4744478b99f [mlir][openmp][NFCI] Rename `continuationIP` to `continuati [...] adds 891b4873c12 [llvm-readobj] - One more attempt to fix BB. adds c1e08f0073e [clang][AST] Get rid of an alignment hack in DeclObjC.h [NFCI] adds f264f9ad7df [SlotIndexes] Fix and simplify basic block splitting adds 794e3d94d5a [AMDGPU][GlobalISel] Remove some duplicate RUN lines adds 60df7c08b1f [obj2yaml,yaml2obj] - Fix issues with creating/dumping grou [...] adds c15a57cc1a8 [obj2yaml] - Don't crash when an object has an empty symbol table. adds a06aa1037c1 Revert "[Test] Add failing test for PR48725" adds ace516fb33d Change the LLVM_ATTRIBUTE_DEPRECATED macro to use C++14 attribute. adds 09db958e37b [RISCV] Improve scalable-vector shift tests (NFC) adds a5212b5c91c [X86][SSE] combineSubToSubus - remove SSE2 early-out. adds c4944a6f53f [Fixed Point] Add codegen for conversion between fixed-poin [...] adds 7e44208115b [X86][SSE] combineSubToSubus - add v16i32 handling on pre-A [...] adds 2ed914cb7e9 [X86][SSE] getFauxShuffleMask - handle PACKSS(SRAI(),SRAI() [...] adds 80f07854886 [mlir][Linalg] NFC - Refactor fusion APIs adds a6759477129 [TableGen] Improve error message for semicolon after braced body. adds 0bd9a136911 [mlir][openacc] Use TableGen information for default enum adds 07605ea1f3c [X86] Improved lowering for saturating float to int. adds 24faa87075a [VE] Update VELIntrinsic tests adds 2f7ec77e3cd [mlir][spirv] NFC: place ops in the proper file for their c [...] adds dd07d60ec33 [SLP] Add test case showing a bug when dealing with padded types adds 3f7b4ce9606 [PowerPC] Add support for embedded devices with EFPU2 adds 4086072f8a9 Reland "[mlir][linalg] Support parsing attributes in named [...] adds 4fa01f72de6 [mlir][CAPI] Fix inline function declaration adds 9667d15e749 [mlir] Fix for LIT tests adds 1f1250151f2 [libc++] [C++2b] [P1048] Add is_scoped_enum and is_scoped_enum_v. adds 8349fa0fdd3 [mlir][spirv] NFC: split deserialization into multiple sour [...] adds 93b54b7c673 [PowerPC][NFCI] PassSubtarget to ASMWriter adds 67a339e9683 [MLIR] Disallow `sym_visibility`, `sym_name` and `type` att [...] adds 85aaa3e310c [X86] Regenerate sdiv_fix_sat.ll + udiv_fix_sat.ll tests adds dd955771240 Fix typo in diagnostic message adds a4931d4fe38 [AMDGPU] Regenerate umax crash test adds 3d9c51d111d [SVE][NFC] Regenerate a few CodeGen tests adds 348471575d9 Add -ansi option to CompileOnly group adds b117d17d264 [doc] Place sha256 in lld/README.md into backticks adds ef3800e8216 Return false from __has_declspec_attribute() if not explici [...] adds 5aefc8dc4d1 [llvm] [cmake] Remove obsolete /usr/local hack for *BSD adds bb9ebf6baf7 [Tests] Add tests for new InstCombine OR transformation, NFC adds 0529946b5ba [instCombine] Add (A ^ B) | ~(A | B) -> ~(A & B) adds 6f4d4607620 [Flang][openmp][openacc] Extend CheckNoBranching to handle [...] adds 03c8d6a0c4b [LegalizeDAG][RISCV][PowerPC][AMDGPU][WebAssembly] Improve [...] adds 4718ec01669 [clangd] Avoid recursion in TargetFinder::add() adds f748e922955 [NewPM] Run non-trivial loop unswitching under -O2/3/s/z adds a14040bd4d9 [RISCV] Use vmerge.vim for llvm.riscv.vfmerge with a 0.0 sc [...] adds 08d4a50467e [FunctionAttrs] Precommit tests for willreturn inference. adds eef4bdbb34d [libc++] Add a missing `<_Compare>` template argument. adds 79f99ba65d9 [libcxx] Port to OpenBSD adds 7ecad2e4ced [InstSimplify] Don't fold gep p, -p to null adds bdd1ad5e5c5 [OpenMP] Fixed include directories for OpenMP when building [...] adds 33e2494bea6 [libomptarget][amdgpu][nfc] Fix build on centos adds e5f51fdd650 [clang][aarch64] Precondition isHomogeneousAggregate on isC [...] adds 6cd44b204c6 [FunctionAttrs] Derive willreturn for fns with readonly` & [...] adds e53bbd99516 [IR] move nomerge attribute from function declaration/defin [...] adds 922a5b89411 [clang-tidy] Add test for Transformer-based checks with dia [...] adds d49974f9c98 [InstCombine] Regenerate test checks (NFC) adds 9f61fbd75ae [LV] Relax assumption that LCSSA implies single entry adds f706486eaf0 Fix for crash in __builtin_return_address in template context. adds fb063c933f0 [InstCombine] Duplicate tests for logical and/or (NFC) adds caafdf07bbc [LV] Weaken spuriously strong assert in LoopVersioning adds 46507a96fc1 [SLP] reduce code duplication while matching reductions; NFC adds 554be30a428 [SLP] reduce code duplication in processing reductions; NFC adds 92fb5c49e8a [SLP] rename variable to improve readability; NFC adds 9e7895a8682 [SLP] reduce code duplication while processing reductions; NFC adds 7583ae48a3c [RISCV] Add double test cases to vfmerge-rv32.ll. NFC adds e15f3ddcae6 [InstCombine] Add tests for logical and/or poison implicati [...] adds 71ed4b6ce57 [RISCV] Legalize select when Zbt extension available adds 23390e7a131 [InstCombine] Handle logical and/or in assume optimization adds 7fd18508134 [mlir] Update LLVM dialect type documentation adds 2a49b7c64a3 [Inliner] Change inline remark format and update ReplayInli [...] adds 68ff52ffead [OpenMP] Fixed the link error that cannot find static data member adds d1fa7afc7ae [AArch64] [Windows] Properly add :lo12: reloc specifiers wh [...] adds 02f1d28ed6b [libcxx] Avoid overflows in the windows __libcpp_steady_clo [...] adds 01f1273fe2f [OpenMP] Fixed a typo in openmp/CMakeLists.txt adds 3d397091591 AMDGPU: Remove wrapper only call limitation adds cf45731f0ea [Driver] Fix assertion failure when -fprofile-generate -fcs [...] adds 55f2eeebc96 [NFC] Disallow unused prefixes in MC/AMDGPU adds a7130d85e4b [ADT][NFC] Use empty base optimisation in BumpPtrAllocatorImpl adds 1730b0f66ad [RISCV] Remove '.mask' from vcompress intrinsic name. NFC adds 6166b91e837 [ELF][NFCI] small cleanup to OutputSections.h adds 175288a1afe Add sample-profile-suffix-elision-policy attribute with -fu [...] adds ddcb0aae8b0 [MIPatternMatch] Add matcher for G_PTR_ADD adds 8f5ec459375 [Sanitizer][Darwin] Fix test for macOS 11+ point releases adds 585612355cd [NFC] Disallow unused prefixes under MC/AMDGPU adds 0d88d7d82bc Delete unused function (was breaking the -Werror build) adds 314e29ed2b7 [AMDGPU] Add _e64 suffix to VOP3 Insts adds 04edcc02638 [libc] add isascii and toascii implementations adds 0c8466c0015 [libc][NFC] Use more specific comparison macros in LdExpTest.h. adds 76643c48cdd [LangRef] State that a nocapture pointer cannot be returned adds 25eb7b08ba7 [DAGCombiner] Fold BRCOND(FREEZE(COND)) to BRCOND(COND) adds 82655c15145 [MSan] Tweak CopyOrigin adds 25b3921f2fc [gn build] (manually) port 79f99ba65d96 adds c0f3ea8a08c [mlir][Python] Add checking process before create an Affine [...] adds 055644cc459 [X86][AMX] Prohibit pointer cast on load. adds 5c7dcd7aead [Coroutine] Update promise object's final layout index adds 6529d7c5a45 [PDB] Defer relocating .debug$S until commit time and paral [...] adds 6f0f0220380 [OpenMP] Update allocator trait key/value definitions adds acea470c167 [gn build] Reorganize libcxx/include/BUILD.gn a bit adds 0066a09579c [libc++] Give extern templates default visibility on gcc adds bba3a82b56c [OpenMP] Use persistent memory for omp_large_cap_mem adds 914e2f5a02f [NFC] Use generic name for scalable vector stack ID. adds e5553b9a6ab [dsymutil] Warn on timestmap mismatch between object file a [...] adds cd8a80de960 [Orc] Add a unit test for asynchronous definition generation. adds f454c9f102a [InlineSpiller] Re-tie operands if folding failed adds 8a47d875b07 [dsymutil] Copy eh_frame content into the dSYM companion file. adds 84e0b14a0a4 [libomptarget][nvptx] Include omp_data.cu in bitcode deviceRTL adds ad735badb69 [dsymutil] s/dwarfdump/llvm-dwarfdump/ in test adds 35e4998f0c9 [dsymutil] Fix spurious space in REQUIRES: line adds 790c75c1637 [AMDGPU] Add SI_EARLY_TERMINATE_SCC0 for early terminating shader adds 157efd84abf [Statepoint Lowering] Add an option to allow use gc values [...] adds fba9805ba34 [Verifier] Extend statepoint verifier to cover more constants adds 12fc9ca3a40 [llvm] Remove redundant string initialization (NFC) adds 2c2d489b78c [CodeGen] Remove unused function isRegLiveInExitBlocks (NFC) adds 8a20e2b3d3e [llvm] Use Optional::getValueOr (NFC) adds f1d5cbbdee5 [dsymutil] Add preliminary support for DWARF 5. adds 0b99385e151 [MSan] Partially revert some changes from D94552 adds 8f8c207b8f2 [Verifier] Add tied-ness verification to statepoint intsruction adds 3aeb30d1a68 [ARM] Additional tests for different interleaving patterns. NFC adds 141906fa149 [llvm-readelf/obj] - Add support of multiple SHT_SYMTAB_SHN [...] adds c29ca8551af [ARM] Update isVMOVNOriginalMask to handle single input shu [...] adds 6d3098e7ff9 [obj2yaml,yaml2obj] - Refine how we set/dump the sh_entsize field. adds cbea6737d51 [clang][driver] Restore the original help text for `-I` adds f638c2eb4ee [LTO] Replace anonymous namespace with static functions (NFC). adds 4cd48535eca [NFC][InstructionCost] Use InstructionCost in Transforms/Sc [...] adds 3122c66aee7 [AArch64][SVE] Remove chains of unnecessary SVE reinterpret [...] adds 0f59d099571 [X86][AVX] combineVectorSignBitsTruncation - limit AVX512 t [...] adds ad85e396706 [SVE] Add ISel pattern for addvl adds 1854594b80b Hwasan InitPrctl check for error using internal_iserror adds ceb9379a90f [ADT] Fix join_impl using the wrong size when calculating t [...] adds ada96fa6217 [LTO] Add test to ensure objc-arc-contract is executed. adds af1bb4bc823 Fix build errors after ceb9379a9 adds c6e341c8995 Revert "[dsymutil] Warn on timestmap mismatch between objec [...] adds 2170e0ee60d [SVE][CodeGen] CTLZ, CTTZ & CTPOP operations (predicates) adds f8cece18630 [ValueTracking] Fix one s/dyn_cast/dyn_cast_or_null/ adds 704831fe1f1 Revert "Hwasan InitPrctl check for error using internal_iserror" adds d307d892ade [Tests] Added test for memcpy loop idiom recognization adds 0a0ee7f5a5a [X86] canonicalizeShuffleMaskWithHorizOp - minor refactor t [...] adds ab577807165 [libc] Refresh benchmark progress bar when needed. adds 7c77b536efd [OpenCL] Improve OpenCL operator tests adds b7b1e8c37a9 [X86] Add tests for rv_marker lowering. adds 3bc7555ffac [mlir][linalg] Use attributes in named ops' indexing maps adds 90164ba957a [clangd] Split out a base class for delegating GlobalCompil [...] adds dda60035e9f [AArch64] Attempt to sink mul operands adds d55d592a921 GlobalISel: Do not set observer of MachineIRBuilder in Lega [...] adds 350c0552c66 [NFC][RISCV] Add double type in RISC-V V CodeGen test cases [...] adds 4e8e888905a [AArch64][GlobalISel] Add support for FCONSTANT of FP128 type adds 07b6aeb5685 [lld][WebAssembly] Fix for TLS + --relocatable adds f0abe2aeaca [Frontend] Add pragma align natural and sort out pragma pac [...] adds a957634942a [OpenMP] Add documentation for error messages and release notes adds 4fe17ada55a [OpenMP] Fix hierarchical barrier adds 66d5994bd38 [clangd] Explicitly avoid background-indexing the same file twice. adds 466acd69486 [clangd] Avoid reallocating buffers for each message read: adds e433ca28ec9 [SLP] add reduction test for FMF; NFC adds 17863614da1 [InstCombine] Fold select -> and/or using impliesPoison adds a4f38668823 [clangd] Remove "decision-forest-base" experimental flag. adds 0bbc6a6bb64 [clangd] Remove some old CodeCompletion options that are ne [...] adds 05b1a15f703 [IROutliner] Adapting to hoisted bitcasts in CodeExtractor adds 48d2068fb73 [dsymutil] Warn on timestmap mismatch between object file a [...] adds cbbfc825861 [X86][SSE] canonicalizeShuffleMaskWithHorizOp - simplify sh [...] adds efb6e45d2be [X86][AVX] Add test for another 'reverse HADD' pattern ment [...] adds 993c488ed2b [DAG] visitVECTOR_SHUFFLE - use all_of to check for all-und [...] adds 60fda8ebb6d [ARM] Add a pass that re-arranges blocks when there is a ba [...] adds 14f322f074b [gn build] Port 60fda8ebb6d adds a50bb84ec0c [flang] Fix classification of shape inquiries in specificat [...] adds a2e6506c47b [Hexagon] Improve legalizing of ISD::SETCC result adds 123674a8167 [SLP] simplify type check for reductions adds 166e5c335cb [flang] Do not create HostAssoc symbols in derived type scopes adds b3154d11bc6 [CSSPGO][llvm-profgen] Pseudo probe decoding and disassembling adds 414930b91bf [CSSPGO][llvm-profgen] Refactor to unify hashable interface [...] adds c681400b25a [CSSPGO][llvm-profgen] Virtual unwinding with pseudo probe adds 33a8466531e [NFC] fix missing SectionName declaration adds 3bd620d4504 [mlir] Correct 2 places that result in corrupted conversion [...] adds e7a371f9fd0 [LLD][COFF] Avoid std::vector resizes during type merging adds bb72adcaee7 [NFC] Use correct ssa.copy spelling when referring to the i [...] adds f4f158b2f89 [mlir][sparse] add vectorization strategies to sparse compiler adds 01c3135850d [LTO] Add test for freestanding LTO option. adds 18278ff1aac [flang] Fix accessibility of USEd name in .mod file adds 4cfccd51335 [libc][NFC] add macro for fuchsia to switch test backend to zxtest adds fb98a1be436 Fix the warnings on unused variables (NFC) adds f711cb9a8ad [FuncAttrs] Add additional willreturn tests (NFC) adds 6077d55381a [DSE] Add tests with stores of existing values. adds ea8034ec35a [libc][NFC] change isblank and iscntrl from implicit casting adds 74a42aedfe1 [test] Add Clang side tests for -fdebug-info-for-profiling adds 35debdfcaca [NFC] Fix build break by a initializer list converting error adds 82c4153e66f Revert "[AsmParser] make .ascii support spaces as separators" adds 39e6d242378 [NewPM] Only non-trivially loop unswitch at -O3 and for non [...] adds 7ec8f436598 [SPARC] Fix fp128 load/stores adds 854f0984f0b Fix llvm::Optional build breaks in MSVC using std::is_trivi [...] adds 86341247c4a [NFC] Rename ThinLTOPhase to ThinOrFullLTOPhase and move it [...] adds ddd03842c34 [SystemZ] Clear Available set in SystemZPostRASchedStrateg [...] adds c82deed6764 [libunwind] Unwind through aarch64/Linux sigreturn frame adds 3de92ca78cd [flang] Add tests for procedure arguments with implicit interfaces adds dfc1901d513 [RISCV] Custom lower ISD::VSCALE. adds cd4c55c9740 Fix grammar in diagnostic for wrong arity in a structured binding. adds 336ab2d51df [Support] On Windows, take the affinity mask into account adds ff40fb07ad6 [PowerPC] Try to fold sqrt/sdiv test results with the branch. adds eec856848cc Revert "[Support] On Windows, take the affinity mask into account" adds 9abac603090 ADT: Fix reference invalidation in SmallVector::push_back a [...] adds b196dc66072 [NFC] Remove unused entry in PassRegistry.def adds 56d1ffb927d Revert "ADT: Fix reference invalidation in SmallVector::pus [...] adds 5c1c39e8d80 [llvm] Use *Set::contains (NFC) adds 125ea20d55c [llvm] Use llvm::stable_sort (NFC) adds 4c1617dac8f [llvm] Use std::any_of (NFC) adds 49142991a68 Reapply "ADT: Fix reference invalidation in SmallVector::pu [...] adds 3043e5a5c33 ADT: Fix reference invalidation in N-element SmallVector::a [...] adds 752fafda3db [NFC] Fix -Wsometimes-uninitialized adds 260a856c2ab ADT: Fix reference invalidation in SmallVector::resize adds c224a834583 ADT: Reduce code duplication in SmallVector::resize by usin [...] adds 3f98b66f23f ADT: Reduce code duplication in SmallVector by reusing rese [...] adds 53b34601abf [Driver] -gsplit-dwarf: Produce .dwo regardless of -gN for [...] adds 6ed3083a965 ADT: Reduce code duplication in SmallVector by calling rese [...] adds ff5e8964255 Fix unused variable in CoroFrame.cpp when building Release [...] adds 885eae9d85d Add func call so we don't instruction-step into the builtin_trap adds 7ad54d19387 [lldb][wasm] Parse DWO section names adds 2bbf724feea Implement vAttachWait in lldb-server adds ed205f63b4a [mlir] Update doc to omit the usage of LLVMIntegerType adds 4b284b9ca80 [lldb] Fix TestPlatformProcessConnect.py adds 259936f4910 [NFC][AsmPrinter] Windows warning: Use explicit cast adds 2b1e25befef [AArch64] Adding ACLE intrinsics for the LS64 extension adds 4bb11b3eafb [LTO] Expose opt() in LTOBackend (NFC). adds 53e3b81faaf [lld][WebAssembly] Add support for handling table symbols adds d58512b2e31 [SLP] Don't vectorize stores of non-packed types (like i1, i2) adds 17f8c458de6 [clang] Use SourceLocations in unions [NFCI] adds af8d27a7a82 [DAG] visitVECTOR_SHUFFLE - pull out shuffle merging code i [...] adds 8f1d7f3753c [X86] Improve sum-of-reductions v4f32 test coverage adds a997a1d7fbe [lldb/test] Ensure launched processes are ready to be attached adds 7c30c05ff71 [DAG] visitVECTOR_SHUFFLE - MergeInnerShuffle - reset shuff [...] adds 2e25be0b613 [clangd] Add main file macros into the main-file index. adds 19297a41711 Change XCore code owner. adds 3bccd87a588 [clang][cli] NFC: Remove SSPBufferSize assignment adds fa2fe9608c1 [clang][cli] Port more CodeGenOptions to marshalling infras [...] adds 6abbba3fca9 Revert "Fix llvm::Optional build breaks in MSVC using std:: [...] adds 176f5e95e1a [clang-tidy] Use DenseSet<SourceLocation> in UpgradeDuratio [...] adds a1bbd1ef1db [flang][driver] Unify f18_version.h.in and Version.inc.in adds c23e34e606b [InferFunctionAttrs] Improve CHECK variable names (NFC). adds a1cba5b7a1f [SelectionDAG] Make use of KnownBits::commonBits. NFC. adds 517196e5691 [Analysis,CodeGen] Make use of KnownBits::makeConstant. NFC. adds 90b310f6caf [Support] Simplify KnownBits::icmp helpers. NFC. adds e8622d27c0e [Support] Add KnownBits::sextInReg exhaustive tests adds 332e220ef42 [docs] Update DebuggingJITedCode page after fix in LLDB adds 0b46f19a9ec [Support] Ensure KnownBits::sextInReg can handle the src == [...] adds 3e41ab18db2 [flang] Fix dangling pointer in LabelEnforce adds adb77a74569 [OpenCL] Improve online documentation. adds 6b9fa8a50d0 [mlir][linalg] Add docstring support for named op spec adds c0939fddf80 [Support] Simplify KnownBits::sextInReg implementation. adds a022be62538 [TableGen] Enhance !cast<string> to handle bit and bits types. adds dbaa6a1858a Revert "[AArch64] Attempt to sink mul operands" adds d0dbb0468c2 [Support] Remove redundant sign bit tests from KnownBits::g [...] adds 0a59647ee40 [SystemZ] misched-cutoff tests can only be tested on non-ND [...] adds 17fb21f875f [clangd] Remove another option that was effectively always [...] adds 7c9c2a2ea5e Revert "[RISCV] Legalize select when Zbt extension available" adds 0afdbb4d2de [flang][driver] Use __FLANG_VERISION__ in f18.cpp (nfc) adds e21bf875c0f [NFC] Disallow unused prefixes under MC/ARM adds 2f395b7092b [clangd] Make AST-based signals available to runWithPreamble. adds 8b09cf7956d [clangd] Trivial: Documentation fix in ASTSignals. adds b4e083b0ef7 [gn build] Port 2f395b7092bd adds 4864d9f7e91 [flang] Fix some module file issues exposed by Whizard adds 35c8a6cbf5f [NFC] Disallow unused prefixes under MC/AArch64 adds a03ffa98503 [NewPM] Fix placement of LoopFlatten adds b99782cf785 [X86][AVX] Adjust unsigned saturation downconvert negative test adds 5d165f0b893 [libomptarget][amdgpu] Fix kernel launch tracing to match p [...] adds 868da2ea939 [SelectionDAG] Remove an early-out from computeKnownBits fo [...] adds 85dfcaadc5f [LLDB] MinidumpParser: Prefer executable module even at hig [...] adds be40c12040a [HIP] Add signbit(long double) decl adds 6ebeba88f51 Support emptiness checks for unbounded FlatAffineConstraints. adds 763c1f99334 [OpenMP] Drop the static library libomptarget-nvptx adds 4fffbc150cc [clang][MSVC] Fix missing MSInheritanceAttr in template spe [...] adds 202d359753d [X86] Add the FSRM feature (Fast Short Rep Mov) to Zen3. adds 64e9e9aeee0 [OpenMP] Dropped unnecessary define when compiling deviceRT [...] adds a8520f6970f [GWP-ASan] Minor refactor of optional components. adds ca98baa0425 [openacc] Rename generated file from ACC.cpp.inc to ACC.inc [...] adds 9e53c94d8dd [NFC] Update test to not check for 'opaque' in the file name. adds 1d973b7ded1 [MLIR][TOSA] First lowerings from Tosa to Linalg adds d8113cda782 Add newline to terminate debug message (NFC) adds a3904cc77f1 [BasicAA] Handle recursive queries more efficiently adds 00a61b327dd [mlir][ODS] Add new RangedTypesMatchWith operation predicate adds 93592b726c7 [mlir][OpFormatGen] Format enum attribute cases as keywords [...] adds e3b9af92a48 [Driver] -gsplit-dwarf: Produce .dwo regardless of -gN for [...] adds 387d3c24792 [RISCV] Merge Utils library into MCTargetDesc adds c8fb6ee3415 [mlir][PatternRewriter] Add a new hook to selectively repla [...] adds 5cf2696317a [mlir] Remove TosaToLinalg dependency on all Passes adds a71877edfbb [clang] Do not crash when CXXRecordDecl has a non-CXXRecord [...] adds e2d7d3cb0ea [mlir][docs] Bring bufferization docs up to date. adds 0f588ac03e1 [PowerPC] Only use some extend mne if assembler is modern enough adds 0975604cc01 [gn build] (manually) port 387d3c24792f adds e7228062b2b [libc] Use #undef isascii in specific header adds f85b1531666 Add -fexceptions to test as it uses them and fails on platf [...] adds b894a9fb237 [RISCV] Optimize select_cc after fp compare expansion adds 4fcb25583c3 Re-land [Support] On Windows, take the affinity mask into account adds 5b42fd8dd4e [LTO] Test format fix (NFC) adds 8a53a7375a8 [RISCV][NFC] Regenerate Calling Convention Tests adds a55a0a3056b [mlir] Remove over specified memory effects adds 4183999e0fe [clangd] Reduce logspam for CDB scanning adds 722ae10907e [mlir][Linalg] Add canonicalization to remove no-op linalg [...] adds b21905dfe37 [SLP] remove unnecessary state in matching reductions adds 547b032ccc8 [OpenMP] Remove omptarget-nvptx from deps as it is no longe [...] adds 774c9c6ef3a [mlir][Linalg] Add canonicalization of linalg op -> dim op. adds 42444d0cf0c [mlir][Linalg] NFC: Verify tiling on linalg.generic operati [...] adds 6e7094c14b2 [libomptarget][nvptx][nfc] Move target_impl functions out o [...] adds d6acf3c2012 [flang] Fix use-associated procedure in generic adds 036bc798f2a [AArch64][GlobalISel] Assign FPR banks to loads which are u [...] adds 9dfeec85300 Reland "[AsmParser] make .ascii support spaces as separators" adds 214387c2c69 [libomptarget][nvptx] Reduce calls to cuda header adds 1fabe6e5191 [libTooling] Change `addInclude` to use expansion locs. adds 8f283cafddf [AArch64][GlobalISel] Add selection support for fpr bank so [...] adds 2423ec58376 [libc] Add memmove implementation. adds 9bcc0d1040d [CodeGen, Transforms] Use llvm::sort (NFC) adds 2efcbe24a75 [llvm] Use llvm::drop_begin (NFC) adds 7dc3575ef2d [llvm] Remove redundant return and continue statements (NFC) adds 39665d9aabb Add Semantic check for Flang OpenMP 4.5 - 2.7.1 Do Loop re [...] adds 5508516b066 [mlir][sparse] retry sparse-only for cyclic iteration graphs adds c495dfe0268 [clang][cli] NFC: Decrease the scope of ParseLangArgs parameters adds 1a49944b59d [clang][cli] NFC: Decrease the scope of ParseCodeGenArgs pa [...] adds b6575bfd0ee [clang][cli] Specify KeyPath prefixes via TableGen classes adds b54337070b1 [AArch64] Add Fujitsu A64FX scheduling model adds 38dfce706f7 [WebAssembly] Add support for table linking to wasm-ld adds 33be50daa9c Revert "Reapply "ADT: Fix reference invalidation in SmallVe [...] adds 168be420830 [Clang] Mutate long-double math builtins into f128 under IEEE-quad adds 1185d3f43d2 [llvm-readobj] - Fix the compilation with GCC < 7.0. adds 89e84dec187 [AArch64][GlobalISel] Fix fallbacks introduced for G_SITOFP [...] adds 78036360573 [libcxx testing] Fix UB in tests for std::lock_guard adds 104a9f99cca [Debuginfo][DW_OP_implicit_pointer] (1/7) Support for DW_OP [...] adds bfb8f45ef3f [llvm-nm] - Move MachO specific logic out from the dumpSymb [...] adds a10300a2b27 [libc] Allow customization of memcpy via flags. adds 021ea78a97e [llvm-nm] - Simplify the code in dumpSymbolNamesFromObject. NFC. adds 3676ef10538 [ARM][GISel] Treat calls as variadic even if only fixed arg [...] adds d9afe8588e4 [yaml2obj/obj2yaml] - Refine handling of SHT_GNU_verdef sections. adds 45ef053bd70 [llvm-readobj][test] - Remove excessive YAML fields from tests. adds 9cc221b99be [clangd] exclude symbols from document outline which do not [...] adds 4fd77668b2c [LLDB] Add per-thread register infos shared pointer in gdb-remote adds b9993fcbf53 DynamicRegisterInfo calculate offsets in separate function adds 141e45b99ca [RISCV] Optimize Branch Comparisons adds 2b8db40c921 [SVE] Restrict the usage of REINTERPRET_CAST. adds a5eb9df1e3b [Orc][NFC] Turn LLJIT member ObjTransformLayer into unique_ptr adds cf905274c6f [Orc] Allow LLJITBuilder's CreateObjectLinkingLayer to retu [...] adds 619eb147759 [NFC][RISCV] Remove useless code in RISCVRegisterInfo.td. adds bab121a1b66 [lldb][docs] Use sphinx instead of epydoc to generate LLDB' [...] adds 6edc3fe598a [Orc] Fix OrcV2Examples after D94690 adds 9d2053f61aa Revert "[lldb][docs] Use sphinx instead of epydoc to genera [...] adds aeaeb9e6bdc [clangd] Make ExpandAutoType not available on template params. adds c77c3d1d18c [clangd] Set correct CWD when using compile_flags.txt adds 4017c6fe7f1 [lldb][docs] Translate ASCII art to restructured text formatting adds 1dfd5c9ad8c [X86][AVX] combineHorizOpWithShuffle - support target shuff [...] adds e9f1ed2306b [WebAssembly] MC layer writes table symbols to object files adds 5e4480b6c0f [ARM] Don't run the block placement pass at O0 adds 0acc260b574 [mlir][linalg] Support generating builders for named op attributes adds 061d1520858 [SVE] Fix unused variable. adds d1862a16310 [OpenCL][Docs] Fixed malformed table in OpenCLSupport adds 791634b999e [clang][cli] Parse & generate options necessary for LangOpt [...] adds 5183a13d378 [X86] Add umin knownbits/demandedbits ult test for D94532 adds 17d0fb7f574 Set option default for enabling memory ssa for new pass man [...] adds 46aa3c6c331 [DAG] visitVECTOR_SHUFFLE - MergeInnerShuffle - improve shu [...] adds cf0173de69a [mlir] Add better support for f80 and f128 adds 5bf47e142b6 [libc] CopyAlignedBlocks can now specify alignment on top o [...] adds bf1aa5db5c7 [RISCV][NFC] Fix order of parameters in cmov ge/le tests adds 38326293304 [clang][cli] NFC: Add PIE parsing for precompiled input and IR adds a7dcd3aeb0f [clang][cli] NFC: Parse some LangOpts after the defaults are set adds 1744f4c6764 [clang][cli] NFC: Promote ParseLangArgs and ParseCodeGenArg [...] adds 1a497ae9b83 [ARM][Block placement] Check the predecessor exists before [...] adds be69e66b1cd [X86][SSE] Attempt to fold shuffle(binop(),binop()) -> bino [...] adds 1e1a011b09d [flang] Disallow INTENT attribute on procedure dummy arguments adds 4c5066b0789 [TargetLowering] Don't speculatively call ComputeNumSignBits. NFC adds b6e06a740c2 [flang][driver] Copy test file into a temp dir when testing (nfc) adds d5047d762f3 [clangd] Update CC Ranking model with better sampling. adds bc84f89c71a [OpenCL][Docs] Fixed cross-section reference in OpenCLSupport adds 6227069bdce [DebugInfo][CodeView] Change in line tables only mode to em [...] adds a0770f9e4e9 [ARM] Constant tripcount tail predication loop tests. NFC adds f5abf0bd485 [ARM] Tail predication with constant loop bounds adds cc90d41945f [MIPatternMatch] Add m_OneNonDBGUse adds d0cb0d30a43 [mlir] Add Complex dialect. adds 86e604c4d68 [RISCV] Add implementation of targetShrinkDemandedConstant [...] adds 84de4faf4ca GetMacosAlignedVersion() fails if sysctl is not setup adds 4f24d0dd538 Fix libc++ clang-cl build, swap attribute order adds a9e939760c6 [CodeGen] Removes unwanted optimisation for TargetConstantFP adds 1f21de535d3 [SLP] remove unused reduction functions; NFC adds a1be47b4771 [CodeView][DebugInfo] Add test case to show that linkage na [...] adds 64db296e5a8 Revert "[BasicAA] Handle recursive queries more efficiently" adds 61ec2280308 [NFC][SimplifyCFG] Add testcase showing that we fail to pre [...] adds b81f75fa791 [Utils] splitBlockBefore() always operates on DomTreeUpdate [...] adds c845c724c23 [Utils][SimplifyCFG] Port SplitBlock() to DomTreeUpdater adds 286cf6cb029 [SimplifyCFG] Port SplitBlockAndInsertIfThen() to DomTreeUpdater adds c6654a4cdab [SimplifyCFG][BasicBlockUtils] Port SplitBlockPredecessors( [...] adds a14c36fe27f [SimplifyCFG] switchToSelect(): don't forget to insert DomT [...] adds 6a42cbf6d21 [GWP-ASan] Add inbuilt options parser. adds 98c89ccfbd7 [MSVC] Don't add -nostdinc++ -isystem to runtimes builds adds 4a47da2cf44 [Sema] turns -Wfree-nonheap-object on by default adds ed0fd567ebd BreakCriticalEdges: do not split the critical edge from a C [...] adds d7bc3b7ce23 [mlir][Linalg] Add missing check to canonicalization of Gen [...] adds 10ac9b29a4c Skip 'g' packet tests when running on darwin; debugserver d [...] adds ceb3cdccd0f [SLP] remove dead code in reduction matching; NFC adds ceaf0110ff5 Revert "Revert "ADT: Fix reference invalidation in SmallVec [...] adds aa8a2d8a3da [AArch64][GlobalISel] Select immediate fcmp if the zero is [...] adds 76f5c5a7b05 [ADT][Support] Fix C4146 error from MSVC adds a1500105ee6 [SimplifyCFG] Optimize CFG when null is passed to a functio [...] adds e65b9b04cde Revert "[WebAssembly] MC layer writes table symbols to obje [...] adds 187d771d27e Revert "[WebAssembly] Add support for table linking to wasm-ld" adds d302398ff05 hwasan: Update register-dump-read.c test to reserve x23 ins [...] adds aa3d4d99395 [NFC] Disallow unused prefixes under MC/RISCV adds 1bd083b5d6d [flang] Create names to allow access to inaccessible specifics adds 3afbfb4145b [mlir][NFC] Move helper substWithMin into Affine utils adds 2a27a9819a1 [mlir][AsmPrinter] Properly escape strings when printing locations adds fd2083d73c2 [mlir] Fixing potential build break in my previous commit adds 999f5da6b30 [debugserver] Fix inverted if block that resulted in us usi [...] adds e8049dc3c8a [NewPM][Inliner] Move the 'always inliner' case in the same [...] adds 029c2257c21 [Inline] Fix a missing character in inline_stats.ll adds a396e2e088e [utils] Use llvm::sort (NFC) adds 4707b21298a [AMDGPU] Use llvm::is_contained (NFC) adds 8fd8ff1f67e [StringExtras] Rename SubsequentDelim to ListSeparator adds be68c9222b8 [NFC] Add -std=c11 to attr-availability.c adds a61e42efbb7 [NPM][Inliner] Temporarily remove inline_stats test case fo [...] adds 8456c3a7892 AArch64: fix regression introduced by fcmp immediate selection. adds 668827b6485 Introduce llvm.noalias.decl intrinsic new b664bef2ad9 [InstCombine] Add a test file that contains safe select tra [...] new e0a979ccadd [InstCombine] Add more tests to select-safe-transforms.ll (NFC) new f0a0ec2d085 [InstCombine] Add more tests for select operand replacement (NFC) new a7101450a42 [ASTMatchers] Add mapAnyOf matcher new dbe056c2e37 [ASTMatchers] Make cxxOperatorCallExpr matchers API-compati [...] new 4f155567317 [LegalizeDAG] Handle NeedInvert when expanding BR_CC new e810e95e4bb [ASTMatchers] Add binaryOperation matcher The 7 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: .github/lockdown.yml | 8 + .../abseil/UpgradeDurationConversionsCheck.cpp | 4 +- .../abseil/UpgradeDurationConversionsCheck.h | 5 +- clang-tools-extra/clangd/AST.cpp | 1 + clang-tools-extra/clangd/ASTSignals.cpp | 42 + clang-tools-extra/clangd/ASTSignals.h | 39 + clang-tools-extra/clangd/CMakeLists.txt | 1 + clang-tools-extra/clangd/ClangdServer.cpp | 14 +- clang-tools-extra/clangd/CodeComplete.cpp | 13 +- clang-tools-extra/clangd/CodeComplete.h | 21 - clang-tools-extra/clangd/CollectMacros.cpp | 8 +- clang-tools-extra/clangd/CollectMacros.h | 18 +- clang-tools-extra/clangd/FindSymbols.cpp | 4 + clang-tools-extra/clangd/FindTarget.cpp | 10 + clang-tools-extra/clangd/FindTarget.h | 3 + .../clangd/GlobalCompilationDatabase.cpp | 57 +- .../clangd/GlobalCompilationDatabase.h | 26 +- clang-tools-extra/clangd/JSONTransport.cpp | 56 +- clang-tools-extra/clangd/Quality.cpp | 24 +- clang-tools-extra/clangd/QueryDriverDatabase.cpp | 21 +- clang-tools-extra/clangd/SemanticHighlighting.cpp | 4 +- clang-tools-extra/clangd/TUScheduler.cpp | 73 +- clang-tools-extra/clangd/TUScheduler.h | 3 + clang-tools-extra/clangd/XRefs.cpp | 26 +- clang-tools-extra/clangd/index/Background.cpp | 7 +- clang-tools-extra/clangd/index/Background.h | 4 + clang-tools-extra/clangd/index/BackgroundQueue.cpp | 26 +- clang-tools-extra/clangd/index/SymbolCollector.cpp | 21 +- .../clangd/quality/model/features.json | 18 +- clang-tools-extra/clangd/quality/model/forest.json | 583744 ++++++++++-------- .../clangd/refactor/tweaks/ExpandAutoType.cpp | 12 +- clang-tools-extra/clangd/tool/Check.cpp | 1 + clang-tools-extra/clangd/tool/ClangdMain.cpp | 10 - .../clangd/unittests/ASTSignalsTests.cpp | 75 + .../clangd/unittests/BackgroundIndexTests.cpp | 76 +- clang-tools-extra/clangd/unittests/CMakeLists.txt | 1 + .../clangd/unittests/CodeCompleteTests.cpp | 13 +- .../clangd/unittests/CollectMacrosTests.cpp | 12 +- .../clangd/unittests/FindSymbolsTests.cpp | 16 +- .../clangd/unittests/FindTargetTests.cpp | 41 + .../unittests/GlobalCompilationDatabaseTests.cpp | 86 +- .../clangd/unittests/ParsedASTTests.cpp | 4 +- .../clangd/unittests/TUSchedulerTests.cpp | 47 +- .../unittests/tweaks/ExpandAutoTypeTests.cpp | 3 + .../readability-function-cognitive-complexity.cpp | 2 +- .../clang-tidy/TransformerClangTidyCheckTest.cpp | 38 +- clang/docs/ClangCommandLineReference.rst | 9 +- clang/docs/ClangOffloadBundler.rst | 4 +- clang/docs/LibASTMatchersReference.html | 152 +- clang/docs/OpenCLSupport.rst | 89 +- clang/docs/UsersManual.rst | 157 +- clang/docs/tools/dump_ast_matchers.py | 19 +- clang/include/clang/AST/DeclObjC.h | 30 +- clang/include/clang/AST/DependentDiagnostic.h | 6 +- clang/include/clang/AST/Expr.h | 39 +- clang/include/clang/AST/TemplateBase.h | 8 +- clang/include/clang/ASTMatchers/ASTMatchers.h | 132 +- .../clang/ASTMatchers/ASTMatchersInternal.h | 260 +- clang/include/clang/Basic/Attr.td | 23 + clang/include/clang/Basic/AttrDocs.td | 25 + clang/include/clang/Basic/BuiltinsAArch64.def | 6 + clang/include/clang/Basic/CodeGenOptions.def | 6 +- clang/include/clang/Basic/DiagnosticGroups.td | 1 + clang/include/clang/Basic/DiagnosticOptions.h | 12 + clang/include/clang/Basic/DiagnosticSemaKinds.td | 41 +- clang/include/clang/Basic/LangOptions.def | 2 + clang/include/clang/Basic/SourceManager.h | 33 +- clang/include/clang/Driver/Options.td | 1224 +- clang/include/clang/Frontend/CompilerInvocation.h | 21 +- clang/include/clang/Sema/DeclSpec.h | 83 +- clang/include/clang/Sema/Designator.h | 49 +- clang/include/clang/Sema/Initialization.h | 18 +- clang/include/clang/Sema/Sema.h | 131 +- clang/include/clang/Serialization/ASTReader.h | 10 +- clang/include/clang/Serialization/ASTWriter.h | 5 + .../clang/Tooling/Transformer/RewriteRule.h | 10 +- clang/lib/APINotes/APINotesTypes.cpp | 20 +- clang/lib/AST/DeclObjC.cpp | 4 +- clang/lib/AST/Expr.cpp | 14 +- clang/lib/AST/RecordLayoutBuilder.cpp | 21 +- clang/lib/AST/TemplateBase.cpp | 4 +- clang/lib/ASTMatchers/ASTMatchersInternal.cpp | 2 + clang/lib/ASTMatchers/Dynamic/Marshallers.h | 52 + clang/lib/ASTMatchers/Dynamic/Registry.cpp | 1 + clang/lib/Basic/Targets/AArch64.cpp | 3 + clang/lib/Basic/Targets/PPC.cpp | 6 +- clang/lib/CodeGen/BackendUtil.cpp | 20 + clang/lib/CodeGen/CGBuiltin.cpp | 120 + clang/lib/CodeGen/CGCXXABI.h | 7 + clang/lib/CodeGen/CGCall.cpp | 31 +- clang/lib/CodeGen/CGDebugInfo.cpp | 91 +- clang/lib/CodeGen/CGDebugInfo.h | 11 +- clang/lib/CodeGen/CGExprScalar.cpp | 37 +- clang/lib/CodeGen/CodeGenFunction.cpp | 3 +- clang/lib/CodeGen/CodeGenModule.cpp | 31 +- clang/lib/CodeGen/MicrosoftCXXABI.cpp | 16 +- clang/lib/CodeGen/TargetInfo.cpp | 6 +- clang/lib/Driver/ToolChains/Clang.cpp | 62 +- clang/lib/Driver/ToolChains/Gnu.cpp | 2 + clang/lib/Format/Format.cpp | 16 +- clang/lib/Frontend/CompilerInvocation.cpp | 303 +- .../Headers/__clang_cuda_math_forward_declares.h | 3 + clang/lib/Headers/altivec.h | 40 + clang/lib/Headers/arm_acle.h | 26 + clang/lib/Lex/PPMacroExpansion.cpp | 10 +- clang/lib/Parse/ParseDeclCXX.cpp | 4 +- clang/lib/Parse/ParsePragma.cpp | 29 +- clang/lib/Sema/DeclSpec.cpp | 20 +- clang/lib/Sema/Sema.cpp | 3 +- clang/lib/Sema/SemaAttr.cpp | 151 +- clang/lib/Sema/SemaChecking.cpp | 41 +- clang/lib/Sema/SemaDecl.cpp | 12 +- clang/lib/Sema/SemaDeclAttr.cpp | 77 + clang/lib/Sema/SemaDeclCXX.cpp | 13 +- clang/lib/Sema/SemaExpr.cpp | 13 +- clang/lib/Sema/SemaExprCXX.cpp | 16 + clang/lib/Sema/SemaInit.cpp | 4 +- clang/lib/Sema/SemaLookup.cpp | 7 + clang/lib/Sema/SemaStmt.cpp | 3 +- clang/lib/Sema/SemaTemplate.cpp | 5 + clang/lib/Sema/SemaTemplateDeduction.cpp | 6 +- clang/lib/Sema/SemaType.cpp | 45 +- clang/lib/Serialization/ASTReader.cpp | 11 +- clang/lib/Serialization/ASTWriter.cpp | 10 +- clang/lib/Tooling/Transformer/RewriteRule.cpp | 7 +- clang/test/Analysis/NewDelete-intersections.mm | 9 +- clang/test/Analysis/free.c | 20 +- clang/test/CMakeLists.txt | 1 + clang/test/CodeGen/aarch64-ls64.c | 163 + ...sve-acle-__ARM_FEATURE_SVE_VECTOR_OPERATORS.cpp | 7 +- clang/test/CodeGen/attr-arm-sve-vector-bits-call.c | 93 +- clang/test/CodeGen/attr-arm-sve-vector-bits-cast.c | 27 +- .../CodeGen/attr-arm-sve-vector-bits-codegen.c | 27 +- clang/test/CodeGen/attr-nomerge.cpp | 54 +- clang/test/CodeGen/attr-weak-import.c | 8 +- clang/test/CodeGen/attr-weakref.c | 7 +- clang/test/CodeGen/attr-weakref2.c | 4 +- clang/test/CodeGen/builtins-ppc-vsx.c | 60 + clang/test/CodeGen/debug-info-oslog.c | 2 +- clang/test/CodeGen/dso-local-executable.c | 24 +- clang/test/CodeGen/fpconstrained.c | 4 +- clang/test/CodeGen/fpconstrained.cpp | 4 +- clang/test/CodeGen/incomplete-function-type.c | 1 + clang/test/CodeGen/math-builtins-long.c | 97 +- clang/test/CodeGen/noexceptionsfpmath.c | 2 +- clang/test/CodeGen/thinlto-distributed-newpm.ll | 9 - .../test/CodeGen/unique-internal-linkage-names.cpp | 20 +- clang/test/CodeGenCUDA/propagate-metadata.cu | 12 +- clang/test/CodeGenCXX/cxx2a-destroying-delete.cpp | 55 +- .../debug-info-codeview-display-name.cpp | 40 +- .../debug-info-gline-tables-only-codeview.cpp | 30 + clang/test/CodeGenCXX/difile_entry.cpp | 13 + .../test/CodeGenCXX/fdebug-info-for-profiling.cpp | 21 + clang/test/CodeGenCXX/homogeneous-aggregates.cpp | 69 + .../CodeGenCXX/microsoft-abi-member-pointers.cpp | 10 + clang/test/CodeGenCXX/wasm-eh.cpp | 3 +- clang/test/Driver/aix-pragma-pack.c | 4 + clang/test/Driver/debug-options.c | 16 + clang/test/Driver/fast-math.c | 4 - clang/test/Driver/fcs-profile-generate.c | 15 + clang/test/Driver/fdirect-access-external-data.c | 18 + clang/test/Driver/fp-model.c | 8 - clang/test/Driver/ppc-features.cpp | 30 +- clang/test/Driver/sigpipe-handling.c | 9 + clang/test/Driver/split-debug.c | 9 + clang/test/Frontend/fixed_point_compound.c | 110 + clang/test/Frontend/fixed_point_conversions.c | 299 + clang/test/Frontend/fixed_point_conversions_half.c | 309 + .../Frontend/optimization-remark-line-directive.c | 2 +- clang/test/Frontend/optimization-remark-new-pm.c | 4 +- .../optimization-remark-with-hotness-new-pm.c | 26 +- .../Frontend/optimization-remark-with-hotness.c | 2 +- clang/test/Frontend/optimization-remark.c | 26 +- clang/test/Layout/aix-double-struct-member.cpp | 9 +- .../test/Layout/aix-power-natural-interaction.cpp | 146 + clang/test/Misc/loop-opt-setup.c | 2 +- ...pragma-attribute-supported-attributes-list.test | 2 + clang/test/PCH/aix-pragma-pack.c | 119 + clang/test/Parser/attr-availability.c | 2 +- clang/test/Parser/fp-floatcontrol-syntax.cpp | 4 +- clang/test/Preprocessor/aarch64-target-features.c | 6 + clang/test/Sema/aix-pragma-pack-and-align.c | 229 + clang/test/Sema/attr-enforce-tcb-errors.cpp | 80 + clang/test/Sema/attr-enforce-tcb.c | 65 + clang/test/Sema/attr-enforce-tcb.cpp | 70 + clang/test/Sema/builtin-returnaddress.c | 12 + clang/test/Sema/incompatible-sign.c | 18 + clang/test/Sema/incompatible-sign.cpp | 14 + clang/test/SemaCXX/cxx1z-decomposition.cpp | 15 + clang/test/SemaCXX/cxx2a-destroying-delete.cpp | 24 +- clang/test/SemaCXX/cxx2a-user-defined-literals.cpp | 29 + clang/test/SemaObjC/objc-cf-audited-warning.m | 2 +- clang/test/SemaOpenCL/invalid-vector-literals.cl | 1 - clang/test/SemaOpenCL/logical-ops.cl | 117 - clang/test/SemaOpenCL/operators.cl | 123 + clang/test/SemaOpenCL/vector_inc_dec_ops.cl | 9 +- clang/test/SemaTemplate/instantiate-static-var.cpp | 30 + clang/test/SemaTemplate/temp_class_spec.cpp | 14 + .../ASTMatchers/ASTMatchersNarrowingTest.cpp | 330 + .../ASTMatchers/ASTMatchersTraversalTest.cpp | 133 + clang/unittests/Format/SortIncludesTest.cpp | 112 + .../unittests/Frontend/CompilerInvocationTest.cpp | 15 + clang/unittests/Tooling/CastExprTest.cpp | 20 + compiler-rt/cmake/config-ix.cmake | 3 +- compiler-rt/lib/gwp_asan/CMakeLists.txt | 20 +- compiler-rt/lib/gwp_asan/optional/backtrace.h | 48 +- .../lib/gwp_asan/optional/backtrace_fuchsia.cpp | 11 +- .../lib/gwp_asan/optional/backtrace_linux_libc.cpp | 17 +- .../optional/backtrace_sanitizer_common.cpp | 16 +- .../lib/gwp_asan/optional/options_parser.cpp | 249 +- compiler-rt/lib/gwp_asan/optional/options_parser.h | 12 +- compiler-rt/lib/gwp_asan/optional/printf.h | 33 + compiler-rt/lib/gwp_asan/optional/segv_handler.h | 71 +- .../lib/gwp_asan/optional/segv_handler_fuchsia.cpp | 8 +- .../lib/gwp_asan/optional/segv_handler_posix.cpp | 173 +- compiler-rt/lib/gwp_asan/options.inc | 15 + compiler-rt/lib/gwp_asan/tests/CMakeLists.txt | 6 +- compiler-rt/lib/gwp_asan/tests/harness.h | 13 +- .../tests/optional/printf_sanitizer_common.cpp | 20 - compiler-rt/lib/gwp_asan/tests/options.cpp | 63 + .../platform_specific/printf_sanitizer_common.cpp | 19 + compiler-rt/lib/msan/msan_poisoning.cpp | 2 +- compiler-rt/lib/sanitizer_common/sanitizer_mac.cpp | 45 +- .../sanitizer_common/sanitizer_symbolizer_win.cpp | 9 +- .../lib/sanitizer_common/sanitizer_unwind_win.cpp | 7 + compiler-rt/lib/sanitizer_common/sanitizer_win.cpp | 7 + .../sanitizer_common/tests/sanitizer_mac_test.cpp | 18 +- compiler-rt/lib/scudo/scudo_allocator.cpp | 11 +- compiler-rt/lib/scudo/standalone/CMakeLists.txt | 2 +- compiler-rt/lib/scudo/standalone/combined.h | 21 +- compiler-rt/lib/scudo/standalone/flags.cpp | 15 - .../lib/scudo/standalone/tests/CMakeLists.txt | 2 +- .../lib/scudo/standalone/tests/flags_test.cpp | 15 - .../test/hwasan/TestCases/register-dump-read.c | 12 +- .../test/scudo/standalone/unit/lit.site.cfg.py.in | 2 +- compiler-rt/tools/gwp_asan/CMakeLists.txt | 15 +- .../tools/gwp_asan/options_parser_fuzzer.cpp | 12 + flang/CMakeLists.txt | 4 - flang/include/flang/Common/Fortran.h | 3 + flang/include/flang/Evaluate/call.h | 14 +- flang/include/flang/Evaluate/characteristics.h | 23 +- flang/include/flang/Evaluate/fold.h | 24 +- flang/include/flang/Evaluate/shape.h | 86 +- flang/include/flang/Evaluate/tools.h | 27 +- flang/include/flang/Evaluate/type.h | 7 +- flang/include/flang/Parser/dump-parse-tree.h | 2 +- flang/include/flang/Parser/parse-tree.h | 6 +- flang/include/flang/Semantics/expression.h | 2 + flang/include/flang/Semantics/semantics.h | 4 +- flang/include/flang/Semantics/tools.h | 8 + flang/include/flang/Version.inc.in | 3 + flang/lib/Evaluate/call.cpp | 7 +- flang/lib/Evaluate/characteristics.cpp | 58 +- flang/lib/Evaluate/check-expression.cpp | 90 +- flang/lib/Evaluate/fold.cpp | 7 + flang/lib/Evaluate/formatting.cpp | 19 +- flang/lib/Evaluate/intrinsics.cpp | 7 +- flang/lib/Evaluate/shape.cpp | 254 +- flang/lib/Evaluate/tools.cpp | 153 +- flang/lib/Parser/unparse.cpp | 2 +- flang/lib/Semantics/check-acc-structure.h | 4 +- flang/lib/Semantics/check-call.cpp | 23 +- flang/lib/Semantics/check-declarations.cpp | 10 +- flang/lib/Semantics/check-directive-structure.h | 34 +- flang/lib/Semantics/check-do-forall.cpp | 45 +- flang/lib/Semantics/check-omp-structure.cpp | 53 +- flang/lib/Semantics/check-omp-structure.h | 6 + flang/lib/Semantics/expression.cpp | 64 +- flang/lib/Semantics/mod-file.cpp | 78 +- flang/lib/Semantics/resolve-names.cpp | 59 +- flang/lib/Semantics/semantics.cpp | 42 +- flang/lib/Semantics/tools.cpp | 115 +- flang/test/Frontend/input-output-file.f90 | 6 +- flang/test/Frontend/multiple-input-files.f90 | 10 +- flang/test/Semantics/altreturn06.f90 | 16 + flang/test/Semantics/assign03.f90 | 2 +- flang/test/Semantics/call09.f90 | 27 +- flang/test/Semantics/data04.f90 | 1 - flang/test/Semantics/modfile03.f90 | 18 + flang/test/Semantics/modfile07.f90 | 26 + flang/test/Semantics/modfile35.f90 | 6 +- flang/test/Semantics/modfile37.f90 | 32 + flang/test/Semantics/modfile38.f90 | 35 + flang/test/Semantics/modfile39.f90 | 48 + flang/test/Semantics/omp-device-constructs.f90 | 2 +- flang/test/Semantics/omp-do01-positivecase.f90 | 19 + flang/test/Semantics/omp-do01.f90 | 12 +- flang/test/Semantics/omp-do05-positivecase.f90 | 36 + flang/test/Semantics/omp-do05.f90 | 38 +- flang/test/Semantics/omp-parallell01.f90 | 3 +- flang/test/Semantics/resolve44.f90 | 2 - flang/test/Semantics/resolve53.f90 | 4 +- flang/test/Semantics/separate-mp02.f90 | 12 +- flang/test/Semantics/shape.f90 | 8 + flang/tools/f18/CMakeLists.txt | 2 - flang/tools/f18/f18.cpp | 15 +- flang/tools/f18/f18_version.h.in | 9 - libc/benchmarks/LibcMemoryBenchmarkMain.cpp | 11 +- libc/cmake/modules/LLVMLibCObjectRules.cmake | 84 +- libc/config/linux/aarch64/entrypoints.txt | 3 + libc/config/linux/x86_64/entrypoints.txt | 3 + libc/spec/gnu_ext.td | 19 +- libc/spec/posix.td | 15 + libc/src/__support/CMakeLists.txt | 10 +- libc/src/__support/common.h | 55 + libc/src/__support/common.h.def | 22 - libc/src/assert/__assert_fail.cpp | 5 +- libc/src/ctype/CMakeLists.txt | 16 + libc/src/ctype/isalnum.cpp | 2 +- libc/src/ctype/isalpha.cpp | 2 +- libc/src/ctype/isascii.cpp | 17 + libc/src/ctype/isascii.h | 20 + libc/src/ctype/isblank.cpp | 4 +- libc/src/ctype/iscntrl.cpp | 4 +- libc/src/ctype/isdigit.cpp | 2 +- libc/src/ctype/isgraph.cpp | 2 +- libc/src/ctype/islower.cpp | 2 +- libc/src/ctype/isprint.cpp | 2 +- libc/src/ctype/ispunct.cpp | 2 +- libc/src/ctype/isspace.cpp | 2 +- libc/src/ctype/isupper.cpp | 2 +- libc/src/ctype/isxdigit.cpp | 2 +- libc/src/ctype/toascii.cpp | 17 + libc/src/ctype/toascii.h | 18 + libc/src/ctype/tolower.cpp | 2 +- libc/src/ctype/toupper.cpp | 2 +- libc/src/errno/__errno_location.cpp | 2 +- libc/src/fenv/feclearexcept.cpp | 3 +- libc/src/fenv/fegetround.cpp | 3 +- libc/src/fenv/feraiseexcept.cpp | 3 +- libc/src/fenv/fesetround.cpp | 3 +- libc/src/fenv/fetestexcept.cpp | 3 +- libc/src/math/ceil.cpp | 3 +- libc/src/math/ceilf.cpp | 3 +- libc/src/math/ceill.cpp | 3 +- libc/src/math/copysign.cpp | 3 +- libc/src/math/copysignf.cpp | 3 +- libc/src/math/copysignl.cpp | 3 +- libc/src/math/cosf.cpp | 3 +- libc/src/math/exp2f.cpp | 3 +- libc/src/math/exp_utils.cpp | 1 + libc/src/math/expf.cpp | 3 +- libc/src/math/fabs.cpp | 3 +- libc/src/math/fabsf.cpp | 3 +- libc/src/math/fabsl.cpp | 3 +- libc/src/math/fdim.cpp | 3 +- libc/src/math/fdimf.cpp | 3 +- libc/src/math/fdiml.cpp | 3 +- libc/src/math/floor.cpp | 3 +- libc/src/math/floorf.cpp | 3 +- libc/src/math/floorl.cpp | 3 +- libc/src/math/fmaf.cpp | 3 +- libc/src/math/fmax.cpp | 3 +- libc/src/math/fmaxf.cpp | 3 +- libc/src/math/fmaxl.cpp | 3 +- libc/src/math/fmin.cpp | 3 +- libc/src/math/fminf.cpp | 3 +- libc/src/math/fminl.cpp | 3 +- libc/src/math/frexp.cpp | 3 +- libc/src/math/frexpf.cpp | 3 +- libc/src/math/frexpl.cpp | 3 +- libc/src/math/hypot.cpp | 5 +- libc/src/math/hypotf.cpp | 3 +- libc/src/math/ilogb.cpp | 3 +- libc/src/math/ilogbf.cpp | 3 +- libc/src/math/ilogbl.cpp | 3 +- libc/src/math/ldexp.cpp | 3 +- libc/src/math/ldexpf.cpp | 3 +- libc/src/math/ldexpl.cpp | 3 +- libc/src/math/llrint.cpp | 3 +- libc/src/math/llrintf.cpp | 3 +- libc/src/math/llrintl.cpp | 3 +- libc/src/math/llround.cpp | 3 +- libc/src/math/llroundf.cpp | 3 +- libc/src/math/llroundl.cpp | 3 +- libc/src/math/logb.cpp | 3 +- libc/src/math/logbf.cpp | 3 +- libc/src/math/logbl.cpp | 3 +- libc/src/math/lrint.cpp | 3 +- libc/src/math/lrintf.cpp | 3 +- libc/src/math/lrintl.cpp | 3 +- libc/src/math/lround.cpp | 3 +- libc/src/math/lroundf.cpp | 3 +- libc/src/math/lroundl.cpp | 3 +- libc/src/math/math_utils.cpp | 1 + libc/src/math/modf.cpp | 3 +- libc/src/math/modff.cpp | 3 +- libc/src/math/modfl.cpp | 3 +- libc/src/math/nearbyint.cpp | 3 +- libc/src/math/nearbyintf.cpp | 3 +- libc/src/math/nearbyintl.cpp | 3 +- libc/src/math/nextafter.cpp | 3 +- libc/src/math/nextafterf.cpp | 3 +- libc/src/math/nextafterl.cpp | 3 +- libc/src/math/remainder.cpp | 3 +- libc/src/math/remainderf.cpp | 3 +- libc/src/math/remainderl.cpp | 3 +- libc/src/math/remquo.cpp | 3 +- libc/src/math/remquof.cpp | 3 +- libc/src/math/remquol.cpp | 5 +- libc/src/math/rint.cpp | 3 +- libc/src/math/rintf.cpp | 3 +- libc/src/math/rintl.cpp | 3 +- libc/src/math/round.cpp | 3 +- libc/src/math/roundf.cpp | 3 +- libc/src/math/roundl.cpp | 3 +- libc/src/math/sincosf.cpp | 3 +- libc/src/math/sinf.cpp | 3 +- libc/src/math/sqrt.cpp | 5 +- libc/src/math/sqrtf.cpp | 3 +- libc/src/math/sqrtl.cpp | 3 +- libc/src/math/trunc.cpp | 3 +- libc/src/math/truncf.cpp | 3 +- libc/src/math/truncl.cpp | 3 +- libc/src/signal/linux/raise.cpp | 2 +- libc/src/signal/linux/sigaction.cpp | 6 +- libc/src/signal/linux/sigaddset.cpp | 2 +- libc/src/signal/linux/sigdelset.cpp | 2 +- libc/src/signal/linux/sigemptyset.cpp | 2 +- libc/src/signal/linux/sigfillset.cpp | 2 +- libc/src/signal/linux/signal.cpp | 2 +- libc/src/signal/linux/sigprocmask.cpp | 5 +- libc/src/stdlib/abort.cpp | 2 +- libc/src/stdlib/abs.cpp | 2 +- libc/src/stdlib/labs.cpp | 2 +- libc/src/stdlib/linux/_Exit.cpp | 2 +- libc/src/stdlib/llabs.cpp | 2 +- libc/src/string/CMakeLists.txt | 12 + libc/src/string/bzero.cpp | 2 +- libc/src/string/memchr.cpp | 2 +- libc/src/string/memcmp.cpp | 4 +- libc/src/string/memcpy.cpp | 5 +- libc/src/string/memmove.cpp | 61 + libc/src/string/memmove.h | 20 + libc/src/string/memory_utils/memcpy_utils.h | 33 +- libc/src/string/memory_utils/utils.h | 4 + libc/src/string/memrchr.cpp | 2 +- libc/src/string/memset.cpp | 2 +- libc/src/string/strcat.cpp | 4 +- libc/src/string/strchr.cpp | 2 +- libc/src/string/strcmp.cpp | 2 +- libc/src/string/strcpy.cpp | 4 +- libc/src/string/strcspn.cpp | 2 +- libc/src/string/strlen.cpp | 2 +- libc/src/string/strncpy.cpp | 5 +- libc/src/string/strnlen.cpp | 2 +- libc/src/string/strpbrk.cpp | 2 +- libc/src/string/strrchr.cpp | 2 +- libc/src/string/strspn.cpp | 2 +- libc/src/string/strstr.cpp | 2 +- libc/src/string/strtok.cpp | 5 +- libc/src/string/strtok_r.cpp | 7 +- libc/src/string/x86/memcpy.cpp | 44 +- libc/src/sys/mman/linux/mmap.cpp | 5 +- libc/src/sys/mman/linux/munmap.cpp | 2 +- libc/src/threads/linux/call_once.cpp | 4 +- libc/src/threads/linux/mtx_init.cpp | 3 +- libc/src/threads/linux/mtx_lock.cpp | 3 +- libc/src/threads/linux/mtx_unlock.cpp | 3 +- libc/src/threads/linux/thrd_create.cpp | 5 +- libc/src/threads/linux/thrd_join.cpp | 3 +- libc/src/time/mktime.cpp | 2 +- libc/src/unistd/linux/write.cpp | 2 +- libc/test/src/ctype/CMakeLists.txt | 20 + libc/test/src/ctype/isascii_test.cpp | 23 + libc/test/src/ctype/toascii_test.cpp | 24 + libc/test/src/math/LdExpTest.h | 4 +- libc/test/src/string/CMakeLists.txt | 11 + libc/test/src/string/memmove_test.cpp | 70 + .../src/string/memory_utils/memcpy_utils_test.cpp | 39 +- libc/utils/UnitTest/CMakeLists.txt | 3 +- libc/utils/UnitTest/FuchsiaTest.h | 14 + libc/utils/UnitTest/LibcTest.cpp | 350 + libc/utils/UnitTest/LibcTest.h | 260 + libc/utils/UnitTest/Test.cpp | 350 - libc/utils/UnitTest/Test.h | 260 +- libcxx/docs/Contributing.rst | 10 + libcxx/docs/Cxx2aStatusPaperStatus.csv | 4 +- libcxx/docs/Cxx2bStatusPaperStatus.csv | 2 +- libcxx/docs/DesignDocs/VisibilityMacros.rst | 6 - libcxx/docs/FeatureTestMacroTable.rst | 4 +- libcxx/include/CMakeLists.txt | 1 + libcxx/include/__config | 17 +- libcxx/include/__locale | 10 +- libcxx/include/algorithm | 7 +- libcxx/include/support/openbsd/xlocale.h | 19 + libcxx/include/type_traits | 22 + libcxx/include/version | 4 +- libcxx/src/chrono.cpp | 5 +- libcxx/src/locale.cpp | 4 +- libcxx/src/new.cpp | 7 +- .../algorithm.version.pass.cpp | 2 + .../support.limits.general/any.version.pass.cpp | 2 + .../support.limits.general/array.version.pass.cpp | 2 + .../support.limits.general/atomic.version.pass.cpp | 2 + .../barrier.version.pass.cpp | 2 + .../support.limits.general/bit.version.pass.cpp | 2 + .../support.limits.general/chrono.version.pass.cpp | 2 + .../support.limits.general/cmath.version.pass.cpp | 2 + .../compare.version.pass.cpp | 2 + .../complex.version.pass.cpp | 2 + .../concepts.version.pass.cpp | 2 + .../cstddef.version.pass.cpp | 2 + .../support.limits.general/deque.version.pass.cpp | 2 + .../exception.version.pass.cpp | 2 + .../execution.version.pass.cpp | 2 + .../filesystem.version.pass.cpp | 2 + .../forward_list.version.pass.cpp | 2 + .../functional.version.pass.cpp | 34 +- .../iomanip.version.pass.cpp | 2 + .../istream.version.pass.cpp | 2 + .../iterator.version.pass.cpp | 2 + .../support.limits.general/latch.version.pass.cpp | 2 + .../support.limits.general/limits.version.pass.cpp | 2 + .../support.limits.general/list.version.pass.cpp | 2 + .../support.limits.general/locale.version.pass.cpp | 2 + .../support.limits.general/map.version.pass.cpp | 2 + .../support.limits.general/memory.version.pass.cpp | 2 + .../support.limits.general/mutex.version.pass.cpp | 2 + .../support.limits.general/new.version.pass.cpp | 2 + .../numbers.version.pass.cpp | 2 + .../numeric.version.pass.cpp | 2 + .../optional.version.pass.cpp | 2 + .../ostream.version.pass.cpp | 2 + .../support.limits.general/regex.version.pass.cpp | 2 + .../scoped_allocator.version.pass.cpp | 2 + .../semaphore.version.pass.cpp | 2 + .../support.limits.general/set.version.pass.cpp | 2 + .../shared_mutex.version.pass.cpp | 2 + .../support.limits.general/span.version.pass.cpp | 2 + .../support.limits.general/string.version.pass.cpp | 2 + .../string_view.version.pass.cpp | 2 + .../support.limits.general/thread.version.pass.cpp | 2 + .../support.limits.general/tuple.version.pass.cpp | 2 + .../type_traits.version.pass.cpp | 18 +- .../unordered_map.version.pass.cpp | 2 + .../unordered_set.version.pass.cpp | 2 + .../utility.version.pass.cpp | 2 + .../variant.version.pass.cpp | 2 + .../support.limits.general/vector.version.pass.cpp | 2 + .../version.version.pass.cpp | 50 +- .../thread.lock.guard/adopt_lock.pass.cpp | 8 +- .../thread.lock/thread.lock.guard/mutex.pass.cpp | 8 +- .../meta.unary.prop/is_scoped_enum.pass.cpp | 120 + .../time/time.clock/time.clock.steady/now.pass.cpp | 2 + .../generate_feature_test_macro_components.py | 4 +- libcxxabi/src/stdlib_new_delete.cpp | 4 +- libunwind/include/__libunwind_config.h | 3 + libunwind/src/UnwindCursor.hpp | 110 +- libunwind/test/signal_unwind.pass.cpp | 9 +- libunwind/test/unwind_leaffunction.pass.cpp | 6 +- lld/COFF/Chunks.cpp | 113 +- lld/COFF/Chunks.h | 10 + lld/COFF/DebugTypes.cpp | 20 + lld/COFF/PDB.cpp | 643 +- lld/ELF/Driver.cpp | 11 +- lld/ELF/OutputSections.h | 6 - lld/ELF/SyntheticSections.cpp | 7 + lld/MachO/Driver.cpp | 22 +- lld/MachO/InputFiles.cpp | 2 +- lld/MachO/InputSection.cpp | 12 +- lld/MachO/InputSection.h | 15 +- lld/MachO/LTO.cpp | 2 +- lld/MachO/OutputSegment.cpp | 2 +- lld/MachO/SymbolTable.cpp | 4 +- lld/MachO/Writer.cpp | 29 +- lld/MachO/Writer.h | 4 + lld/README.md | 2 +- lld/include/lld/Common/LLVM.h | 6 + lld/test/ELF/debug-gnu-pubnames.s | 18 - lld/test/ELF/gdb-index.s | 15 +- lld/test/ELF/lto/devirt_vcall_vis_public.ll | 36 +- lld/test/ELF/lto/exclude-libs-libcall.ll | 28 + lld/test/MachO/bss.s | 63 +- lld/test/MachO/tlv.s | 131 +- lld/test/wasm/debug-removed-fn.ll | 2 +- lld/test/wasm/tls-no-shared.s | 2 +- lld/test/wasm/tls.s | 33 +- lld/wasm/Driver.cpp | 2 +- lld/wasm/InputChunks.cpp | 4 + lld/wasm/InputFiles.cpp | 33 +- lld/wasm/InputFiles.h | 3 + lld/wasm/InputTable.h | 60 + lld/wasm/MarkLive.cpp | 4 + lld/wasm/SymbolTable.cpp | 65 + lld/wasm/SymbolTable.h | 7 + lld/wasm/Symbols.cpp | 45 + lld/wasm/Symbols.h | 68 +- lld/wasm/SyntheticSections.cpp | 63 +- lld/wasm/SyntheticSections.h | 26 +- lld/wasm/Writer.cpp | 19 +- lld/wasm/WriterUtils.cpp | 19 +- lld/wasm/WriterUtils.h | 1 + lldb/bindings/interface/SBAddress.i | 5 +- lldb/bindings/interface/SBBreakpoint.i | 8 +- lldb/bindings/interface/SBBreakpointLocation.i | 2 +- lldb/bindings/interface/SBBreakpointName.i | 4 +- lldb/bindings/interface/SBCommandInterpreter.i | 8 +- .../interface/SBCommandInterpreterRunOptions.i | 13 +- lldb/bindings/interface/SBCommandReturnObject.i | 4 +- lldb/bindings/interface/SBCompileUnit.i | 36 +- lldb/bindings/interface/SBEnvironment.i | 3 +- lldb/bindings/interface/SBError.i | 4 +- lldb/bindings/interface/SBEvent.i | 32 +- lldb/bindings/interface/SBFileSpec.i | 2 +- lldb/bindings/interface/SBFrame.i | 4 +- lldb/bindings/interface/SBFunction.i | 2 +- lldb/bindings/interface/SBInstructionList.i | 10 +- lldb/bindings/interface/SBLineEntry.i | 36 +- lldb/bindings/interface/SBListener.i | 2 +- lldb/bindings/interface/SBModule.i | 14 +- lldb/bindings/interface/SBPlatform.i | 2 +- lldb/bindings/interface/SBProcess.i | 32 +- lldb/bindings/interface/SBSection.i | 22 +- lldb/bindings/interface/SBSourceManager.i | 2 +- lldb/bindings/interface/SBStream.i | 2 +- lldb/bindings/interface/SBSymbol.i | 4 +- lldb/bindings/interface/SBSymbolContext.i | 2 +- lldb/bindings/interface/SBSymbolContextList.i | 2 +- lldb/bindings/interface/SBTarget.i | 32 +- lldb/bindings/interface/SBThread.i | 6 +- lldb/bindings/interface/SBType.i | 154 +- lldb/bindings/interface/SBTypeEnumMember.i | 6 +- lldb/bindings/interface/SBValue.i | 50 +- lldb/bindings/interface/SBValueList.i | 111 +- lldb/bindings/interface/SBWatchpoint.i | 2 +- lldb/bindings/python/python-extensions.swig | 18 +- lldb/bindings/python/python.swig | 34 +- .../Python/lldbsuite/test/lldbplatformutil.py | 14 +- lldb/packages/Python/lldbsuite/test/lldbtest.py | 29 +- lldb/source/Core/ValueObject.cpp | 2 +- lldb/source/Host/posix/PipePosix.cpp | 10 +- .../Plugins/ObjectFile/wasm/ObjectFileWasm.cpp | 61 +- .../gdb-server/PlatformRemoteGDBServer.cpp | 2 +- .../Process/Utility/DynamicRegisterInfo.cpp | 91 +- .../Plugins/Process/Utility/DynamicRegisterInfo.h | 12 +- .../GDBRemoteCommunicationServerLLGS.cpp | 98 + .../gdb-remote/GDBRemoteCommunicationServerLLGS.h | 13 + .../GDBRemoteCommunicationServerPlatform.cpp | 2 +- .../gdb-remote/GDBRemoteRegisterContext.cpp | 28 +- .../Process/gdb-remote/GDBRemoteRegisterContext.h | 10 +- .../Process/gdb-remote/ProcessGDBRemote.cpp | 30 +- .../Plugins/Process/gdb-remote/ProcessGDBRemote.h | 2 +- .../Plugins/Process/gdb-remote/ThreadGDBRemote.cpp | 12 +- .../Plugins/Process/gdb-remote/ThreadGDBRemote.h | 4 + .../Plugins/Process/minidump/MinidumpParser.cpp | 26 +- lldb/test/API/macosx/builtin-debugtrap/main.cpp | 1 + .../tools/lldb-server/TestGdbRemoteAttachWait.py | 75 + .../TestPlatformProcessConnect.py | 52 +- .../register-reading/TestGdbRemoteGPacket.py | 2 + .../ObjectFile/wasm/embedded-debug-sections.yaml | 100 + .../Shell/SymbolFile/NativePDB/disassembly.cpp | 4 +- lldb/test/Shell/SymbolFile/NativePDB/load-pdb.cpp | 2 +- lldb/tools/debugserver/debugnub-exports | 2 - .../debugserver-entitlements.plist | 0 .../debugserver-macosx-entitlements.plist | 0 .../debugserver-macosx-private-entitlements.plist} | 0 lldb/tools/debugserver/source/CMakeLists.txt | 12 +- .../tools/debugserver/source/MacOSX/MachProcess.mm | 139 +- lldb/tools/debugserver/source/MacOSX/MachTask.mm | 11 +- lldb/tools/debugserver/source/RNBRemote.cpp | 19 +- .../com.apple.debugserver.applist.internal.plist | 16 - .../source/com.apple.debugserver.applist.plist | 19 - .../source/com.apple.debugserver.internal.plist | 15 - .../debugserver/source/com.apple.debugserver.plist | 18 - .../com.apple.debugserver.posix.internal.plist | 16 - .../source/com.apple.debugserver.posix.plist | 18 - ...com.apple.internal.xpc.remote.debugserver.plist | 35 - lldb/tools/debugserver/source/debugserver.cpp | 46 +- lldb/unittests/Host/CMakeLists.txt | 1 + lldb/unittests/Host/PipeTest.cpp | 51 + .../Process/minidump/MinidumpParserTest.cpp | 41 + llvm/CMakeLists.txt | 7 - llvm/CODE_OWNERS.TXT | 8 +- llvm/cmake/modules/AddLLVM.cmake | 17 +- llvm/docs/AMDGPUUsage.rst | 84 +- llvm/docs/DebuggingJITedCode.rst | 201 +- llvm/docs/HowToUpdateDebugInfo.rst | 11 + llvm/docs/LangRef.rst | 112 +- .../LLJITDumpObjects/LLJITDumpObjects.cpp | 1 + llvm/include/llvm/ADT/DepthFirstIterator.h | 2 +- llvm/include/llvm/ADT/IntrusiveRefCntPtr.h | 6 + llvm/include/llvm/ADT/STLExtras.h | 2 +- llvm/include/llvm/ADT/SmallVector.h | 235 +- llvm/include/llvm/ADT/StringExtras.h | 37 +- llvm/include/llvm/Analysis/DivergenceAnalysis.h | 2 +- .../llvm/Analysis/FunctionPropertiesAnalysis.h | 2 +- llvm/include/llvm/Analysis/InlineAdvisor.h | 58 +- .../llvm/Analysis/InlineSizeEstimatorAnalysis.h | 2 +- llvm/include/llvm/Analysis/LoopCacheAnalysis.h | 6 +- llvm/include/llvm/Analysis/MLInlineAdvisor.h | 12 +- llvm/include/llvm/Analysis/MemorySSA.h | 1 - llvm/include/llvm/Analysis/ReplayInlineAdvisor.h | 5 +- llvm/include/llvm/BinaryFormat/Dwarf.h | 9 +- llvm/include/llvm/BinaryFormat/Wasm.h | 6 +- llvm/include/llvm/CodeGen/FastISel.h | 25 +- .../GlobalISel/LegalizationArtifactCombiner.h | 4 +- .../llvm/CodeGen/GlobalISel/MIPatternMatch.h | 20 + .../llvm/CodeGen/GlobalISel/MachineIRBuilder.h | 5 + llvm/include/llvm/CodeGen/ISDOpcodes.h | 9 +- llvm/include/llvm/CodeGen/LiveIntervals.h | 5 +- llvm/include/llvm/CodeGen/LiveRegUnits.h | 1 - llvm/include/llvm/CodeGen/MIRYamlMapping.h | 2 +- llvm/include/llvm/CodeGen/MachineLoopUtils.h | 4 - llvm/include/llvm/CodeGen/SelectionDAG.h | 6 +- llvm/include/llvm/CodeGen/SelectionDAGNodes.h | 59 +- llvm/include/llvm/CodeGen/SlotIndexes.h | 45 +- llvm/include/llvm/CodeGen/StackMaps.h | 9 + llvm/include/llvm/CodeGen/TargetFrameLowering.h | 2 +- llvm/include/llvm/CodeGen/TargetInstrInfo.h | 7 +- llvm/include/llvm/CodeGen/ValueTypes.td | 7 +- llvm/include/llvm/CodeGen/WasmEHFuncInfo.h | 2 + llvm/include/llvm/DWARFLinker/DWARFLinker.h | 6 +- .../llvm/DWARFLinker/DWARFLinkerCompileUnit.h | 2 +- llvm/include/llvm/DWARFLinker/DWARFStreamer.h | 2 +- .../PDB/Native/DbiModuleDescriptorBuilder.h | 63 +- .../include/llvm/ExecutionEngine/JITLink/JITLink.h | 22 +- llvm/include/llvm/ExecutionEngine/Orc/Core.h | 3 + llvm/include/llvm/ExecutionEngine/Orc/LLJIT.h | 13 +- llvm/include/llvm/Frontend/OpenACC/ACC.td | 4 +- llvm/include/llvm/Frontend/OpenACC/CMakeLists.txt | 2 +- llvm/include/llvm/Frontend/OpenMP/OMPIRBuilder.h | 5 +- llvm/include/llvm/IR/DebugInfoMetadata.h | 4 + llvm/include/llvm/IR/DebugLoc.h | 4 +- llvm/include/llvm/IR/FixedPointBuilder.h | 59 + llvm/include/llvm/IR/Function.h | 4 + llvm/include/llvm/IR/IRBuilder.h | 7 + llvm/include/llvm/IR/Intrinsics.h | 3 + llvm/include/llvm/IR/Intrinsics.td | 10 + llvm/include/llvm/IR/IntrinsicsAArch64.td | 8 + llvm/include/llvm/IR/IntrinsicsRISCV.td | 32 +- llvm/include/llvm/IR/IntrinsicsVE.td | 18 + llvm/include/llvm/IR/IntrinsicsWebAssembly.td | 10 +- llvm/include/llvm/IR/IntrinsicsX86.td | 2 +- llvm/include/llvm/IR/Value.h | 4 + llvm/include/llvm/LTO/Config.h | 6 +- llvm/include/llvm/LTO/LTOBackend.h | 6 + llvm/include/llvm/MC/MCObjectFileInfo.h | 4 +- llvm/include/llvm/Object/ELF.h | 60 +- llvm/include/llvm/Object/Wasm.h | 5 +- llvm/include/llvm/ObjectYAML/ELFYAML.h | 42 +- llvm/include/llvm/Option/OptParser.td | 42 +- llvm/include/llvm/Pass.h | 14 + llvm/include/llvm/Passes/PassBuilder.h | 21 +- .../include/llvm/Passes/StandardInstrumentations.h | 14 +- llvm/include/llvm/Support/Allocator.h | 25 +- llvm/include/llvm/Support/Compiler.h | 16 +- llvm/include/llvm/Support/InitLLVM.h | 3 +- llvm/include/llvm/Support/InstructionCost.h | 8 - llvm/include/llvm/Support/KnownBits.h | 4 +- llvm/include/llvm/Support/MachineValueType.h | 10 +- llvm/include/llvm/Support/MathExtras.h | 2 +- llvm/include/llvm/Support/Program.h | 12 +- llvm/include/llvm/Target/CGPassBuilderOption.h | 2 +- .../llvm/Target/GlobalISel/SelectionDAGCompat.td | 2 +- llvm/include/llvm/Target/TargetSelectionDAG.td | 12 +- llvm/include/llvm/Transforms/IPO/Inliner.h | 9 +- llvm/include/llvm/Transforms/IPO/SampleProfile.h | 9 +- llvm/include/llvm/Transforms/ObjCARC.h | 4 +- .../llvm/Transforms/Utils/BasicBlockUtils.h | 97 +- llvm/include/llvm/Transforms/Utils/LoopUtils.h | 6 + .../Transforms/Utils/ScalarEvolutionExpander.h | 10 - .../Vectorize/LoopVectorizationLegality.h | 2 +- llvm/lib/Analysis/AliasAnalysis.cpp | 4 +- llvm/lib/Analysis/BasicAliasAnalysis.cpp | 6 +- llvm/lib/Analysis/CallPrinter.cpp | 2 +- llvm/lib/Analysis/ConstantFolding.cpp | 17 +- llvm/lib/Analysis/ConstraintSystem.cpp | 2 +- llvm/lib/Analysis/DevelopmentModeInlineAdvisor.cpp | 12 +- llvm/lib/Analysis/DomTreeUpdater.cpp | 2 +- llvm/lib/Analysis/FunctionPropertiesAnalysis.cpp | 2 +- llvm/lib/Analysis/IRSimilarityIdentifier.cpp | 2 +- llvm/lib/Analysis/InlineAdvisor.cpp | 102 +- llvm/lib/Analysis/InstructionSimplify.cpp | 24 +- llvm/lib/Analysis/LazyCallGraph.cpp | 2 +- llvm/lib/Analysis/LoopAccessAnalysis.cpp | 2 +- llvm/lib/Analysis/MLInlineAdvisor.cpp | 30 +- llvm/lib/Analysis/MemoryBuiltins.cpp | 5 +- llvm/lib/Analysis/MemorySSA.cpp | 17 - llvm/lib/Analysis/ModuleSummaryAnalysis.cpp | 2 +- llvm/lib/Analysis/ReplayInlineAdvisor.cpp | 43 +- llvm/lib/Analysis/StackSafetyAnalysis.cpp | 2 +- llvm/lib/Analysis/VFABIDemangling.cpp | 6 +- llvm/lib/Analysis/ValueTracking.cpp | 13 +- llvm/lib/BinaryFormat/Dwarf.cpp | 3 + llvm/lib/CodeGen/AsmPrinter/AsmPrinter.cpp | 17 +- .../AsmPrinter/DbgEntityHistoryCalculator.cpp | 2 +- llvm/lib/CodeGen/AsmPrinter/WasmException.cpp | 10 +- llvm/lib/CodeGen/CodeGenPrepare.cpp | 13 +- llvm/lib/CodeGen/FixupStatepointCallerSaved.cpp | 2 +- llvm/lib/CodeGen/GlobalISel/GISelKnownBits.cpp | 3 +- llvm/lib/CodeGen/GlobalISel/InstructionSelect.cpp | 2 +- llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp | 11 +- llvm/lib/CodeGen/InlineSpiller.cpp | 69 +- llvm/lib/CodeGen/InterleavedAccessPass.cpp | 19 +- llvm/lib/CodeGen/InterleavedLoadCombinePass.cpp | 6 +- llvm/lib/CodeGen/IntrinsicLowering.cpp | 1 + llvm/lib/CodeGen/LexicalScopes.cpp | 2 +- .../CodeGen/LiveDebugValues/InstrRefBasedImpl.cpp | 8 +- .../CodeGen/LiveDebugValues/VarLocBasedImpl.cpp | 5 +- llvm/lib/CodeGen/LiveIntervalCalc.cpp | 2 +- llvm/lib/CodeGen/LiveVariables.cpp | 2 +- llvm/lib/CodeGen/MIRCanonicalizerPass.cpp | 6 +- llvm/lib/CodeGen/MIRParser/MILexer.cpp | 1 + llvm/lib/CodeGen/MIRParser/MILexer.h | 1 + llvm/lib/CodeGen/MIRParser/MIParser.cpp | 8 +- llvm/lib/CodeGen/MachineBasicBlock.cpp | 27 +- llvm/lib/CodeGen/MachineLoopUtils.cpp | 11 - llvm/lib/CodeGen/MachineOperand.cpp | 6 +- llvm/lib/CodeGen/MachineOutliner.cpp | 2 +- llvm/lib/CodeGen/MachinePipeliner.cpp | 15 +- llvm/lib/CodeGen/MachineSink.cpp | 2 +- llvm/lib/CodeGen/MachineVerifier.cpp | 23 + llvm/lib/CodeGen/RDFLiveness.cpp | 4 +- llvm/lib/CodeGen/RegAllocFast.cpp | 3 +- llvm/lib/CodeGen/RegAllocPBQP.cpp | 4 +- llvm/lib/CodeGen/RegisterScavenging.cpp | 9 +- llvm/lib/CodeGen/SafeStackLayout.cpp | 8 +- llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp | 239 +- llvm/lib/CodeGen/SelectionDAG/FastISel.cpp | 248 +- .../CodeGen/SelectionDAG/FunctionLoweringInfo.cpp | 6 +- llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp | 36 +- llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp | 59 +- .../CodeGen/SelectionDAG/SelectionDAGBuilder.cpp | 35 +- llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp | 6 +- .../CodeGen/SelectionDAG/StatepointLowering.cpp | 21 +- llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp | 53 +- llvm/lib/CodeGen/StackMaps.cpp | 61 +- llvm/lib/CodeGen/SwiftErrorValueTracking.cpp | 4 +- llvm/lib/CodeGen/TargetLoweringObjectFileImpl.cpp | 2 +- llvm/lib/CodeGen/ValueTypes.cpp | 1 - llvm/lib/CodeGen/WasmEHPrepare.cpp | 26 +- llvm/lib/DWARFLinker/CMakeLists.txt | 1 + llvm/lib/DWARFLinker/DWARFLinker.cpp | 52 +- llvm/lib/DWARFLinker/DWARFLinkerCompileUnit.cpp | 6 +- llvm/lib/DWARFLinker/DWARFStreamer.cpp | 50 +- llvm/lib/DebugInfo/DWARF/DWARFGdbIndex.cpp | 4 +- .../PDB/Native/DbiModuleDescriptorBuilder.cpp | 81 +- llvm/lib/DebugInfo/PDB/Native/DbiStreamBuilder.cpp | 10 +- llvm/lib/DebugInfo/PDB/Native/SymbolCache.cpp | 7 +- llvm/lib/Demangle/MicrosoftDemangleNodes.cpp | 1 - llvm/lib/ExecutionEngine/JITLink/ELF_x86_64.cpp | 2 +- .../lib/ExecutionEngine/JITLink/JITLinkGeneric.cpp | 14 +- llvm/lib/ExecutionEngine/JITLink/MachO_x86_64.cpp | 2 +- llvm/lib/ExecutionEngine/MCJIT/MCJIT.h | 10 +- llvm/lib/ExecutionEngine/Orc/Core.cpp | 30 +- llvm/lib/ExecutionEngine/Orc/LLJIT.cpp | 25 +- .../RuntimeDyld/RuntimeDyldChecker.cpp | 4 +- llvm/lib/FileCheck/FileCheck.cpp | 1 - llvm/lib/Frontend/OpenMP/OMPIRBuilder.cpp | 21 +- llvm/lib/IR/AutoUpgrade.cpp | 9 +- llvm/lib/IR/DebugInfoMetadata.cpp | 1 + llvm/lib/IR/DebugLoc.cpp | 5 +- llvm/lib/IR/IRBuilder.cpp | 7 + llvm/lib/IR/LegacyPassManager.cpp | 3 +- llvm/lib/IR/Value.cpp | 12 + llvm/lib/IR/Verifier.cpp | 86 + llvm/lib/LTO/LTOBackend.cpp | 31 +- llvm/lib/MC/MCParser/AsmParser.cpp | 2 +- llvm/lib/MC/MCSectionMachO.cpp | 20 +- llvm/lib/Object/WasmObjectFile.cpp | 7 +- llvm/lib/ObjectYAML/ELFEmitter.cpp | 51 +- llvm/lib/ObjectYAML/ELFYAML.cpp | 8 +- llvm/lib/ObjectYAML/WasmYAML.cpp | 1 - llvm/lib/Option/OptTable.cpp | 2 +- llvm/lib/Passes/PassBuilder.cpp | 77 +- llvm/lib/Passes/PassRegistry.def | 13 +- llvm/lib/Passes/StandardInstrumentations.cpp | 53 +- llvm/lib/Support/InitLLVM.cpp | 11 +- llvm/lib/Support/KnownBits.cpp | 43 +- llvm/lib/Support/Program.cpp | 14 +- llvm/lib/Support/Unix/Path.inc | 2 - llvm/lib/Support/Unix/Program.inc | 6 +- llvm/lib/Support/Unix/Signals.inc | 8 +- llvm/lib/Support/Windows/Program.inc | 18 +- llvm/lib/Support/Windows/Threading.inc | 25 +- llvm/lib/TableGen/Record.cpp | 4 +- llvm/lib/TableGen/TGParser.cpp | 24 +- llvm/lib/Target/AArch64/AArch64.td | 9 +- llvm/lib/Target/AArch64/AArch64FrameLowering.cpp | 12 +- llvm/lib/Target/AArch64/AArch64FrameLowering.h | 4 +- llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp | 12 +- llvm/lib/Target/AArch64/AArch64ISelLowering.cpp | 92 +- llvm/lib/Target/AArch64/AArch64ISelLowering.h | 12 + llvm/lib/Target/AArch64/AArch64InstrGISel.td | 16 +- llvm/lib/Target/AArch64/AArch64InstrInfo.cpp | 32 +- llvm/lib/Target/AArch64/AArch64InstrInfo.td | 10 +- llvm/lib/Target/AArch64/AArch64MCInstLower.cpp | 6 + llvm/lib/Target/AArch64/AArch64SVEInstrInfo.td | 26 +- llvm/lib/Target/AArch64/AArch64SchedA64FX.td | 3890 + llvm/lib/Target/AArch64/AArch64Subtarget.cpp | 8 +- .../AArch64/GISel/AArch64InstructionSelector.cpp | 70 +- .../Target/AArch64/GISel/AArch64LegalizerInfo.cpp | 4 +- .../AArch64/GISel/AArch64RegisterBankInfo.cpp | 14 +- llvm/lib/Target/AArch64/SVEIntrinsicOpts.cpp | 50 +- llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp | 6 +- llvm/lib/Target/AMDGPU/AMDGPUInline.cpp | 23 - .../Target/AMDGPU/AMDGPUInstructionSelector.cpp | 8 +- .../Target/AMDGPU/AMDGPUMachineCFGStructurizer.cpp | 6 +- llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp | 60 +- llvm/lib/Target/AMDGPU/AMDGPUSubtarget.cpp | 18 +- .../Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp | 18 +- llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp | 34 +- .../AMDGPU/MCTargetDesc/AMDGPUAsmBackend.cpp | 1 - .../lib/Target/AMDGPU/R600ControlFlowFinalizer.cpp | 7 +- llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp | 2 +- llvm/lib/Target/AMDGPU/SIFoldOperands.cpp | 22 +- llvm/lib/Target/AMDGPU/SIFrameLowering.cpp | 2 +- llvm/lib/Target/AMDGPU/SIISelLowering.cpp | 11 +- llvm/lib/Target/AMDGPU/SIInsertSkips.cpp | 66 +- llvm/lib/Target/AMDGPU/SIInstrInfo.cpp | 104 +- llvm/lib/Target/AMDGPU/SIInstrInfo.td | 195 +- llvm/lib/Target/AMDGPU/SIInstructions.td | 130 +- llvm/lib/Target/AMDGPU/SIMemoryLegalizer.cpp | 146 +- llvm/lib/Target/AMDGPU/SIPeepholeSDWA.cpp | 6 +- llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp | 8 +- llvm/lib/Target/AMDGPU/SISchedule.td | 2 +- llvm/lib/Target/AMDGPU/VOP2Instructions.td | 6 +- llvm/lib/Target/AMDGPU/VOP3Instructions.td | 534 +- llvm/lib/Target/AMDGPU/VOP3PInstructions.td | 66 +- llvm/lib/Target/ARC/ARCTargetMachine.cpp | 4 +- llvm/lib/Target/ARM/ARM.h | 2 + llvm/lib/Target/ARM/ARMBlockPlacement.cpp | 231 + llvm/lib/Target/ARM/ARMCallLowering.cpp | 8 +- llvm/lib/Target/ARM/ARMISelLowering.cpp | 44 +- llvm/lib/Target/ARM/ARMInstrMVE.td | 7 - llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp | 104 +- llvm/lib/Target/ARM/ARMTargetMachine.cpp | 7 +- llvm/lib/Target/ARM/ARMTargetTransformInfo.cpp | 13 + llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp | 1 - llvm/lib/Target/ARM/CMakeLists.txt | 1 + llvm/lib/Target/ARM/MVEGatherScatterLowering.cpp | 1 - llvm/lib/Target/ARM/MVETailPredication.cpp | 22 +- llvm/lib/Target/AVR/AVRTargetMachine.cpp | 2 +- llvm/lib/Target/BPF/BPFISelDAGToDAG.cpp | 2 - llvm/lib/Target/BPF/BPFTargetMachine.cpp | 4 +- llvm/lib/Target/CSKY/CSKYTargetMachine.cpp | 2 +- llvm/lib/Target/CSKY/TargetInfo/CSKYTargetInfo.cpp | 2 +- llvm/lib/Target/Hexagon/HexagonISelLowering.h | 1 + llvm/lib/Target/Hexagon/HexagonISelLoweringHVX.cpp | 113 +- .../Target/Hexagon/HexagonLoopIdiomRecognition.cpp | 1 - llvm/lib/Target/Hexagon/HexagonTargetMachine.cpp | 4 +- .../Hexagon/MCTargetDesc/HexagonMCInstrInfo.cpp | 2 +- .../Hexagon/MCTargetDesc/HexagonShuffler.cpp | 5 +- llvm/lib/Target/Lanai/LanaiTargetMachine.cpp | 4 +- llvm/lib/Target/Mips/MipsInstrInfo.cpp | 2 +- llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp | 11 +- llvm/lib/Target/Mips/MipsRegisterBankInfo.h | 2 +- .../Target/PowerPC/MCTargetDesc/PPCInstPrinter.cpp | 94 +- .../Target/PowerPC/MCTargetDesc/PPCInstPrinter.h | 85 +- .../PowerPC/MCTargetDesc/PPCMCTargetDesc.cpp | 12 +- llvm/lib/Target/PowerPC/PPC.td | 15 + llvm/lib/Target/PowerPC/PPCAsmPrinter.cpp | 2 +- llvm/lib/Target/PowerPC/PPCCCState.cpp | 2 +- llvm/lib/Target/PowerPC/PPCISelDAGToDAG.cpp | 78 + llvm/lib/Target/PowerPC/PPCISelLowering.cpp | 5 +- llvm/lib/Target/PowerPC/PPCInstr64Bit.td | 7 +- llvm/lib/Target/PowerPC/PPCInstrInfo.td | 7 + llvm/lib/Target/PowerPC/PPCMacroFusion.cpp | 4 +- llvm/lib/Target/PowerPC/PPCSubtarget.cpp | 3 + llvm/lib/Target/PowerPC/PPCSubtarget.h | 4 + llvm/lib/Target/PowerPC/PPCTargetMachine.cpp | 7 + llvm/lib/Target/RISCV/AsmParser/CMakeLists.txt | 1 - llvm/lib/Target/RISCV/AsmParser/RISCVAsmParser.cpp | 16 +- llvm/lib/Target/RISCV/CMakeLists.txt | 2 - .../RISCV/Disassembler/RISCVDisassembler.cpp | 2 +- llvm/lib/Target/RISCV/MCTargetDesc/CMakeLists.txt | 3 +- .../Target/RISCV/MCTargetDesc/RISCVAsmBackend.h | 2 +- .../{Utils => MCTargetDesc}/RISCVBaseInfo.cpp | 0 llvm/lib/Target/RISCV/MCTargetDesc/RISCVBaseInfo.h | 411 + .../Target/RISCV/MCTargetDesc/RISCVELFStreamer.cpp | 4 +- .../Target/RISCV/MCTargetDesc/RISCVInstPrinter.cpp | 5 +- .../RISCV/MCTargetDesc/RISCVMCCodeEmitter.cpp | 2 +- .../RISCV/MCTargetDesc/RISCVMCTargetDesc.cpp | 2 +- .../RISCV/{Utils => MCTargetDesc}/RISCVMatInt.cpp | 0 .../RISCV/{Utils => MCTargetDesc}/RISCVMatInt.h | 0 llvm/lib/Target/RISCV/RISCV.h | 2 +- llvm/lib/Target/RISCV/RISCVFrameLowering.cpp | 6 - llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp | 2 +- llvm/lib/Target/RISCV/RISCVISelLowering.cpp | 216 +- llvm/lib/Target/RISCV/RISCVISelLowering.h | 17 + llvm/lib/Target/RISCV/RISCVInstrFormats.td | 18 + llvm/lib/Target/RISCV/RISCVInstrInfo.cpp | 2 +- llvm/lib/Target/RISCV/RISCVInstrInfo.td | 6 +- llvm/lib/Target/RISCV/RISCVInstrInfoV.td | 22 +- llvm/lib/Target/RISCV/RISCVInstrInfoVPseudos.td | 184 +- llvm/lib/Target/RISCV/RISCVInstrInfoVSDPatterns.td | 264 +- llvm/lib/Target/RISCV/RISCVMCInstLower.cpp | 27 +- llvm/lib/Target/RISCV/RISCVRegisterInfo.td | 4 - llvm/lib/Target/RISCV/RISCVSubtarget.h | 2 +- llvm/lib/Target/RISCV/RISCVTargetMachine.cpp | 2 +- llvm/lib/Target/RISCV/RISCVTargetTransformInfo.cpp | 2 +- llvm/lib/Target/RISCV/Utils/CMakeLists.txt | 10 - llvm/lib/Target/RISCV/Utils/RISCVBaseInfo.h | 403 - llvm/lib/Target/Sparc/SparcISelLowering.cpp | 38 +- llvm/lib/Target/Sparc/SparcTargetMachine.cpp | 4 +- .../lib/Target/SystemZ/SystemZMachineScheduler.cpp | 1 + llvm/lib/Target/SystemZ/SystemZScheduleZ13.td | 2 +- llvm/lib/Target/SystemZ/SystemZScheduleZ14.td | 2 +- llvm/lib/Target/SystemZ/SystemZScheduleZ15.td | 2 +- llvm/lib/Target/SystemZ/SystemZScheduleZ196.td | 2 +- llvm/lib/Target/SystemZ/SystemZScheduleZEC12.td | 2 +- llvm/lib/Target/VE/VEInstrIntrinsicVL.td | 31 + llvm/lib/Target/VE/VETargetMachine.cpp | 4 +- .../WebAssembly/AsmParser/WebAssemblyAsmParser.cpp | 3 - .../MCTargetDesc/WebAssemblyInstPrinter.cpp | 91 +- .../MCTargetDesc/WebAssemblyInstPrinter.h | 4 - .../MCTargetDesc/WebAssemblyMCTargetDesc.cpp | 2 - .../MCTargetDesc/WebAssemblyMCTargetDesc.h | 19 +- .../Target/WebAssembly/WebAssemblyAsmPrinter.cpp | 10 - .../Target/WebAssembly/WebAssemblyCFGStackify.cpp | 640 +- .../WebAssembly/WebAssemblyExplicitLocals.cpp | 10 - .../lib/Target/WebAssembly/WebAssemblyFastISel.cpp | 13 - llvm/lib/Target/WebAssembly/WebAssemblyISD.def | 1 + .../Target/WebAssembly/WebAssemblyISelLowering.cpp | 42 +- .../Target/WebAssembly/WebAssemblyInstrControl.td | 43 +- .../Target/WebAssembly/WebAssemblyInstrInfo.cpp | 38 +- .../lib/Target/WebAssembly/WebAssemblyInstrInfo.td | 7 +- llvm/lib/Target/WebAssembly/WebAssemblyInstrRef.td | 3 +- .../WebAssembly/WebAssemblyLateEHPrepare.cpp | 320 +- .../lib/Target/WebAssembly/WebAssemblyPeephole.cpp | 3 - .../Target/WebAssembly/WebAssemblyRegStackify.cpp | 25 +- .../Target/WebAssembly/WebAssemblyRegisterInfo.td | 2 - .../WebAssembly/WebAssemblyTargetMachine.cpp | 3 +- .../Target/WebAssembly/WebAssemblyUtilities.cpp | 14 + llvm/lib/Target/WebAssembly/WebAssemblyUtilities.h | 5 + llvm/lib/Target/X86/X86.td | 3 +- llvm/lib/Target/X86/X86FlagsCopyLowering.cpp | 1 - llvm/lib/Target/X86/X86ISelLowering.cpp | 401 +- llvm/lib/Target/X86/X86ISelLowering.h | 1 + llvm/lib/Target/X86/X86IndirectThunks.cpp | 1 - llvm/lib/Target/X86/X86MCInstLower.cpp | 6 +- llvm/lib/Target/XCore/XCoreTargetMachine.cpp | 4 +- llvm/lib/TextAPI/MachO/InterfaceFile.cpp | 2 - llvm/lib/Transforms/Coroutines/CoroFrame.cpp | 29 +- llvm/lib/Transforms/IPO/ArgumentPromotion.cpp | 4 +- llvm/lib/Transforms/IPO/Attributor.cpp | 2 +- llvm/lib/Transforms/IPO/AttributorAttributes.cpp | 1 - llvm/lib/Transforms/IPO/FunctionAttrs.cpp | 18 + llvm/lib/Transforms/IPO/IROutliner.cpp | 32 +- llvm/lib/Transforms/IPO/Inliner.cpp | 8 +- llvm/lib/Transforms/IPO/OpenMPOpt.cpp | 212 +- llvm/lib/Transforms/IPO/SampleProfile.cpp | 29 +- llvm/lib/Transforms/IPO/ThinLTOBitcodeWriter.cpp | 2 +- llvm/lib/Transforms/IPO/WholeProgramDevirt.cpp | 4 +- .../Transforms/InstCombine/InstCombineAndOrXor.cpp | 8 + .../Transforms/InstCombine/InstCombineCalls.cpp | 4 +- .../Transforms/InstCombine/InstCombineCasts.cpp | 5 +- .../Transforms/InstCombine/InstCombineCompares.cpp | 18 +- .../InstCombine/InstCombineLoadStoreAlloca.cpp | 18 +- .../Transforms/InstCombine/InstCombineSelect.cpp | 6 +- .../InstCombine/InstructionCombining.cpp | 4 +- .../Instrumentation/HWAddressSanitizer.cpp | 6 +- .../Instrumentation/SanitizerCoverage.cpp | 2 +- llvm/lib/Transforms/ObjCARC/ObjCARCContract.cpp | 16 +- llvm/lib/Transforms/ObjCARC/ObjCARCOpts.cpp | 13 +- .../Transforms/Scalar/ConstraintElimination.cpp | 7 +- llvm/lib/Transforms/Scalar/GVNHoist.cpp | 4 +- llvm/lib/Transforms/Scalar/LICM.cpp | 21 +- llvm/lib/Transforms/Scalar/LoopDeletion.cpp | 51 + llvm/lib/Transforms/Scalar/LoopSink.cpp | 2 +- llvm/lib/Transforms/Scalar/LoopStrengthReduce.cpp | 18 +- .../Transforms/Scalar/LowerMatrixIntrinsics.cpp | 16 +- llvm/lib/Transforms/Scalar/MergeICmps.cpp | 5 +- llvm/lib/Transforms/Scalar/NewGVN.cpp | 7 +- .../Transforms/Scalar/RewriteStatepointsForGC.cpp | 8 +- llvm/lib/Transforms/Scalar/SROA.cpp | 2 +- llvm/lib/Transforms/Scalar/SimpleLoopUnswitch.cpp | 4 + llvm/lib/Transforms/Scalar/SimplifyCFGPass.cpp | 19 +- .../lib/Transforms/Scalar/SpeculativeExecution.cpp | 2 +- llvm/lib/Transforms/Utils/BasicBlockUtils.cpp | 235 +- llvm/lib/Transforms/Utils/BreakCriticalEdges.cpp | 18 +- llvm/lib/Transforms/Utils/InlineFunction.cpp | 3 +- llvm/lib/Transforms/Utils/Local.cpp | 52 +- llvm/lib/Transforms/Utils/LoopUnroll.cpp | 105 +- llvm/lib/Transforms/Utils/LoopUtils.cpp | 35 +- llvm/lib/Transforms/Utils/LoopVersioning.cpp | 2 +- .../Transforms/Utils/PromoteMemoryToRegister.cpp | 12 +- .../Transforms/Utils/ScalarEvolutionExpander.cpp | 31 - llvm/lib/Transforms/Utils/SimplifyCFG.cpp | 142 +- .../Utils/UniqueInternalLinkageNames.cpp | 21 +- .../Vectorize/LoopVectorizationLegality.cpp | 20 +- llvm/lib/Transforms/Vectorize/LoopVectorize.cpp | 143 +- llvm/lib/Transforms/Vectorize/SLPVectorizer.cpp | 102 +- llvm/lib/Transforms/Vectorize/VPlan.cpp | 72 +- llvm/lib/Transforms/Vectorize/VPlan.h | 28 +- llvm/lib/Transforms/Vectorize/VPlanPredicator.cpp | 4 +- llvm/lib/Transforms/Vectorize/VPlanSLP.cpp | 4 +- llvm/lib/Transforms/Vectorize/VPlanValue.h | 11 +- llvm/runtimes/CMakeLists.txt | 935 +- llvm/test/Analysis/CostModel/ARM/arith-overflow.ll | 48 +- llvm/test/Analysis/CostModel/ARM/cast.ll | 110 +- .../CostModel/ARM/mve-gather-scatter-cost.ll | 6 +- .../CodeGen/AArch64/GlobalISel/arm64-fallback.ll | 7 - .../CodeGen/AArch64/GlobalISel/inline-memcpy.mir | 4 +- .../GlobalISel/legalize-ext-csedebug-output.mir | 3 - .../GlobalISel/legalize-fp128-fconstant.mir | 22 + .../GlobalISel/legalize-non-pow2-load-store.mir | 4 +- .../AArch64/GlobalISel/regbank-fp-use-def.mir | 46 +- .../CodeGen/AArch64/GlobalISel/select-fcmp.mir | 53 + .../CodeGen/AArch64/GlobalISel/select-fp-casts.mir | 71 +- llvm/test/CodeGen/AArch64/arm64-abi_align.ll | 8 +- llvm/test/CodeGen/AArch64/arm64-fast-isel-call.ll | 15 +- llvm/test/CodeGen/AArch64/arm64-fast-isel-gv.ll | 6 +- .../CodeGen/AArch64/arm64-fast-isel-intrinsic.ll | 4 +- llvm/test/CodeGen/AArch64/arm64-fast-isel.ll | 21 +- .../AArch64/arm64-patchpoint-webkit_jscc.ll | 18 +- llvm/test/CodeGen/AArch64/arm64-windows-calls.ll | 77 + llvm/test/CodeGen/AArch64/cfguard-checks.ll | 16 +- .../AArch64/dag-combine-insert-subvector.ll | 28 + .../CodeGen/AArch64/debug-info-sve-dbg-declare.mir | 16 +- .../CodeGen/AArch64/debug-info-sve-dbg-value.mir | 8 +- llvm/test/CodeGen/AArch64/dllimport.ll | 12 +- llvm/test/CodeGen/AArch64/elf-globals-static.ll | 10 + .../AArch64/framelayout-sve-basepointer.mir | 2 +- .../AArch64/framelayout-sve-calleesaves-fix.mir | 2 +- .../AArch64/framelayout-sve-scavengingslot.mir | 2 +- llvm/test/CodeGen/AArch64/framelayout-sve.mir | 68 +- llvm/test/CodeGen/AArch64/large-stack.ll | 3 +- llvm/test/CodeGen/AArch64/live-debugvalues-sve.mir | 2 +- llvm/test/CodeGen/AArch64/ls64-intrinsics.ll | 92 + llvm/test/CodeGen/AArch64/machine-combiner-madd.ll | 1 + llvm/test/CodeGen/AArch64/mingw-refptr.ll | 14 +- .../AArch64/preferred-function-alignment.ll | 2 +- llvm/test/CodeGen/AArch64/spillfill-sve.mir | 10 +- llvm/test/CodeGen/AArch64/split-vector-insert.ll | 12 +- .../test/CodeGen/AArch64/stack-protector-target.ll | 2 +- llvm/test/CodeGen/AArch64/sve-alloca-stackid.ll | 4 +- llvm/test/CodeGen/AArch64/sve-bit-counting-pred.ll | 141 + .../AArch64/sve-calling-convention-byref.ll | 12 +- llvm/test/CodeGen/AArch64/sve-gep.ll | 3 +- .../AArch64/sve-intrinsic-opts-reinterpret.ll | 56 + .../sve-intrinsics-int-compares-with-imm.ll | 6 +- .../CodeGen/AArch64/sve-intrinsics-loads-nf.ll | 227 +- .../AArch64/sve-ld1-addressing-mode-reg-imm.ll | 6 +- llvm/test/CodeGen/AArch64/sve-localstackalloc.mir | 2 +- .../CodeGen/AArch64/sve-masked-gather-legalize.ll | 106 + ...pred-contiguous-ldst-addressing-mode-reg-imm.ll | 225 +- ...ed-non-temporal-ldst-addressing-mode-reg-imm.ll | 72 +- .../AArch64/sve-st1-addressing-mode-reg-imm.ll | 6 +- llvm/test/CodeGen/AArch64/swifterror.ll | 8 +- llvm/test/CodeGen/AArch64/win-tls.ll | 6 +- llvm/test/CodeGen/AArch64/win_cst_pool.ll | 4 +- llvm/test/CodeGen/AArch64/windows-extern-weak.ll | 2 +- .../CodeGen/AMDGPU/GlobalISel/bool-legalization.ll | 4 + .../AMDGPU/GlobalISel/combine-urem-pow-2.mir | 8 +- .../AMDGPU/GlobalISel/divergent-control-flow.ll | 14 +- llvm/test/CodeGen/AMDGPU/GlobalISel/fdiv.f16.ll | 8 +- llvm/test/CodeGen/AMDGPU/GlobalISel/fdiv.f32.ll | 12 +- .../test/CodeGen/AMDGPU/GlobalISel/flat-scratch.ll | 158 +- llvm/test/CodeGen/AMDGPU/GlobalISel/fmed3.ll | 213 +- .../CodeGen/AMDGPU/GlobalISel/insertelement.ll | 81 +- .../AMDGPU/GlobalISel/inst-select-add.s16.mir | 8 +- .../GlobalISel/inst-select-amdgcn.fmad.ftz.mir | 4 +- .../AMDGPU/GlobalISel/inst-select-amdgcn.fmed3.mir | 32 +- .../GlobalISel/inst-select-amdgcn.fmed3.s16.mir | 4 +- .../AMDGPU/GlobalISel/inst-select-amdgcn.ldexp.mir | 6 +- .../CodeGen/AMDGPU/GlobalISel/inst-select-ashr.mir | 60 +- .../AMDGPU/GlobalISel/inst-select-ashr.s16.mir | 4 +- .../AMDGPU/GlobalISel/inst-select-bswap.mir | 12 +- .../AMDGPU/GlobalISel/inst-select-fadd.s64.mir | 22 +- .../GlobalISel/inst-select-fcanonicalize.mir | 8 +- .../AMDGPU/GlobalISel/inst-select-fma.s32.mir | 24 +- .../AMDGPU/GlobalISel/inst-select-fmad.s32.mir | 40 +- .../AMDGPU/GlobalISel/inst-select-fmaxnum-ieee.mir | 12 +- .../AMDGPU/GlobalISel/inst-select-fmaxnum.mir | 12 +- .../AMDGPU/GlobalISel/inst-select-fminnum-ieee.mir | 12 +- .../AMDGPU/GlobalISel/inst-select-fminnum.mir | 12 +- .../CodeGen/AMDGPU/GlobalISel/inst-select-fmul.mir | 6 +- .../AMDGPU/GlobalISel/inst-select-fract.f64.mir | 4 +- .../CodeGen/AMDGPU/GlobalISel/inst-select-fshr.mir | 4 +- .../CodeGen/AMDGPU/GlobalISel/inst-select-lshr.mir | 60 +- .../AMDGPU/GlobalISel/inst-select-lshr.s16.mir | 4 +- .../CodeGen/AMDGPU/GlobalISel/inst-select-mul.mir | 12 +- .../AMDGPU/GlobalISel/inst-select-pattern-add3.mir | 8 +- .../GlobalISel/inst-select-pattern-and-or.mir | 16 +- .../AMDGPU/GlobalISel/inst-select-pattern-or3.mir | 8 +- .../GlobalISel/inst-select-pattern-smed3.mir | 4 +- .../GlobalISel/inst-select-pattern-smed3.s16.mir | 4 +- .../GlobalISel/inst-select-pattern-umed3.mir | 4 +- .../GlobalISel/inst-select-pattern-umed3.s16.mir | 4 +- .../AMDGPU/GlobalISel/inst-select-pattern-xor3.mir | 8 +- .../AMDGPU/GlobalISel/inst-select-sext-inreg.mir | 20 +- .../CodeGen/AMDGPU/GlobalISel/inst-select-sext.mir | 8 +- .../CodeGen/AMDGPU/GlobalISel/inst-select-shl.mir | 60 +- .../AMDGPU/GlobalISel/inst-select-shl.s16.mir | 4 +- .../inst-select-shuffle-vector.v2s16.mir | 8 +- .../AMDGPU/GlobalISel/inst-select-smulh.mir | 24 +- .../AMDGPU/GlobalISel/inst-select-umulh.mir | 24 +- .../CodeGen/AMDGPU/GlobalISel/inst-select-zext.mir | 4 +- .../GlobalISel/legalize-extract-vector-elt.mir | 252 +- .../GlobalISel/legalize-insert-vector-elt.mir | 126 +- .../AMDGPU/GlobalISel/legalize-load-constant.mir | 5111 - .../AMDGPU/GlobalISel/legalize-load-flat.mir | 4359 - .../AMDGPU/GlobalISel/llvm.amdgcn.div.fmas.ll | 44 +- .../AMDGPU/GlobalISel/llvm.amdgcn.div.scale.ll | 111 +- .../AMDGPU/GlobalISel/llvm.amdgcn.end.cf.i32.ll | 2 + .../AMDGPU/GlobalISel/llvm.amdgcn.end.cf.i64.ll | 2 + .../AMDGPU/GlobalISel/llvm.amdgcn.if.break.i32.ll | 1 + .../AMDGPU/GlobalISel/llvm.amdgcn.if.break.i64.ll | 1 + .../AMDGPU/GlobalISel/llvm.amdgcn.is.private.ll | 11 +- .../AMDGPU/GlobalISel/llvm.amdgcn.is.shared.ll | 11 +- .../GlobalISel/llvm.amdgcn.raw.buffer.load.ll | 4 +- .../GlobalISel/llvm.amdgcn.struct.buffer.load.ll | 8 +- .../AMDGPU/GlobalISel/llvm.amdgcn.trig.preop.ll | 4 + llvm/test/CodeGen/AMDGPU/GlobalISel/localizer.ll | 20 + .../test/CodeGen/AMDGPU/GlobalISel/mubuf-global.ll | 64 +- .../CodeGen/AMDGPU/GlobalISel/non-entry-alloca.ll | 6 +- .../regbankselect-amdgcn.s.buffer.load.ll | 48 +- .../AMDGPU/GlobalISel/regbankselect-load.mir | 36 +- llvm/test/CodeGen/AMDGPU/accvgpr-copy.mir | 430 +- llvm/test/CodeGen/AMDGPU/amdgcn-ieee.ll | 24 +- llvm/test/CodeGen/AMDGPU/amdgpu-inline.ll | 4 +- .../branch-relaxation-gfx10-branch-offset-bug.ll | 1 - llvm/test/CodeGen/AMDGPU/branch-relaxation.ll | 2 +- llvm/test/CodeGen/AMDGPU/byval-frame-setup.ll | 4 +- llvm/test/CodeGen/AMDGPU/call-argument-types.ll | 5 - llvm/test/CodeGen/AMDGPU/callee-frame-setup.ll | 6 +- .../CodeGen/AMDGPU/callee-special-input-vgprs.ll | 20 +- llvm/test/CodeGen/AMDGPU/cc-update.ll | 25 +- .../CodeGen/AMDGPU/cgp-addressing-modes-gfx908.ll | 4 +- llvm/test/CodeGen/AMDGPU/cgp-addressing-modes.ll | 6 +- llvm/test/CodeGen/AMDGPU/chain-hi-to-lo.ll | 21 +- .../CodeGen/AMDGPU/clamp-omod-special-case.mir | 12 +- ...coalescer-subranges-another-copymi-not-live.mir | 2 +- .../coalescer-subranges-another-prune-error.mir | 2 +- .../AMDGPU/coalescer-subregjoin-fullcopy.mir | 10 +- .../coalescer-with-subregs-bad-identical.mir | 16 +- llvm/test/CodeGen/AMDGPU/commute_modifiers.ll | 12 +- .../CodeGen/AMDGPU/constant-fold-imm-immreg.mir | 10 +- llvm/test/CodeGen/AMDGPU/copy-illegal-type.ll | 12 +- .../CodeGen/AMDGPU/couldnt-join-subrange-3.mir | 16 +- .../CodeGen/AMDGPU/debug-value-scheduler-crash.mir | 12 +- llvm/test/CodeGen/AMDGPU/ds-sub-offset.ll | 4 + llvm/test/CodeGen/AMDGPU/ds_write2.ll | 79 +- llvm/test/CodeGen/AMDGPU/ds_write2st64.ll | 14 +- llvm/test/CodeGen/AMDGPU/early-term.mir | 268 + .../AMDGPU/expand-scalar-carry-out-select-user.ll | 6 + llvm/test/CodeGen/AMDGPU/extload-private.ll | 2 +- llvm/test/CodeGen/AMDGPU/extractelt-to-trunc.ll | 12 +- llvm/test/CodeGen/AMDGPU/fadd-fma-fmul-combine.ll | 16 + llvm/test/CodeGen/AMDGPU/fdiv-nofpexcept.ll | 36 +- llvm/test/CodeGen/AMDGPU/flat-address-space.ll | 13 +- llvm/test/CodeGen/AMDGPU/flat-scratch.ll | 468 +- llvm/test/CodeGen/AMDGPU/fma-combine.ll | 90 +- llvm/test/CodeGen/AMDGPU/fmax3.f64.ll | 2 +- llvm/test/CodeGen/AMDGPU/fneg-combines.ll | 38 +- .../CodeGen/AMDGPU/fold-immediate-output-mods.mir | 16 +- llvm/test/CodeGen/AMDGPU/fold-vgpr-copy.mir | 2 +- llvm/test/CodeGen/AMDGPU/fold_16bit_imm.mir | 2 +- .../test/CodeGen/AMDGPU/frame-index-elimination.ll | 10 +- llvm/test/CodeGen/AMDGPU/frem.ll | 6 +- llvm/test/CodeGen/AMDGPU/function-args.ll | 8 +- .../CodeGen/AMDGPU/gfx-callable-argument-types.ll | 48 +- llvm/test/CodeGen/AMDGPU/hazard-pass-ordering.mir | 2 +- llvm/test/CodeGen/AMDGPU/image-load-d16-tfe.ll | 45 + llvm/test/CodeGen/AMDGPU/imm16.ll | 3 + llvm/test/CodeGen/AMDGPU/infinite-loop.ll | 5 + llvm/test/CodeGen/AMDGPU/inline-asm.ll | 1 + .../test/CodeGen/AMDGPU/insert_vector_elt.v2i16.ll | 12 +- llvm/test/CodeGen/AMDGPU/inserted-wait-states.mir | 10 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.cvt.pkrtz.ll | 115 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.div.fmas.ll | 6 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.fma.legacy.ll | 4 + llvm/test/CodeGen/AMDGPU/llvm.maxnum.f16.ll | 24 +- llvm/test/CodeGen/AMDGPU/llvm.minnum.f16.ll | 24 +- llvm/test/CodeGen/AMDGPU/load-hi16.ll | 44 +- llvm/test/CodeGen/AMDGPU/load-lo16.ll | 152 +- .../AMDGPU/local-stack-alloc-block-sp-reference.ll | 50 +- llvm/test/CodeGen/AMDGPU/mad-combine.ll | 110 +- llvm/test/CodeGen/AMDGPU/mad-mix-hi.ll | 2 +- llvm/test/CodeGen/AMDGPU/madak.ll | 2 +- llvm/test/CodeGen/AMDGPU/madmk.ll | 10 +- llvm/test/CodeGen/AMDGPU/mai-hazards.mir | 166 +- .../AMDGPU/memory-legalizer-atomic-insert-end.mir | 2 +- .../AMDGPU/memory-legalizer-flat-volatile.ll | 396 + .../AMDGPU/memory-legalizer-global-volatile.ll | 458 + .../AMDGPU/memory-legalizer-local-volatile.ll | 440 + .../AMDGPU/memory-legalizer-private-volatile.ll | 404 + llvm/test/CodeGen/AMDGPU/memory_clause.ll | 278 + llvm/test/CodeGen/AMDGPU/merge-load-store-vreg.mir | 4 +- llvm/test/CodeGen/AMDGPU/mul24-pass-ordering.ll | 2 + llvm/test/CodeGen/AMDGPU/multilevel-break.ll | 2 +- llvm/test/CodeGen/AMDGPU/nested-loop-conditions.ll | 1 + llvm/test/CodeGen/AMDGPU/non-entry-alloca.ll | 20 +- .../AMDGPU/pei-build-spill-partial-agpr.mir | 176 +- llvm/test/CodeGen/AMDGPU/pei-build-spill.mir | 1848 +- .../CodeGen/AMDGPU/power-sched-no-instr-sunit.mir | 4 +- .../CodeGen/AMDGPU/private-access-no-objects.ll | 4 +- .../AMDGPU/promote-constOffset-to-imm-gfx10.mir | 8 +- .../CodeGen/AMDGPU/promote-constOffset-to-imm.mir | 8 +- llvm/test/CodeGen/AMDGPU/r600-legalize-umax-bug.ll | 23 +- llvm/test/CodeGen/AMDGPU/regbank-reassign.mir | 8 +- .../CodeGen/AMDGPU/regcoal-subrange-join-seg.mir | 4 +- llvm/test/CodeGen/AMDGPU/regcoalesce-dbg.mir | 2 +- ...coalescing-remove-partial-redundancy-assert.mir | 6 +- .../CodeGen/AMDGPU/rename-independent-subregs.mir | 2 +- llvm/test/CodeGen/AMDGPU/rsq.ll | 2 +- .../CodeGen/AMDGPU/s_add_co_pseudo_lowering.mir | 14 +- .../sched-assert-onlydbg-value-empty-region.mir | 6 +- llvm/test/CodeGen/AMDGPU/sched-crash-dbg-value.mir | 34 +- ...d-handleMoveUp-subreg-def-across-subreg-def.mir | 12 +- llvm/test/CodeGen/AMDGPU/sched-prefer-non-mfma.mir | 4 +- llvm/test/CodeGen/AMDGPU/schedule-barrier.mir | 8 +- .../CodeGen/AMDGPU/sdwa-peephole-instr-gfx10.mir | 24 +- llvm/test/CodeGen/AMDGPU/sdwa-peephole-instr.mir | 26 +- llvm/test/CodeGen/AMDGPU/sdwa-preserve.mir | 2 +- llvm/test/CodeGen/AMDGPU/sdwa-scalar-ops.mir | 8 +- llvm/test/CodeGen/AMDGPU/select.f16.ll | 122 +- llvm/test/CodeGen/AMDGPU/setcc.ll | 16 +- llvm/test/CodeGen/AMDGPU/shl.ll | 8 +- .../test/CodeGen/AMDGPU/shrink-add-sub-constant.ll | 82 +- llvm/test/CodeGen/AMDGPU/shrink-vop3-carry-out.mir | 12 +- llvm/test/CodeGen/AMDGPU/si-annotate-cf.ll | 2 + llvm/test/CodeGen/AMDGPU/sign_extend.ll | 38 +- .../CodeGen/AMDGPU/smem-no-clause-coalesced.mir | 4 +- .../CodeGen/AMDGPU/spill-agpr-partially-undef.mir | 12 +- llvm/test/CodeGen/AMDGPU/spill-agpr.mir | 316 +- llvm/test/CodeGen/AMDGPU/stack-realign-kernel.ll | 6 + llvm/test/CodeGen/AMDGPU/stack-realign.ll | 5 +- .../AMDGPU/stale-livevar-in-twoaddr-pass.mir | 2 +- llvm/test/CodeGen/AMDGPU/store-hi16.ll | 7 + llvm/test/CodeGen/AMDGPU/sub.v2i16.ll | 96 +- .../CodeGen/AMDGPU/subreg-split-live-in-error.mir | 18 +- llvm/test/CodeGen/AMDGPU/twoaddr-mad.mir | 2 +- .../CodeGen/AMDGPU/undefined-subreg-liverange.ll | 8 +- .../test/CodeGen/AMDGPU/use-sgpr-multiple-times.ll | 4 + llvm/test/CodeGen/AMDGPU/v_mac.ll | 2 +- llvm/test/CodeGen/AMDGPU/v_madak_f16.ll | 23 +- llvm/test/CodeGen/AMDGPU/v_swap_b32.mir | 4 +- llvm/test/CodeGen/AMDGPU/vcmpx-permlane-hazard.mir | 24 +- llvm/test/CodeGen/AMDGPU/vector-extract-insert.ll | 4 +- llvm/test/CodeGen/AMDGPU/waitcnt.mir | 8 +- .../GlobalISel/irtranslator-varargs-lowering.ll | 21 + llvm/test/CodeGen/ARM/O3-pipeline.ll | 3 + llvm/test/CodeGen/ARM/fast-isel-call.ll | 72 +- llvm/test/CodeGen/ARM/fast-isel-intrinsic.ll | 14 +- .../ARM/fast-isel-ldr-str-thumb-neg-index.ll | 18 +- llvm/test/CodeGen/ARM/fast-isel-ldrh-strh-arm.ll | 38 +- llvm/test/CodeGen/ARM/fast-isel-select.ll | 46 +- llvm/test/CodeGen/ARM/fast-isel-vararg.ll | 6 +- llvm/test/CodeGen/ARM/fast-isel.ll | 19 +- llvm/test/CodeGen/ARM/speculation-hardening-sls.ll | 12 +- llvm/test/CodeGen/ARM/swifterror.ll | 6 +- llvm/test/CodeGen/Hexagon/autohvx/widen-setcc.ll | 21 + .../MIR/X86/expected-align-in-memory-operand.mir | 4 +- ...ted-alignment-after-align-in-memory-operand.mir | 4 +- .../expected-positive-alignment-after-align.mir | 4 +- llvm/test/CodeGen/MIR/X86/memory-operands.mir | 36 +- llvm/test/CodeGen/Mips/Fast-ISel/callabi.ll | 74 +- llvm/test/CodeGen/Mips/Fast-ISel/fastalloca.ll | 2 +- llvm/test/CodeGen/Mips/Fast-ISel/fpcmpa.ll | 100 +- llvm/test/CodeGen/Mips/Fast-ISel/icmpa.ll | 32 +- llvm/test/CodeGen/Mips/Fast-ISel/logopm.ll | 18 +- llvm/test/CodeGen/Mips/Fast-ISel/overflt.ll | 4 +- llvm/test/CodeGen/Mips/Fast-ISel/shftopm.ll | 12 +- llvm/test/CodeGen/Mips/Fast-ISel/simplestore.ll | 6 +- llvm/test/CodeGen/Mips/Fast-ISel/simplestorei.ll | 10 +- .../store_split_because_of_memsize_or_align.mir | 28 +- .../CodeGen/Mips/GlobalISel/regbankselect/load.mir | 2 +- .../regbankselect/long_ambiguous_chain_s32.mir | 18 +- .../regbankselect/long_ambiguous_chain_s64.mir | 18 +- .../Mips/GlobalISel/regbankselect/store.mir | 2 +- .../CodeGen/Mips/emergency-spill-slot-near-fp.ll | 3 + llvm/test/CodeGen/NVPTX/f16-instructions.ll | 4 +- llvm/test/CodeGen/NVPTX/fast-math.ll | 6 +- llvm/test/CodeGen/NVPTX/sqrt-approx.ll | 16 +- llvm/test/CodeGen/PowerPC/aix-cc-abi.ll | 52 +- llvm/test/CodeGen/PowerPC/aix-lower-jump-table.ll | 4 +- llvm/test/CodeGen/PowerPC/aix32-cc-abi-vaarg.ll | 4 +- llvm/test/CodeGen/PowerPC/aix64-cc-abi-vaarg.ll | 4 +- llvm/test/CodeGen/PowerPC/elf-common.ll | 6 +- llvm/test/CodeGen/PowerPC/fast-isel-load-store.ll | 54 +- llvm/test/CodeGen/PowerPC/fold_swtest_br.ll | 204 + llvm/test/CodeGen/PowerPC/legalize-invert-br_cc.ll | 33 + llvm/test/CodeGen/PowerPC/lower-massv.ll | 2 +- llvm/test/CodeGen/PowerPC/mcm-1.ll | 8 +- llvm/test/CodeGen/PowerPC/mcm-13.ll | 4 +- llvm/test/CodeGen/PowerPC/mcm-2.ll | 8 +- llvm/test/CodeGen/PowerPC/mcm-3.ll | 8 +- llvm/test/CodeGen/PowerPC/mcm-6.ll | 4 +- llvm/test/CodeGen/PowerPC/mcm-9.ll | 4 +- llvm/test/CodeGen/PowerPC/mcm-default.ll | 4 +- llvm/test/CodeGen/PowerPC/popcnt-zext.ll | 4 +- llvm/test/CodeGen/PowerPC/ppc32-pic.ll | 6 +- llvm/test/CodeGen/PowerPC/spe.ll | 2043 +- llvm/test/CodeGen/PowerPC/srem-lkk.ll | 4 +- llvm/test/CodeGen/PowerPC/srem-vector-lkk.ll | 8 +- llvm/test/CodeGen/PowerPC/testComparesigeuc.ll | 6 +- llvm/test/CodeGen/PowerPC/testComparesigeui.ll | 6 +- llvm/test/CodeGen/PowerPC/testComparesigeull.ll | 6 +- llvm/test/CodeGen/PowerPC/testComparesigeus.ll | 6 +- llvm/test/CodeGen/PowerPC/testComparesileuc.ll | 6 +- llvm/test/CodeGen/PowerPC/testComparesileui.ll | 6 +- llvm/test/CodeGen/PowerPC/testComparesileull.ll | 6 +- llvm/test/CodeGen/PowerPC/testComparesileus.ll | 6 +- llvm/test/CodeGen/PowerPC/testComparesiltsc.ll | 6 +- llvm/test/CodeGen/PowerPC/testComparesiltsi.ll | 6 +- llvm/test/CodeGen/PowerPC/testComparesiltsll.ll | 6 +- llvm/test/CodeGen/PowerPC/testComparesiltss.ll | 6 +- llvm/test/CodeGen/PowerPC/testComparesiltuc.ll | 6 +- llvm/test/CodeGen/PowerPC/testComparesiltui.ll | 6 +- llvm/test/CodeGen/PowerPC/testComparesiltus.ll | 6 +- llvm/test/CodeGen/PowerPC/testComparesllgeuc.ll | 6 +- llvm/test/CodeGen/PowerPC/testComparesllgeui.ll | 6 +- llvm/test/CodeGen/PowerPC/testComparesllgeull.ll | 6 +- llvm/test/CodeGen/PowerPC/testComparesllgeus.ll | 6 +- llvm/test/CodeGen/PowerPC/testComparesllleuc.ll | 6 +- llvm/test/CodeGen/PowerPC/testComparesllleui.ll | 6 +- llvm/test/CodeGen/PowerPC/testComparesllleull.ll | 6 +- llvm/test/CodeGen/PowerPC/testComparesllleus.ll | 6 +- llvm/test/CodeGen/PowerPC/testComparesllltsll.ll | 6 +- llvm/test/CodeGen/PowerPC/testComparesllltuc.ll | 6 +- llvm/test/CodeGen/PowerPC/testComparesllltus.ll | 6 +- llvm/test/CodeGen/PowerPC/urem-lkk.ll | 4 +- llvm/test/CodeGen/PowerPC/vec_splat.ll | 4 +- .../CodeGen/PowerPC/vector-popcnt-128-ult-ugt.ll | 10 +- llvm/test/CodeGen/PowerPC/vmladduhm.ll | 4 +- llvm/test/CodeGen/PowerPC/vsx.ll | 40 +- llvm/test/CodeGen/RISCV/callee-saved-fpr32s.ll | 12 +- llvm/test/CodeGen/RISCV/callee-saved-fpr64s.ll | 8 +- llvm/test/CodeGen/RISCV/callee-saved-gprs.ll | 8 +- .../RISCV/calling-conv-ilp32-ilp32f-common.ll | 12 +- .../calling-conv-ilp32-ilp32f-ilp32d-common.ll | 44 +- llvm/test/CodeGen/RISCV/calling-conv-ilp32.ll | 12 +- llvm/test/CodeGen/RISCV/calling-conv-ilp32d.ll | 12 +- .../RISCV/calling-conv-ilp32f-ilp32d-common.ll | 10 +- .../RISCV/calling-conv-lp64-lp64f-common.ll | 4 +- .../RISCV/calling-conv-lp64-lp64f-lp64d-common.ll | 22 +- llvm/test/CodeGen/RISCV/calling-conv-lp64.ll | 12 +- .../test/CodeGen/RISCV/calling-conv-rv32f-ilp32.ll | 4 +- llvm/test/CodeGen/RISCV/copysign-casts.ll | 8 +- llvm/test/CodeGen/RISCV/double-br-fcmp.ll | 89 +- llvm/test/CodeGen/RISCV/double-fcmp.ll | 48 +- llvm/test/CodeGen/RISCV/double-select-fcmp.ll | 90 +- llvm/test/CodeGen/RISCV/float-br-fcmp.ll | 87 +- llvm/test/CodeGen/RISCV/float-fcmp.ll | 46 +- llvm/test/CodeGen/RISCV/float-select-fcmp.ll | 82 +- llvm/test/CodeGen/RISCV/frame-info.ll | 10 +- .../CodeGen/RISCV/half-bitmanip-dagcombines.ll | 5 +- llvm/test/CodeGen/RISCV/half-br-fcmp.ll | 79 +- llvm/test/CodeGen/RISCV/half-fcmp.ll | 38 +- llvm/test/CodeGen/RISCV/half-select-fcmp.ll | 78 +- llvm/test/CodeGen/RISCV/mul.ll | 414 +- llvm/test/CodeGen/RISCV/rv32Zbt.ll | 100 +- llvm/test/CodeGen/RISCV/rv64Zbp.ll | 200 +- llvm/test/CodeGen/RISCV/rv64Zbt.ll | 88 +- llvm/test/CodeGen/RISCV/rvv/rvv-vscale.i32.ll | 54 + llvm/test/CodeGen/RISCV/rvv/rvv-vscale.i64.ll | 54 + llvm/test/CodeGen/RISCV/rvv/setcc-fp-rv32.ll | 2700 + llvm/test/CodeGen/RISCV/rvv/setcc-fp-rv64.ll | 2700 + llvm/test/CodeGen/RISCV/rvv/setcc-integer-rv32.ll | 3128 + llvm/test/CodeGen/RISCV/rvv/setcc-integer-rv64.ll | 2981 + llvm/test/CodeGen/RISCV/rvv/vadd-sdnode-rv32.ll | 17 + llvm/test/CodeGen/RISCV/rvv/vcompress-rv32.ll | 324 +- llvm/test/CodeGen/RISCV/rvv/vcompress-rv64.ll | 296 +- llvm/test/CodeGen/RISCV/rvv/vdiv-sdnode-rv32.ll | 24 + llvm/test/CodeGen/RISCV/rvv/vdivu-sdnode-rv32.ll | 24 + llvm/test/CodeGen/RISCV/rvv/vfadd-rv32.ll | 797 +- llvm/test/CodeGen/RISCV/rvv/vfadd-sdnode-rv32.ll | 380 + llvm/test/CodeGen/RISCV/rvv/vfadd-sdnode-rv64.ll | 380 + llvm/test/CodeGen/RISCV/rvv/vfclass-rv32.ll | 512 + llvm/test/CodeGen/RISCV/rvv/vfclass-rv64.ll | 698 + llvm/test/CodeGen/RISCV/rvv/vfdiv-rv32.ll | 972 +- llvm/test/CodeGen/RISCV/rvv/vfdiv-sdnode-rv32.ll | 380 + llvm/test/CodeGen/RISCV/rvv/vfdiv-sdnode-rv64.ll | 380 + llvm/test/CodeGen/RISCV/rvv/vfmacc-rv32.ll | 312 +- llvm/test/CodeGen/RISCV/rvv/vfmadd-rv32.ll | 312 +- llvm/test/CodeGen/RISCV/rvv/vfmax-rv32.ll | 796 +- llvm/test/CodeGen/RISCV/rvv/vfmerge-rv32.ll | 372 +- llvm/test/CodeGen/RISCV/rvv/vfmerge-rv64.ll | 210 + llvm/test/CodeGen/RISCV/rvv/vfmin-rv32.ll | 796 +- llvm/test/CodeGen/RISCV/rvv/vfmsac-rv32.ll | 312 +- llvm/test/CodeGen/RISCV/rvv/vfmsub-rv32.ll | 312 +- llvm/test/CodeGen/RISCV/rvv/vfmul-rv32.ll | 972 +- llvm/test/CodeGen/RISCV/rvv/vfmul-sdnode-rv32.ll | 380 + llvm/test/CodeGen/RISCV/rvv/vfmul-sdnode-rv64.ll | 380 + llvm/test/CodeGen/RISCV/rvv/vfmv.v.f-rv32.ll | 86 +- llvm/test/CodeGen/RISCV/rvv/vfmv.v.f-rv64.ll | 86 +- llvm/test/CodeGen/RISCV/rvv/vfnmacc-rv32.ll | 312 +- llvm/test/CodeGen/RISCV/rvv/vfnmadd-rv32.ll | 312 +- llvm/test/CodeGen/RISCV/rvv/vfnmsac-rv32.ll | 312 +- llvm/test/CodeGen/RISCV/rvv/vfnmsub-rv32.ll | 312 +- llvm/test/CodeGen/RISCV/rvv/vfrdiv-rv32.ll | 467 +- llvm/test/CodeGen/RISCV/rvv/vfredmax-rv32.ll | 419 +- llvm/test/CodeGen/RISCV/rvv/vfredmin-rv32.ll | 419 +- llvm/test/CodeGen/RISCV/rvv/vfredosum-rv32.ll | 419 +- llvm/test/CodeGen/RISCV/rvv/vfredsum-rv32.ll | 419 +- llvm/test/CodeGen/RISCV/rvv/vfrsub-rv32.ll | 424 +- llvm/test/CodeGen/RISCV/rvv/vfsgnj-rv32.ll | 972 +- llvm/test/CodeGen/RISCV/rvv/vfsgnjn-rv32.ll | 972 +- llvm/test/CodeGen/RISCV/rvv/vfsgnjx-rv32.ll | 972 +- llvm/test/CodeGen/RISCV/rvv/vfslide1down-rv32.ll | 220 +- llvm/test/CodeGen/RISCV/rvv/vfslide1up-rv32.ll | 224 +- llvm/test/CodeGen/RISCV/rvv/vfsqrt-rv32.ll | 312 +- llvm/test/CodeGen/RISCV/rvv/vfsub-rv32.ll | 797 +- llvm/test/CodeGen/RISCV/rvv/vfsub-sdnode-rv32.ll | 380 + llvm/test/CodeGen/RISCV/rvv/vfsub-sdnode-rv64.ll | 380 + llvm/test/CodeGen/RISCV/rvv/vfwmacc-rv32.ll | 388 +- llvm/test/CodeGen/RISCV/rvv/vfwmsac-rv32.ll | 388 +- llvm/test/CodeGen/RISCV/rvv/vfwnmacc-rv32.ll | 519 +- llvm/test/CodeGen/RISCV/rvv/vfwnmsac-rv32.ll | 388 +- llvm/test/CodeGen/RISCV/rvv/vselect-fp-rv32.ll | 379 + llvm/test/CodeGen/RISCV/rvv/vselect-fp-rv64.ll | 379 + llvm/test/CodeGen/RISCV/rvv/vselect-int-rv32.ll | 783 + llvm/test/CodeGen/RISCV/rvv/vselect-int-rv64.ll | 755 + llvm/test/CodeGen/RISCV/rvv/vshl-sdnode-rv32.ll | 286 +- llvm/test/CodeGen/RISCV/rvv/vshl-sdnode-rv64.ll | 286 +- llvm/test/CodeGen/RISCV/rvv/vslidedown-rv32.ll | 1008 +- llvm/test/CodeGen/RISCV/rvv/vslideup-rv32.ll | 1008 +- llvm/test/CodeGen/RISCV/rvv/vsplats-fp.ll | 109 + llvm/test/CodeGen/RISCV/rvv/vsra-sdnode-rv32.ll | 286 +- llvm/test/CodeGen/RISCV/rvv/vsra-sdnode-rv64.ll | 286 +- llvm/test/CodeGen/RISCV/rvv/vsrl-sdnode-rv32.ll | 286 +- llvm/test/CodeGen/RISCV/rvv/vsrl-sdnode-rv64.ll | 286 +- llvm/test/CodeGen/RISCV/srem-lkk.ll | 22 +- llvm/test/CodeGen/RISCV/srem-vector-lkk.ll | 98 +- ...tack-realignment-with-variable-sized-objects.ll | 53 +- llvm/test/CodeGen/RISCV/stack-realignment.ll | 366 +- llvm/test/CodeGen/RISCV/vararg.ll | 40 +- llvm/test/CodeGen/SPARC/fp128-split.ll | 55 + llvm/test/CodeGen/SystemZ/misched-cutoff.ll | 51 + .../CodeGen/Thumb2/LowOverheadLoops/constbound.ll | 210 + .../Thumb2/LowOverheadLoops/tp-multiple-vpst.ll | 44 +- llvm/test/CodeGen/Thumb2/block-placement.mir | 443 + llvm/test/CodeGen/Thumb2/mve-pred-ext.ll | 12 +- llvm/test/CodeGen/Thumb2/mve-shuffleext.ll | 267 + llvm/test/CodeGen/Thumb2/mve-vcvt.ll | 51 + llvm/test/CodeGen/Thumb2/mve-vmovnstore.ll | 52 + llvm/test/CodeGen/Thumb2/mve-vmull-loop.ll | 41 +- llvm/test/CodeGen/Thumb2/mve-vqdmulh.ll | 81 +- llvm/test/CodeGen/Thumb2/mve-vst2.ll | 23 +- llvm/test/CodeGen/VE/VELIntrinsics/extract.ll | 33 + llvm/test/CodeGen/VE/VELIntrinsics/insert.ll | 32 + llvm/test/CodeGen/VE/VELIntrinsics/vand.ll | 4 +- llvm/test/CodeGen/VE/VELIntrinsics/vld.ll | 130 +- llvm/test/CodeGen/VE/VELIntrinsics/vmrg.ll | 35 + llvm/test/CodeGen/VE/VELIntrinsics/vmv.ll | 91 +- llvm/test/CodeGen/WebAssembly/cfg-stackify-eh.ll | 118 +- llvm/test/CodeGen/WebAssembly/comparisons-f32.ll | 28 +- llvm/test/CodeGen/WebAssembly/comparisons-f64.ll | 28 +- llvm/test/CodeGen/WebAssembly/eh-labels.mir | 47 - llvm/test/CodeGen/WebAssembly/eh-lsda.ll | 1 + llvm/test/CodeGen/WebAssembly/exception.ll | 96 +- llvm/test/CodeGen/WebAssembly/exception.mir | 73 + llvm/test/CodeGen/WebAssembly/reg-argument.mir | 19 +- llvm/test/CodeGen/WebAssembly/reg-copy.mir | 19 +- llvm/test/CodeGen/WebAssembly/simd-comparisons.ll | 68 +- llvm/test/CodeGen/WebAssembly/wasmehprepare.ll | 4 +- llvm/test/CodeGen/X86/AMX/amx-spill-merge.ll | 133 + llvm/test/CodeGen/X86/atomic-unordered.ll | 21 +- llvm/test/CodeGen/X86/atomic64.ll | 4 +- llvm/test/CodeGen/X86/avoid-sfb-offset.mir | 6 +- llvm/test/CodeGen/X86/avx512-mask-zext-bugfix.ll | 2 +- llvm/test/CodeGen/X86/avx512-trunc.ll | 20 +- llvm/test/CodeGen/X86/bmi-intrinsics-fast-isel.ll | 4 +- llvm/test/CodeGen/X86/bug47278.mir | 8 +- llvm/test/CodeGen/X86/call-rv-marker.ll | 175 + llvm/test/CodeGen/X86/combine-umin.ll | 36 +- llvm/test/CodeGen/X86/crash-O0.ll | 13 +- llvm/test/CodeGen/X86/fast-isel-call-cleanup.ll | 2 +- llvm/test/CodeGen/X86/fast-isel-constant.ll | 24 - llvm/test/CodeGen/X86/fast-isel-mem.ll | 16 +- llvm/test/CodeGen/X86/fast-isel-prolog-dbgloc.ll | 74 + llvm/test/CodeGen/X86/fast-isel-select.ll | 8 +- llvm/test/CodeGen/X86/fptosi-sat-scalar.ll | 499 +- llvm/test/CodeGen/X86/fptoui-sat-scalar.ll | 445 +- llvm/test/CodeGen/X86/haddsub-2.ll | 36 +- llvm/test/CodeGen/X86/haddsub-4.ll | 32 + llvm/test/CodeGen/X86/haddsub-shuf.ll | 46 +- llvm/test/CodeGen/X86/haddsub-undef.ll | 41 +- llvm/test/CodeGen/X86/horizontal-shuffle-2.ll | 266 +- llvm/test/CodeGen/X86/horizontal-shuffle-3.ll | 114 + llvm/test/CodeGen/X86/horizontal-sum.ll | 1280 + llvm/test/CodeGen/X86/inreg.ll | 4 +- llvm/test/CodeGen/X86/known-bits-vector.ll | 12 +- llvm/test/CodeGen/X86/lvi-hardening-loads.ll | 2 +- llvm/test/CodeGen/X86/lzcnt-cmp.ll | 192 +- llvm/test/CodeGen/X86/membarrier.ll | 2 +- llvm/test/CodeGen/X86/memcpy-inline-fsrm.ll | 1 + llvm/test/CodeGen/X86/non-value-mem-operand.mir | 6 +- llvm/test/CodeGen/X86/pr32241.ll | 10 +- llvm/test/CodeGen/X86/pr32256.ll | 4 +- llvm/test/CodeGen/X86/pr32284.ll | 16 +- llvm/test/CodeGen/X86/pr32340.ll | 52 +- llvm/test/CodeGen/X86/pr32345.ll | 8 +- llvm/test/CodeGen/X86/pr32484.ll | 2 +- llvm/test/CodeGen/X86/pr44749.ll | 2 - llvm/test/CodeGen/X86/pr48727.ll | 51 + llvm/test/CodeGen/X86/psubus.ll | 510 +- llvm/test/CodeGen/X86/sdiv_fix_sat.ll | 20 +- llvm/test/CodeGen/X86/select-prof-codegen.ll | 6 +- llvm/test/CodeGen/X86/sink-local-value.ll | 2 +- llvm/test/CodeGen/X86/sqrt-fastmath-mir.ll | 36 +- llvm/test/CodeGen/X86/sqrt-fastmath.ll | 8 +- llvm/test/CodeGen/X86/sse-intrinsics-fast-isel.ll | 16 +- llvm/test/CodeGen/X86/statepoint-fixup-call.mir | 4 +- .../CodeGen/X86/statepoint-fixup-copy-prop-neg.mir | 6 +- llvm/test/CodeGen/X86/udiv_fix_sat.ll | 2 +- .../X86/vector-constrained-fp-intrinsics.ll | 766 +- llvm/test/CodeGen/X86/vector-pack-128.ll | 4 +- llvm/test/CodeGen/X86/vector-pack-256.ll | 66 +- llvm/test/CodeGen/X86/vector-trunc.ll | 8 +- llvm/test/CodeGen/X86/volatile.ll | 38 +- llvm/test/CodeGen/lit.local.cfg | 7 + llvm/test/DebugInfo/COFF/lines-bb-start.ll | 1 - llvm/test/DebugInfo/Mips/delay-slot.ll | 3 +- llvm/test/DebugInfo/X86/LLVM_implicit_pointer.ll | 87 + llvm/test/DebugInfo/X86/fission-ranges.ll | 24 +- llvm/test/DebugInfo/X86/prologue-stack.ll | 2 +- .../DebugInfo/llvm-symbolizer-bbsections-test.s | 595 + llvm/test/FileCheck/numeric-expression.txt | 10 +- llvm/test/LTO/X86/objc-arc-contract.ll | 13 + llvm/test/LTO/X86/tli-nobuiltin.ll | 31 + llvm/test/MC/AArch64/armv8.7a-ls64.s | 4 +- llvm/test/MC/AArch64/armv8.7a-xs.s | 6 +- llvm/test/MC/AArch64/lit.local.cfg | 8 + llvm/test/MC/AMDGPU/add-sub-no-carry.s | 6 +- llvm/test/MC/AMDGPU/buf-fmt-d16-packed.s | 6 +- llvm/test/MC/AMDGPU/buf-fmt-d16-unpacked.s | 6 +- llvm/test/MC/AMDGPU/ds-gfx9.s | 4 +- llvm/test/MC/AMDGPU/ds.s | 12 +- llvm/test/MC/AMDGPU/flat-gfx10.s | 4 +- llvm/test/MC/AMDGPU/flat-global.s | 10 +- llvm/test/MC/AMDGPU/flat-scratch-instructions.s | 10 +- llvm/test/MC/AMDGPU/gfx10_asm_dpp16.s | 4 +- llvm/test/MC/AMDGPU/gfx10_asm_dpp8.s | 4 +- llvm/test/MC/AMDGPU/gfx10_asm_ds.s | 4 +- llvm/test/MC/AMDGPU/gfx10_asm_flat.s | 4 +- llvm/test/MC/AMDGPU/gfx10_asm_mubuf.s | 4 +- llvm/test/MC/AMDGPU/gfx10_asm_smem.s | 4 +- llvm/test/MC/AMDGPU/gfx10_asm_sop.s | 4 +- llvm/test/MC/AMDGPU/gfx10_asm_vop1.s | 8 +- llvm/test/MC/AMDGPU/gfx10_asm_vop2.s | 4 +- llvm/test/MC/AMDGPU/gfx10_asm_vopc.s | 8 +- llvm/test/MC/AMDGPU/gfx10_asm_vopc_e64.s | 8 +- llvm/test/MC/AMDGPU/gfx10_asm_vopc_sdwa.s | 8 +- llvm/test/MC/AMDGPU/gfx10_asm_vopcx.s | 4 +- llvm/test/MC/AMDGPU/hsa-metadata-kernel-args-v3.s | 6 +- llvm/test/MC/AMDGPU/hsa-metadata-kernel-args.s | 6 +- llvm/test/MC/AMDGPU/hsa-metadata-kernel-attrs-v3.s | 6 +- llvm/test/MC/AMDGPU/hsa-metadata-kernel-attrs.s | 6 +- .../MC/AMDGPU/hsa-metadata-kernel-code-props-v3.s | 6 +- .../MC/AMDGPU/hsa-metadata-kernel-code-props.s | 6 +- .../MC/AMDGPU/hsa-metadata-kernel-debug-props.s | 6 +- llvm/test/MC/AMDGPU/hsa-wave-size.s | 6 +- llvm/test/MC/AMDGPU/isa-version-hsa.s | 14 +- llvm/test/MC/AMDGPU/isa-version-pal.s | 14 +- llvm/test/MC/AMDGPU/isa-version-unk.s | 14 +- llvm/test/MC/AMDGPU/lit.local.cfg | 8 + llvm/test/MC/AMDGPU/literal16.s | 2 +- llvm/test/MC/AMDGPU/literals.s | 22 +- llvm/test/MC/AMDGPU/mtbuf-gfx10.s | 2 +- llvm/test/MC/AMDGPU/mtbuf.s | 6 +- llvm/test/MC/AMDGPU/mubuf-gfx9.s | 4 +- llvm/test/MC/AMDGPU/mubuf.s | 12 +- llvm/test/MC/AMDGPU/out-of-range-registers.s | 4 +- llvm/test/MC/AMDGPU/reg-syntax-extra.s | 16 +- llvm/test/MC/AMDGPU/regression/bug28165.s | 8 +- llvm/test/MC/AMDGPU/regression/bug28168.s | 4 +- llvm/test/MC/AMDGPU/regression/bug28413.s | 8 +- llvm/test/MC/AMDGPU/regression/bug28538.s | 6 +- llvm/test/MC/AMDGPU/smem.s | 28 +- llvm/test/MC/AMDGPU/smrd.s | 6 +- llvm/test/MC/AMDGPU/sop1-err.s | 4 +- llvm/test/MC/AMDGPU/sop1.s | 16 +- llvm/test/MC/AMDGPU/sop2.s | 16 +- llvm/test/MC/AMDGPU/sopc.s | 4 +- llvm/test/MC/AMDGPU/sopk-err.s | 6 +- llvm/test/MC/AMDGPU/sopk.s | 14 +- llvm/test/MC/AMDGPU/sopp-err.s | 8 +- llvm/test/MC/AMDGPU/sopp.s | 4 +- llvm/test/MC/AMDGPU/vintrp-err.s | 4 +- llvm/test/MC/AMDGPU/vintrp.s | 4 +- llvm/test/MC/AMDGPU/vop1.s | 12 +- llvm/test/MC/AMDGPU/vop3-convert.s | 8 +- llvm/test/MC/AMDGPU/vop3-gfx9.s | 12 +- llvm/test/MC/AMDGPU/vop_dpp.s | 10 +- llvm/test/MC/AMDGPU/vop_dpp_expr.s | 4 +- llvm/test/MC/AMDGPU/vop_sdwa.s | 12 +- llvm/test/MC/AMDGPU/xdl-insts-err.s | 4 +- llvm/test/MC/ARM/ldr-pseudo-cond-darwin.s | 4 +- llvm/test/MC/ARM/ldr-pseudo-cond.s | 4 +- llvm/test/MC/ARM/lit.local.cfg | 8 + llvm/test/MC/ARM/lsl-zero-errors.s | 6 +- llvm/test/MC/ARM/lsl-zero.s | 6 +- llvm/test/MC/ARM/mve-fp-registers.s | 22 +- llvm/test/MC/ARM/thumbv8m.s | 12 +- .../AArch64/armv8.3a-signed-pointer.txt | 2 + .../MC/Disassembler/PowerPC/ppc64-encoding-ext.txt | 11 +- llvm/test/MC/Disassembler/WebAssembly/wasm.txt | 4 - llvm/test/MC/PowerPC/modern-aix-as.s | 16 + llvm/test/MC/RISCV/lit.local.cfg | 8 + llvm/test/MC/RISCV/rv32c-only-valid.s | 10 +- llvm/test/MC/RISCV/rv32zfh-valid.s | 4 +- llvm/test/MC/RISCV/rv64zfh-valid.s | 2 +- llvm/test/MC/WebAssembly/annotations.s | 32 +- llvm/test/MC/WebAssembly/basic-assembly.s | 24 +- llvm/test/MC/WebAssembly/objdump.s | 4 +- llvm/test/MachineVerifier/verifier-statepoint.mir | 30 + llvm/test/Object/invalid.test | 2 +- llvm/test/Object/obj2yaml.test | 1 + llvm/test/Other/change-printer.ll | 151 + llvm/test/Other/new-pm-defaults.ll | 16 +- llvm/test/Other/new-pm-lto-defaults.ll | 5 - llvm/test/Other/new-pm-module-inliner-wrapper.ll | 7 - llvm/test/Other/new-pm-pgo-preinline.ll | 1 + llvm/test/Other/new-pm-thinlto-defaults.ll | 16 +- .../Other/new-pm-thinlto-postlink-pgo-defaults.ll | 14 +- .../new-pm-thinlto-postlink-samplepgo-defaults.ll | 12 +- .../Other/new-pm-thinlto-prelink-pgo-defaults.ll | 15 +- .../new-pm-thinlto-prelink-samplepgo-defaults.ll | 12 +- llvm/test/TableGen/cast-string.td | 59 + llvm/test/TableGen/spurious-semi.td | 39 + .../Transforms/Coroutines/coro-spill-promise.ll | 57 + .../DeadStoreElimination/MSSA/multiblock-loops.ll | 4 +- .../MSSA/multiblock-memoryphis.ll | 4 +- .../DeadStoreElimination/MSSA/multiblock-simple.ll | 12 +- .../MSSA/stores-of-existing-values.ll | 284 + llvm/test/Transforms/FunctionAttrs/willreturn.ll | 129 + .../Transforms/IROutliner/outlining-bitcasts.ll | 105 + .../Transforms/IndVarSimplify/exit_value_test2.ll | 6 +- .../test/Transforms/InferFunctionAttrs/annotate.ll | 520 +- llvm/test/Transforms/Inline/inline_stats.ll | 17 +- .../Inline/optimization-remarks-passed-yaml.ll | 5 +- .../Inline/optimization-remarks-with-hotness.ll | 2 +- .../test/Transforms/Inline/optimization-remarks.ll | 4 +- llvm/test/Transforms/Inline/pr46945.ll | 8 +- .../InstCombine/2006-12-15-Range-Test.ll | 82 +- .../InstCombine/2007-03-13-CompareMerge.ll | 27 +- .../Transforms/InstCombine/2007-05-10-icmp-or.ll | 27 +- .../InstCombine/2007-11-15-CompareMiscomp.ll | 27 +- .../Transforms/InstCombine/2008-01-13-AndCmpCmp.ll | 31 +- .../InstCombine/2008-02-28-OrFCmpCrash.ll | 52 +- .../InstCombine/2008-06-21-CompareMiscomp.ll | 27 +- llvm/test/Transforms/InstCombine/2008-08-05-And.ll | 78 +- .../test/Transforms/InstCombine/2012-02-28-ICmp.ll | 34 +- .../InstCombine/2012-03-10-InstCombine.ll | 74 +- .../InstCombine/X86/x86-amx-load-store.ll | 38 + llvm/test/Transforms/InstCombine/and-fcmp.ll | 1523 +- .../Transforms/InstCombine/and-or-icmp-min-max.ll | 1024 +- .../Transforms/InstCombine/and-or-icmp-nullptr.ll | 334 + llvm/test/Transforms/InstCombine/and-or-icmps.ll | 448 + llvm/test/Transforms/InstCombine/and.ll | 157 + llvm/test/Transforms/InstCombine/and2.ll | 35 + llvm/test/Transforms/InstCombine/assume.ll | 106 +- llvm/test/Transforms/InstCombine/bit-checks.ll | 843 +- ...mp-with-select-of-constant-threshold-pattern.ll | 80 +- llvm/test/Transforms/InstCombine/demorgan.ll | 16 + .../Transforms/InstCombine/dont-distribute-phi.ll | 54 +- .../Transforms/InstCombine/fold-bin-operand.ll | 8 + llvm/test/Transforms/InstCombine/freeze.ll | 12 + llvm/test/Transforms/InstCombine/icmp-custom-dl.ll | 18 + llvm/test/Transforms/InstCombine/icmp-logical.ll | 809 +- llvm/test/Transforms/InstCombine/icmp-shr.ll | 78 +- llvm/test/Transforms/InstCombine/icmp.ll | 92 + llvm/test/Transforms/InstCombine/ispow2.ll | 288 +- .../InstCombine/logical-select-inseltpoison.ll | 42 + llvm/test/Transforms/InstCombine/logical-select.ll | 42 + llvm/test/Transforms/InstCombine/merge-icmp.ll | 49 +- .../Transforms/InstCombine/objsize-noverify.ll | 35 + llvm/test/Transforms/InstCombine/onehot_merge.ll | 472 + llvm/test/Transforms/InstCombine/or-fcmp.ll | 1522 +- llvm/test/Transforms/InstCombine/or.ll | 370 + .../Transforms/InstCombine/prevent-cmp-merge.ll | 57 +- llvm/test/Transforms/InstCombine/range-check.ll | 301 +- ...add-of-negative-is-non-zero-and-no-underflow.ll | 238 + ...egative-or-zero-is-non-zero-and-no-underflow.ll | 155 + .../result-of-usub-is-non-zero-and-no-overflow.ll | 411 + llvm/test/Transforms/InstCombine/select-and-or.ll | 93 + .../Transforms/InstCombine/select-binop-cmp.ll | 100 + .../InstCombine/select-crash-noverify.ll | 16 + .../Transforms/InstCombine/select-ctlz-to-cttz.ll | 57 +- .../Transforms/InstCombine/select-imm-canon.ll | 35 +- .../InstCombine/select-safe-transforms.ll | 102 + llvm/test/Transforms/InstCombine/select.ll | 29 +- llvm/test/Transforms/InstCombine/set.ll | 85 +- .../Transforms/InstCombine/sign-test-and-or.ll | 243 +- .../InstCombine/signed-truncation-check.ll | 416 + .../test/Transforms/InstCombine/umul-sign-check.ll | 169 + .../usub-overflow-known-by-implied-cond.ll | 138 +- .../Transforms/InstCombine/widenable-conditions.ll | 143 + llvm/test/Transforms/InstCombine/zext-or-icmp.ll | 50 + llvm/test/Transforms/InstSimplify/fptoi-sat.ll | 612 + llvm/test/Transforms/InstSimplify/gep.ll | 37 +- .../X86/interleave-load-extract-shuffle-changes.ll | 19 +- llvm/test/Transforms/LoopDeletion/update-scev.ll | 3 +- llvm/test/Transforms/LoopDeletion/zero-btc.ll | 375 + llvm/test/Transforms/LoopIdiom/memcpy.ll | 106 + .../callbr-critical-edge-splitting.ll | 39 + .../callbr-critical-edge-splitting2.ll | 61 + llvm/test/Transforms/LoopUnroll/opt-levels.ll | 8 +- .../Transforms/LoopUnroll/unroll-after-peel.ll | 48 + .../first-order-recurrence-complex.ll | 481 +- llvm/test/Transforms/LoopVectorize/loop-form.ll | 244 +- .../Transforms/LoopVectorize/vplan-printing.ll | 4 +- .../Transforms/OpenMP/parallel_region_merging.ll | 1955 +- llvm/test/Transforms/SCCP/conditions-ranges.ll | 48 +- .../test/Transforms/SLPVectorizer/X86/bad_types.ll | 31 +- .../SLPVectorizer/X86/horizontal-list.ll | 52 + .../SampleProfile/Inputs/inline-replay.txt | 4 +- .../test/Transforms/SampleProfile/inline-replay.ll | 2 +- .../Transforms/SampleProfile/remarks-hotness.ll | 3 +- llvm/test/Transforms/SampleProfile/remarks.ll | 12 +- .../ARM/nontrivial-unswitch-cost.ll | 119 +- .../test/Transforms/SimpleLoopUnswitch/pipeline.ll | 73 + .../Transforms/SimplifyCFG/UnreachableEliminate.ll | 298 +- .../Transforms/SimplifyCFG/fold-debug-location.ll | 31 + ...switchToSelect-domtree-preservation-edgecase.ll | 57 + .../unique-internal-linkage-names.ll | 51 + .../unique_symbol_names.ll | 4 +- .../unique-internal-linkage-names.ll | 24 - .../Transforms/Util/PredicateInfo/testandor.ll | 74 + llvm/test/Verifier/noalias_scope_decl.ll | 61 + llvm/test/tools/dsymutil/ARM/extern-alias.test | 4 +- .../dsymutil/Inputs/private/tmp/dwarf5/dwarf5.o | Bin 0 -> 1976 bytes .../dsymutil/Inputs/private/tmp/dwarf5/dwarf5.out | Bin 0 -> 16912 bytes .../Inputs/private/tmp/eh_frame/eh_frame.o | Bin 0 -> 2352 bytes .../Inputs/private/tmp/eh_frame/eh_frame.out | Bin 0 -> 16840 bytes llvm/test/tools/dsymutil/X86/dwarf5.test | 59 + llvm/test/tools/dsymutil/X86/eh_frame.test | 26 + llvm/test/tools/dsymutil/X86/swift-ast-x86_64.test | 2 +- .../tools/dsymutil/X86/timestamp-mismatch.test | 10 + llvm/test/tools/dsymutil/debug-map-parsing.test | 2 +- .../test/tools/gold/X86/devirt_vcall_vis_public.ll | 30 +- llvm/test/tools/llvm-elfabi/fail-file-write.test | 2 +- llvm/test/tools/llvm-profdata/csprof-dump.test | 2 +- llvm/test/tools/llvm-profdata/instr-remap.test | 2 +- .../Inputs/inline-cs-noprobe.perfscript | 1 - .../Inputs/inline-cs-pseudoprobe.perfbin | Bin 0 -> 13432 bytes .../Inputs/inline-cs-pseudoprobe.perfscript | 5 + .../Inputs/noinline-cs-noprobe.perfscript | 1 - .../Inputs/noinline-cs-pseudoprobe.perfbin | Bin 0 -> 12896 bytes .../Inputs/noinline-cs-pseudoprobe.perfscript | 19 + .../tools/llvm-profgen/inline-cs-pseudoprobe.test | 37 + .../llvm-profgen/noinline-cs-pseudoprobe.test | 41 + .../tools/llvm-profgen/pseudoprobe-decoding.test | 121 + llvm/test/tools/llvm-readobj/ELF/dyn-symbols.test | 14 +- llvm/test/tools/llvm-readobj/ELF/dynamic-tags.test | 1 + llvm/test/tools/llvm-readobj/ELF/gnu-notes.test | 8 +- llvm/test/tools/llvm-readobj/ELF/mips-got.test | 4 +- llvm/test/tools/llvm-readobj/ELF/mips-plt.test | 4 +- .../llvm-readobj/ELF/note-core-ntfile-bad.test | 8 +- .../tools/llvm-readobj/ELF/relocation-errors.test | 8 +- llvm/test/tools/llvm-readobj/ELF/relocations.test | 8 +- .../tools/llvm-readobj/ELF/section-symbols.test | 2 +- llvm/test/tools/llvm-readobj/ELF/stack-sizes.test | 30 +- llvm/test/tools/llvm-readobj/ELF/symbol-shndx.test | 8 +- llvm/test/tools/llvm-readobj/ELF/symtab-shndx.test | 331 + .../tools/llvm-readobj/ELF/verdef-invalid.test | 29 +- llvm/test/tools/llvm-readobj/ELF/versioninfo.test | 27 +- .../obj2yaml/ELF/call-graph-profile-section.yaml | 76 +- llvm/test/tools/obj2yaml/ELF/mips-abi-flags.yaml | 24 +- llvm/test/tools/obj2yaml/ELF/no-symtab.yaml | 34 + llvm/test/tools/obj2yaml/ELF/section-group.yaml | 80 +- llvm/test/tools/obj2yaml/ELF/sht-symtab-shndx.yaml | 46 +- llvm/test/tools/obj2yaml/ELF/symbol.yaml | 41 + llvm/test/tools/obj2yaml/ELF/verdef-section.yaml | 99 +- llvm/test/tools/obj2yaml/ELF/versym-section.yaml | 15 +- .../test/tools/yaml2obj/ELF/arm-exidx-section.yaml | 2 +- llvm/test/tools/yaml2obj/ELF/group.yaml | 14 +- llvm/test/tools/yaml2obj/ELF/sht-symtab-shndx.yaml | 2 +- llvm/test/tools/yaml2obj/ELF/verdef-section.yaml | 71 +- llvm/tools/dsymutil/BinaryHolder.cpp | 22 +- llvm/tools/dsymutil/BinaryHolder.h | 2 +- llvm/tools/dsymutil/DebugMap.cpp | 2 +- llvm/tools/dsymutil/DwarfLinkerForBinary.cpp | 124 +- llvm/tools/dsymutil/DwarfLinkerForBinary.h | 39 +- llvm/tools/dsymutil/MachOUtils.cpp | 80 +- llvm/tools/llvm-cfi-verify/lib/FileAnalysis.cpp | 6 +- llvm/tools/llvm-cov/SourceCoverageViewHTML.cpp | 4 +- llvm/tools/llvm-exegesis/lib/Analysis.cpp | 9 +- .../llvm-exegesis/lib/SchedClassResolution.cpp | 10 +- llvm/tools/llvm-ifs/llvm-ifs.cpp | 2 +- llvm/tools/llvm-link/llvm-link.cpp | 3 +- llvm/tools/llvm-mca/CodeRegion.cpp | 1 - llvm/tools/llvm-mca/llvm-mca.cpp | 2 +- llvm/tools/llvm-nm/llvm-nm.cpp | 961 +- llvm/tools/llvm-objcopy/COFF/Object.cpp | 4 +- llvm/tools/llvm-objcopy/MachO/MachOObjcopy.cpp | 8 +- llvm/tools/llvm-objdump/MachODump.cpp | 4 +- llvm/tools/llvm-pdbutil/DumpOutputStyle.cpp | 1 - llvm/tools/llvm-profdata/llvm-profdata.cpp | 7 +- llvm/tools/llvm-profgen/CMakeLists.txt | 1 + llvm/tools/llvm-profgen/PerfReader.cpp | 161 +- llvm/tools/llvm-profgen/PerfReader.h | 240 +- llvm/tools/llvm-profgen/ProfileGenerator.cpp | 163 +- llvm/tools/llvm-profgen/ProfileGenerator.h | 44 +- llvm/tools/llvm-profgen/ProfiledBinary.cpp | 38 +- llvm/tools/llvm-profgen/ProfiledBinary.h | 21 + llvm/tools/llvm-profgen/PseudoProbe.cpp | 334 + llvm/tools/llvm-profgen/PseudoProbe.h | 222 + llvm/tools/llvm-readobj/ELFDumper.cpp | 1230 +- llvm/tools/llvm-readobj/WasmDumper.cpp | 2 +- llvm/tools/llvm-xray/xray-stacks.cpp | 3 +- llvm/tools/obj2yaml/dwarf2yaml.cpp | 4 +- llvm/tools/obj2yaml/elf2yaml.cpp | 121 +- llvm/unittests/ADT/IntrusiveRefCntPtrTest.cpp | 16 + llvm/unittests/ADT/STLExtrasTest.cpp | 73 + llvm/unittests/ADT/SmallVectorTest.cpp | 152 +- llvm/unittests/ADT/StringExtrasTest.cpp | 14 + llvm/unittests/Analysis/ValueTrackingTest.cpp | 7 +- .../CodeGen/GlobalISel/PatternMatchTest.cpp | 29 +- .../unittests/ExecutionEngine/Orc/CoreAPIsTest.cpp | 49 +- llvm/unittests/MI/LiveIntervalTest.cpp | 49 +- llvm/unittests/Object/ELFTest.cpp | 33 + llvm/unittests/Option/OptionMarshallingTest.cpp | 14 +- llvm/unittests/Option/Opts.td | 10 +- llvm/unittests/Support/InstructionCostTest.cpp | 4 +- llvm/unittests/Support/KnownBitsTest.cpp | 20 + llvm/unittests/Support/ThreadPool.cpp | 101 +- .../WebAssembly/WebAssemblyExceptionInfoTest.cpp | 32 +- llvm/unittests/Transforms/Vectorize/VPlanTest.cpp | 72 +- llvm/utils/FileCheck/FileCheck.cpp | 96 +- llvm/utils/TableGen/CodeGenDAGPatterns.cpp | 11 +- llvm/utils/TableGen/CodeGenInstruction.cpp | 2 +- llvm/utils/TableGen/CodeGenMapTable.cpp | 2 +- llvm/utils/TableGen/CodeGenSchedule.cpp | 2 +- llvm/utils/TableGen/CodeGenTarget.cpp | 1 - llvm/utils/TableGen/DAGISelEmitter.cpp | 3 +- llvm/utils/TableGen/DAGISelMatcher.h | 8 +- llvm/utils/TableGen/DAGISelMatcherGen.cpp | 8 +- llvm/utils/TableGen/DirectiveEmitter.cpp | 12 +- llvm/utils/TableGen/GlobalISel/GIMatchDag.cpp | 2 +- llvm/utils/TableGen/GlobalISel/GIMatchDagInstr.cpp | 2 +- llvm/utils/TableGen/GlobalISel/GIMatchTree.cpp | 9 +- llvm/utils/TableGen/GlobalISelEmitter.cpp | 50 +- llvm/utils/TableGen/InstrInfoEmitter.cpp | 2 +- llvm/utils/TableGen/OptParserEmitter.cpp | 12 +- llvm/utils/TableGen/RISCVCompressInstEmitter.cpp | 6 +- llvm/utils/TableGen/RegisterInfoEmitter.cpp | 3 +- llvm/utils/TableGen/SearchableTableEmitter.cpp | 26 +- llvm/utils/TableGen/X86FoldTablesEmitter.cpp | 2 - llvm/utils/gn/build/BUILD.gn | 6 +- .../gn/secondary/clang-tools-extra/clangd/BUILD.gn | 1 + .../clang-tools-extra/clangd/unittests/BUILD.gn | 1 + llvm/utils/gn/secondary/libcxx/include/BUILD.gn | 104 +- .../llvm/include/llvm/Frontend/OpenACC/BUILD.gn | 2 +- .../gn/secondary/llvm/lib/Target/ARM/BUILD.gn | 1 + .../llvm/lib/Target/RISCV/AsmParser/BUILD.gn | 1 - .../gn/secondary/llvm/lib/Target/RISCV/BUILD.gn | 2 - .../llvm/lib/Target/RISCV/Disassembler/BUILD.gn | 1 - .../llvm/lib/Target/RISCV/MCTargetDesc/BUILD.gn | 11 +- .../secondary/llvm/lib/Target/RISCV/Utils/BUILD.gn | 27 - mlir/cmake/modules/AddMLIRPythonExtension.cmake | 26 +- mlir/docs/BufferDeallocationInternals.md | 786 + mlir/docs/Bufferization.md | 1419 +- mlir/docs/ConversionToLLVMDialect.md | 6 +- mlir/docs/Dialects/LLVM.md | 180 +- mlir/docs/Dialects/Linalg.md | 16 +- mlir/docs/Interfaces.md | 2 +- mlir/docs/LangRef.md | 14 +- mlir/docs/OpDefinitions.md | 165 + mlir/docs/PassManagement.md | 17 + mlir/docs/SPIRVToLLVMDialectConversion.md | 18 +- mlir/docs/Tutorials/Toy/Ch-6.md | 4 +- mlir/include/mlir-c/AffineExpr.h | 23 +- mlir/include/mlir-c/AffineMap.h | 16 +- mlir/include/mlir-c/Bindings/Python/Interop.h | 21 + mlir/include/mlir-c/BuiltinTypes.h | 8 +- mlir/include/mlir-c/Dialect/Linalg.h | 25 + mlir/include/mlir-c/Dialect/SCF.h | 25 + mlir/include/mlir-c/Dialect/Shape.h | 25 + mlir/include/mlir-c/Dialect/Standard.h | 33 + mlir/include/mlir-c/Dialect/Tensor.h | 25 + mlir/include/mlir-c/Registration.h | 55 +- mlir/include/mlir-c/StandardDialect.h | 43 - mlir/include/mlir/Analysis/AffineStructures.h | 7 + mlir/include/mlir/Analysis/LinearTransform.h | 48 + mlir/include/mlir/Analysis/Presburger/Fraction.h | 2 + mlir/include/mlir/Analysis/Presburger/Matrix.h | 6 + mlir/include/mlir/Analysis/Presburger/Simplex.h | 30 +- mlir/include/mlir/CAPI/Registration.h | 40 + .../mlir/Conversion/AsyncToLLVM/AsyncToLLVM.h | 16 + .../mlir/Conversion/ComplexToLLVM/ComplexToLLVM.h | 29 + mlir/include/mlir/Conversion/Passes.h | 2 + mlir/include/mlir/Conversion/Passes.td | 24 + .../StandardToLLVM/ConvertStandardToLLVM.h | 2 +- .../mlir/Conversion/TosaToLinalg/TosaToLinalg.h | 36 + mlir/include/mlir/Dialect/Affine/Utils.h | 10 + mlir/include/mlir/Dialect/ArmSVE/ArmSVE.td | 2 +- mlir/include/mlir/Dialect/CMakeLists.txt | 1 + .../mlir/Dialect/{PDL => Complex}/CMakeLists.txt | 0 .../include/mlir/Dialect/Complex/IR/CMakeLists.txt | 2 + mlir/include/mlir/Dialect/Complex/IR/Complex.h | 32 + .../include/mlir/Dialect/Complex/IR/ComplexBase.td | 23 + mlir/include/mlir/Dialect/Complex/IR/ComplexOps.td | 153 + mlir/include/mlir/Dialect/GPU/GPUOps.td | 13 +- mlir/include/mlir/Dialect/GPU/Passes.td | 1 + mlir/include/mlir/Dialect/LLVMIR/LLVMOpBase.td | 8 +- mlir/include/mlir/Dialect/LLVMIR/LLVMOps.td | 10 +- mlir/include/mlir/Dialect/LLVMIR/LLVMTypes.h | 54 +- mlir/include/mlir/Dialect/Linalg/IR/LinalgBase.td | 3 + mlir/include/mlir/Dialect/Linalg/IR/LinalgOps.h | 1 + mlir/include/mlir/Dialect/Linalg/IR/LinalgOps.td | 8 + .../Linalg/IR/LinalgStructuredOpsInterface.td | 68 + mlir/include/mlir/Dialect/Linalg/IR/LinalgTypes.h | 3 + mlir/include/mlir/Dialect/Linalg/Passes.td | 22 +- .../mlir/Dialect/Linalg/Transforms/Transforms.h | 80 +- mlir/include/mlir/Dialect/Linalg/Utils/Utils.h | 31 +- mlir/include/mlir/Dialect/OpenACC/CMakeLists.txt | 6 +- mlir/include/mlir/Dialect/OpenACC/OpenACCOps.td | 14 +- mlir/include/mlir/Dialect/PDL/IR/PDL.h | 12 - mlir/include/mlir/Dialect/PDL/IR/PDLBase.td | 96 - mlir/include/mlir/Dialect/PDL/IR/PDLDialect.td | 69 + mlir/include/mlir/Dialect/PDL/IR/PDLOps.h | 29 + mlir/include/mlir/Dialect/PDL/IR/PDLOps.td | 2 +- mlir/include/mlir/Dialect/PDL/IR/PDLTypes.h | 28 +- mlir/include/mlir/Dialect/PDL/IR/PDLTypes.td | 84 + mlir/include/mlir/Dialect/PDLInterp/IR/PDLInterp.h | 1 + .../mlir/Dialect/PDLInterp/IR/PDLInterpOps.td | 2 +- .../mlir/Dialect/SPIRV/IR/SPIRVBarrierOps.td | 141 + mlir/include/mlir/Dialect/SPIRV/IR/SPIRVBase.td | 4 +- .../mlir/Dialect/SPIRV/IR/SPIRVMemoryOps.td | 296 + mlir/include/mlir/Dialect/SPIRV/IR/SPIRVMiscOps.td | 61 + mlir/include/mlir/Dialect/SPIRV/IR/SPIRVOps.td | 494 +- .../mlir/Dialect/SPIRV/IR/SPIRVStructureOps.td | 50 + .../Dialect/SPIRV/Transforms/SPIRVConversion.h | 13 - mlir/include/mlir/Dialect/StandardOps/IR/Ops.td | 4 +- .../include/mlir/Dialect/StandardOps/Utils/Utils.h | 32 + mlir/include/mlir/Dialect/Vector/VectorOps.td | 115 +- mlir/include/mlir/IR/AffineExprVisitor.h | 30 +- mlir/include/mlir/IR/AffineMap.h | 15 + mlir/include/mlir/IR/Builders.h | 2 + mlir/include/mlir/IR/BuiltinTypes.h | 232 +- mlir/include/mlir/IR/BuiltinTypes.td | 254 + mlir/include/mlir/IR/OpBase.td | 104 +- mlir/include/mlir/IR/PatternMatch.h | 25 + mlir/include/mlir/IR/Types.h | 2 + mlir/include/mlir/InitAllDialects.h | 2 + mlir/include/mlir/Pass/Pass.h | 6 + mlir/include/mlir/Pass/PassManager.h | 9 + mlir/include/mlir/TableGen/Builder.h | 85 + mlir/include/mlir/TableGen/Operator.h | 7 + mlir/include/mlir/TableGen/TypeDef.h | 43 +- mlir/include/mlir/Transforms/DialectConversion.h | 13 + .../LLVMIR/CPU/test-vector-reductions-fp.mlir | 32 +- .../LLVMIR/CPU/test-vector-reductions-int.mlir | 30 +- .../Dialect/Linalg/CPU/matmul-vs-matvec.mlir | 2 +- .../Dialect/Vector/CPU/test-compress.mlir | 16 +- .../Dialect/Vector/CPU/test-expand.mlir | 19 +- .../Dialect/Vector/CPU/test-gather.mlir | 28 +- .../Dialect/Vector/CPU/test-maskedload.mlir | 16 +- .../Dialect/Vector/CPU/test-maskedstore.mlir | 18 +- .../Dialect/Vector/CPU/test-scatter.mlir | 4 +- .../Dialect/Vector/CPU/test-sparse-dot-matvec.mlir | 5 +- .../CPU/test-sparse-saxpy-jagged-matvec.mlir | 5 +- mlir/lib/Analysis/AffineStructures.cpp | 151 +- mlir/lib/Analysis/CMakeLists.txt | 2 + mlir/lib/Analysis/LinearTransform.cpp | 156 + mlir/lib/Analysis/Presburger/CMakeLists.txt | 2 +- mlir/lib/Analysis/Presburger/Matrix.cpp | 13 + mlir/lib/Analysis/Presburger/Simplex.cpp | 31 +- mlir/lib/Bindings/Python/CMakeLists.txt | 20 +- mlir/lib/Bindings/Python/IRModules.cpp | 597 +- mlir/lib/Bindings/Python/IRModules.h | 29 + mlir/lib/Bindings/Python/LinalgOps.td | 16 + mlir/lib/Bindings/Python/ShapeOps.td | 15 + mlir/lib/Bindings/Python/TensorOps.td | 15 + mlir/lib/CAPI/CMakeLists.txt | 2 +- mlir/lib/CAPI/Dialect/CMakeLists.txt | 48 + mlir/lib/CAPI/Dialect/Linalg.cpp | 14 + mlir/lib/CAPI/Dialect/SCF.cpp | 13 + mlir/lib/CAPI/Dialect/Shape.cpp | 13 + mlir/lib/CAPI/Dialect/Standard.cpp | 13 + mlir/lib/CAPI/Dialect/Tensor.cpp | 14 + mlir/lib/CAPI/IR/AffineExpr.cpp | 20 + mlir/lib/CAPI/IR/AffineMap.cpp | 17 +- mlir/lib/CAPI/IR/BuiltinTypes.cpp | 11 + mlir/lib/CAPI/Standard/CMakeLists.txt | 7 - mlir/lib/CAPI/Standard/StandardDialect.cpp | 25 - mlir/lib/Conversion/AsyncToLLVM/AsyncToLLVM.cpp | 73 +- mlir/lib/Conversion/CMakeLists.txt | 2 + mlir/lib/Conversion/ComplexToLLVM/CMakeLists.txt | 19 + .../lib/Conversion/ComplexToLLVM/ComplexToLLVM.cpp | 193 + .../GPUCommon/ConvertLaunchFuncToRuntimeCalls.cpp | 6 +- mlir/lib/Conversion/GPUToSPIRV/GPUToSPIRV.cpp | 54 +- .../lib/Conversion/LinalgToSPIRV/LinalgToSPIRV.cpp | 18 +- mlir/lib/Conversion/PDLToPDLInterp/PredicateTree.h | 2 +- mlir/lib/Conversion/PassDetail.h | 4 + mlir/lib/Conversion/SCFToSPIRV/SCFToSPIRV.cpp | 51 +- .../SPIRVToLLVM/ConvertLaunchFuncToLLVMCalls.cpp | 4 +- mlir/lib/Conversion/SPIRVToLLVM/SPIRVToLLVM.cpp | 4 +- .../Conversion/StandardToLLVM/StandardToLLVM.cpp | 37 +- .../Conversion/StandardToSPIRV/StandardToSPIRV.cpp | 114 +- mlir/lib/Conversion/TosaToLinalg/CMakeLists.txt | 20 + mlir/lib/Conversion/TosaToLinalg/TosaToLinalg.cpp | 188 + .../Conversion/TosaToLinalg/TosaToLinalgPass.cpp | 59 + .../VectorToLLVM/ConvertVectorToLLVM.cpp | 104 +- .../lib/Conversion/VectorToROCDL/VectorToROCDL.cpp | 16 +- .../lib/Conversion/VectorToSPIRV/VectorToSPIRV.cpp | 28 +- mlir/lib/Dialect/Affine/IR/AffineOps.cpp | 12 +- mlir/lib/Dialect/Affine/Utils/Utils.cpp | 27 + mlir/lib/Dialect/CMakeLists.txt | 1 + .../PDL => lib/Dialect/Complex}/CMakeLists.txt | 0 mlir/lib/Dialect/Complex/IR/CMakeLists.txt | 14 + mlir/lib/Dialect/Complex/IR/ComplexDialect.cpp | 16 + mlir/lib/Dialect/Complex/IR/ComplexOps.cpp | 19 + .../Dialect/GPU/Transforms/AsyncRegionRewriter.cpp | 4 +- mlir/lib/Dialect/GPU/Transforms/PassDetail.h | 1 + mlir/lib/Dialect/LLVMIR/IR/LLVMDialect.cpp | 58 +- mlir/lib/Dialect/LLVMIR/IR/LLVMTypeSyntax.cpp | 28 +- mlir/lib/Dialect/LLVMIR/IR/LLVMTypes.cpp | 154 +- mlir/lib/Dialect/LLVMIR/IR/NVVMDialect.cpp | 2 +- mlir/lib/Dialect/LLVMIR/IR/ROCDLDialect.cpp | 4 +- mlir/lib/Dialect/Linalg/IR/LinalgOps.cpp | 358 +- mlir/lib/Dialect/Linalg/IR/LinalgTypes.cpp | 3 - mlir/lib/Dialect/Linalg/Transforms/Bufferize.cpp | 13 +- mlir/lib/Dialect/Linalg/Transforms/CMakeLists.txt | 1 + .../Linalg/Transforms/ElementwiseToLinalg.cpp | 17 +- mlir/lib/Dialect/Linalg/Transforms/Fusion.cpp | 161 +- .../Dialect/Linalg/Transforms/FusionOnTensors.cpp | 493 +- mlir/lib/Dialect/Linalg/Transforms/Loops.cpp | 83 +- .../Dialect/Linalg/Transforms/Sparsification.cpp | 234 +- mlir/lib/Dialect/Linalg/Transforms/Tiling.cpp | 14 +- mlir/lib/Dialect/Linalg/Transforms/Transforms.cpp | 38 +- mlir/lib/Dialect/PDL/IR/PDL.cpp | 62 +- mlir/lib/Dialect/SPIRV/IR/SPIRVOps.cpp | 5 +- .../SPIRV/Transforms/LowerABIAttributesPass.cpp | 9 +- .../Dialect/SPIRV/Transforms/SPIRVConversion.cpp | 15 +- mlir/lib/Dialect/StandardOps/CMakeLists.txt | 1 + mlir/lib/Dialect/StandardOps/Utils/Utils.cpp | 28 + mlir/lib/Dialect/Vector/VectorOps.cpp | 100 +- mlir/lib/ExecutionEngine/AsyncRuntime.cpp | 82 +- mlir/lib/ExecutionEngine/CMakeLists.txt | 1 + mlir/lib/ExecutionEngine/JitRunner.cpp | 51 +- mlir/lib/IR/AsmPrinter.cpp | 17 +- mlir/lib/IR/Builders.cpp | 4 + mlir/lib/IR/BuiltinDialect.cpp | 6 +- mlir/lib/IR/BuiltinTypes.cpp | 54 +- mlir/lib/IR/FunctionImplementation.cpp | 19 +- mlir/lib/IR/MLIRContext.cpp | 18 +- mlir/lib/IR/PatternMatch.cpp | 35 + mlir/lib/IR/TypeDetail.h | 43 - mlir/lib/IR/Types.cpp | 2 + mlir/lib/Parser/AttributeParser.cpp | 5 + mlir/lib/Parser/TokenKinds.def | 2 + mlir/lib/Parser/TypeParser.cpp | 14 +- mlir/lib/Pass/Pass.cpp | 61 +- mlir/lib/Pass/PassDetail.h | 11 +- mlir/lib/Rewrite/FrozenRewritePatternList.cpp | 2 +- mlir/lib/TableGen/Builder.cpp | 74 + mlir/lib/TableGen/CMakeLists.txt | 1 + mlir/lib/TableGen/Operator.cpp | 12 + mlir/lib/TableGen/TypeDef.cpp | 53 + mlir/lib/Target/CMakeLists.txt | 51 +- mlir/lib/Target/LLVMIR/ConvertFromLLVMIR.cpp | 14 +- mlir/lib/Target/LLVMIR/ModuleTranslation.cpp | 8 +- mlir/lib/Target/LLVMIR/TypeTranslation.cpp | 27 +- mlir/lib/Target/SPIRV/CMakeLists.txt | 28 + mlir/lib/Target/SPIRV/Deserialization.cpp | 2900 - .../Target/SPIRV/Deserialization/CMakeLists.txt | 17 + .../SPIRV/Deserialization/Deserialization.cpp | 23 + .../SPIRV/Deserialization/DeserializeOps.cpp | 565 + .../Target/SPIRV/Deserialization/Deserializer.cpp | 1920 + .../Target/SPIRV/Deserialization/Deserializer.h | 613 + mlir/lib/Target/SPIRV/Serialization.cpp | 2208 - mlir/lib/Target/SPIRV/Serialization/CMakeLists.txt | 15 + .../Target/SPIRV/Serialization/Serialization.cpp | 2257 + mlir/lib/Transforms/BufferDeallocation.cpp | 10 +- mlir/lib/Transforms/Canonicalizer.cpp | 22 +- mlir/lib/Transforms/PipelineDataTransfer.cpp | 10 +- mlir/lib/Transforms/Utils/DialectConversion.cpp | 16 + .../Utils/GreedyPatternRewriteDriver.cpp | 2 +- mlir/test/Analysis/test-dominance.mlir | 4 +- mlir/test/Analysis/test-liveness.mlir | 2 +- mlir/test/Bindings/Python/CMakeLists.txt | 4 +- mlir/test/Bindings/Python/ir_affine_expr.py | 275 + mlir/test/Bindings/Python/ir_affine_map.py | 154 + mlir/test/Bindings/Python/ir_types.py | 16 +- mlir/test/CAPI/ir.c | 52 +- mlir/test/CMakeLists.txt | 1 + .../Conversion/AffineToStandard/lower-affine.mlir | 54 +- .../Conversion/ArmNeonToLLVM/convert-to-llvm.mlir | 6 +- .../Conversion/ComplexToLLVM/convert-to-llvm.mlir | 61 + .../lower-alloc-to-gpu-runtime-calls.mlir | 11 +- .../Conversion/LinalgToSPIRV/linalg-to-spirv.mlir | 2 +- .../Conversion/OpenMPToLLVM/convert-to-llvmir.mlir | 2 +- mlir/test/Conversion/SCFToGPU/parallel_loop.mlir | 4 +- .../Conversion/SCFToStandard/convert-to-cfg.mlir | 18 +- .../SPIRVToLLVM/arithmetic-ops-to-llvm.mlir | 26 +- .../SPIRVToLLVM/bitwise-ops-to-llvm.mlir | 94 +- .../Conversion/SPIRVToLLVM/cast-ops-to-llvm.mlir | 28 +- .../SPIRVToLLVM/comparison-ops-to-llvm.mlir | 44 +- .../SPIRVToLLVM/constant-op-to-llvm.mlir | 12 +- .../Conversion/SPIRVToLLVM/func-ops-to-llvm.mlir | 8 +- .../Conversion/SPIRVToLLVM/glsl-ops-to-llvm.mlir | 24 +- .../SPIRVToLLVM/logical-ops-to-llvm.mlir | 12 +- .../Conversion/SPIRVToLLVM/memory-ops-to-llvm.mlir | 8 +- .../Conversion/SPIRVToLLVM/misc-ops-to-llvm.mlir | 10 +- .../Conversion/SPIRVToLLVM/shift-ops-to-llvm.mlir | 36 +- .../SPIRVToLLVM/spirv-types-to-llvm.mlir | 6 +- .../ShapeToStandard/convert-shape-constraints.mlir | 8 +- .../ShapeToStandard/shape-to-standard.mlir | 32 +- .../StandardToLLVM/convert-to-llvmir.mlir | 198 +- .../StandardToLLVM/standard-to-llvm.mlir | 20 +- .../StandardToSPIRV/std-ops-to-spirv.mlir | 100 +- .../Conversion/TosaToLinalg/tosa-to-linalg.mlir | 140 + .../VectorToLLVM/vector-mask-to-llvm.mlir | 40 +- .../VectorToLLVM/vector-reduction-to-llvm.mlir | 16 +- .../Conversion/VectorToLLVM/vector-to-llvm.mlir | 752 +- .../Conversion/VectorToROCDL/vector-to-rocdl.mlir | 8 +- .../Conversion/VectorToSCF/vector-to-loops.mlir | 36 +- mlir/test/Dialect/Affine/parallelize.mlir | 4 +- mlir/test/Dialect/Complex/ops.mlir | 24 + mlir/test/Dialect/GPU/all-reduce-max.mlir | 48 +- mlir/test/Dialect/GPU/all-reduce.mlir | 8 +- mlir/test/Dialect/LLVMIR/dialect-cast.mlir | 17 +- mlir/test/Dialect/LLVMIR/invalid.mlir | 62 +- mlir/test/Dialect/LLVMIR/nvvm.mlir | 8 +- mlir/test/Dialect/LLVMIR/rocdl.mlir | 164 +- mlir/test/Dialect/LLVMIR/roundtrip.mlir | 44 +- mlir/test/Dialect/LLVMIR/types-invalid.mlir | 12 +- mlir/test/Dialect/LLVMIR/types.mlir | 20 +- mlir/test/Dialect/Linalg/canonicalize.mlir | 313 +- .../Linalg/convert-elementwise-to-linalg.mlir | 8 +- mlir/test/Dialect/Linalg/invalid.mlir | 208 + mlir/test/Dialect/Linalg/loop-order.mlir | 24 + mlir/test/Dialect/Linalg/loops.mlir | 18 +- mlir/test/Dialect/Linalg/reshape_fusion.mlir | 166 +- .../Linalg/reshape_linearization_fusion.mlir | 145 +- mlir/test/Dialect/Linalg/roundtrip.mlir | 59 +- mlir/test/Dialect/Linalg/sparse_1d.mlir | 115 +- mlir/test/Dialect/Linalg/sparse_2d.mlir | 195 +- mlir/test/Dialect/Linalg/sparse_3d.mlir | 75 +- mlir/test/Dialect/Linalg/sparse_nd.mlir | 94 + mlir/test/Dialect/Linalg/sparse_vector.mlir | 310 + mlir/test/Dialect/Linalg/tile-and-distribute.mlir | 8 +- mlir/test/Dialect/Linalg/tile-tensors.mlir | 96 +- mlir/test/Dialect/Linalg/vectorization.mlir | 8 +- mlir/test/Dialect/SCF/for-loop-specialization.mlir | 2 +- mlir/test/Dialect/SCF/ops.mlir | 20 +- .../Dialect/SCF/parallel-loop-specialization.mlir | 4 +- mlir/test/Dialect/SPIRV/IR/availability.mlir | 2 +- mlir/test/Dialect/SPIRV/IR/barrier-ops.mlir | 49 + mlir/test/Dialect/SPIRV/IR/bit-ops.mlir | 130 + mlir/test/Dialect/SPIRV/IR/cast-ops.mlir | 262 + mlir/test/Dialect/SPIRV/IR/group-ops.mlir | 31 +- mlir/test/Dialect/SPIRV/IR/logical-ops.mlir | 211 + mlir/test/Dialect/SPIRV/IR/memory-ops.mlir | 629 + mlir/test/Dialect/SPIRV/IR/misc-ops.mlir | 29 + mlir/test/Dialect/SPIRV/IR/non-uniform-ops.mlir | 26 +- mlir/test/Dialect/SPIRV/IR/ops.mlir | 1355 - mlir/test/Dialect/SPIRV/IR/structure-ops.mlir | 49 + mlir/test/Dialect/SPIRV/IR/target-env.mlir | 2 +- .../Dialect/SPIRV/Transforms/vce-deduction.mlir | 2 +- mlir/test/Dialect/Standard/canonicalize.mlir | 20 +- mlir/test/Dialect/Standard/expand-ops.mlir | 26 +- mlir/test/Dialect/Standard/expand-tanh.mlir | 2 +- mlir/test/Dialect/Tosa/inlining.mlir | 8 +- mlir/test/Dialect/Vector/canonicalize.mlir | 35 + mlir/test/Dialect/Vector/invalid.mlir | 115 +- mlir/test/Dialect/Vector/ops.mlir | 32 +- .../Dialect/Vector/vector-contract-transforms.mlir | 10 +- .../test/Dialect/Vector/vector-mem-transforms.mlir | 217 +- .../Vector/vector-transfer-full-partial-split.mlir | 16 +- mlir/test/Dialect/Vector/vector-transforms.mlir | 12 +- mlir/test/EDSC/builder-api-test.cpp | 44 +- mlir/test/IR/core-ops.mlir | 51 +- mlir/test/IR/invalid-func-op.mlir | 16 + mlir/test/IR/invalid-ops.mlir | 46 +- mlir/test/IR/invalid.mlir | 2 +- mlir/test/IR/locations.mlir | 14 + mlir/test/IR/parser.mlir | 2 + mlir/test/Target/SPIRV/barrier-ops.mlir | 24 + mlir/test/Target/SPIRV/barrier.mlir | 24 - mlir/test/Target/SPIRV/group-ops.mlir | 8 +- mlir/test/Target/SPIRV/non-uniform-ops.mlir | 12 +- mlir/test/Target/SPIRV/spec-constant.mlir | 31 + mlir/test/Target/arm-neon.mlir | 22 +- mlir/test/Target/arm-sve.mlir | 56 +- mlir/test/Target/avx512.mlir | 20 +- mlir/test/Target/import.ll | 6 +- mlir/test/Target/llvmir-intrinsics.mlir | 172 +- mlir/test/Target/llvmir-types.mlir | 14 +- mlir/test/Target/llvmir.mlir | 84 +- mlir/test/Target/nvvmir.mlir | 6 +- mlir/test/Target/rocdl.mlir | 110 +- mlir/test/Transforms/buffer-deallocation.mlir | 18 +- mlir/test/Transforms/buffer-hoisting.mlir | 14 +- mlir/test/Transforms/buffer-loop-hoisting.mlir | 14 +- mlir/test/Transforms/canonicalize-block-merge.mlir | 4 +- mlir/test/Transforms/canonicalize.mlir | 16 +- mlir/test/Transforms/constant-fold.mlir | 116 +- mlir/test/Transforms/copy-removal.mlir | 6 +- mlir/test/Transforms/cse.mlir | 8 +- mlir/test/Transforms/parametric-tiling.mlir | 8 +- mlir/test/Transforms/promote-buffers-to-stack.mlir | 8 +- mlir/test/Transforms/sccp-callgraph.mlir | 2 +- mlir/test/Transforms/sccp-structured.mlir | 2 +- mlir/test/Transforms/sccp.mlir | 2 +- .../test-pattern-selective-replacement.mlir | 15 + mlir/test/lib/Dialect/Test/TestOps.td | 9 + mlir/test/lib/Dialect/Test/TestPatterns.cpp | 47 + mlir/test/lib/Dialect/Test/TestTypeDefs.td | 20 +- mlir/test/lib/Dialect/Test/TestTypes.cpp | 2 +- .../lib/Transforms/TestLinalgFusionTransforms.cpp | 14 +- mlir/test/lib/Transforms/TestSparsification.cpp | 2 + mlir/test/lib/Transforms/TestVectorTransforms.cpp | 20 +- .../mlir-linalg-ods-gen/test-linalg-ods-gen.tc | 108 +- mlir/test/mlir-opt/commandline.mlir | 42 +- mlir/test/mlir-tblgen/directive-common.td | 31 + mlir/test/mlir-tblgen/op-format.mlir | 9 +- mlir/test/mlir-tblgen/openmp-common.td | 26 - mlir/test/mlir-tblgen/typedefs.td | 24 +- .../mlir-linalg-ods-gen/mlir-linalg-ods-gen.cpp | 575 +- mlir/tools/mlir-tblgen/CMakeLists.txt | 2 +- mlir/tools/mlir-tblgen/DirectiveCommonGen.cpp | 94 + mlir/tools/mlir-tblgen/OpDefinitionsGen.cpp | 98 +- mlir/tools/mlir-tblgen/OpFormatGen.cpp | 236 +- mlir/tools/mlir-tblgen/OpenMPCommonGen.cpp | 88 - mlir/tools/mlir-tblgen/SPIRVUtilsGen.cpp | 13 +- mlir/tools/mlir-tblgen/TypeDefGen.cpp | 245 +- mlir/unittests/Analysis/AffineStructuresTest.cpp | 203 +- mlir/unittests/Analysis/CMakeLists.txt | 1 + mlir/unittests/Analysis/LinearTransformTest.cpp | 87 + mlir/utils/gdb-scripts/prettyprinters.py | 2 + openmp/CMakeLists.txt | 12 +- openmp/cmake/OpenMPTesting.cmake | 4 +- openmp/docs/ReleaseNotes.rst | 27 +- openmp/docs/design/Runtimes.rst | 91 + openmp/libomptarget/CMakeLists.txt | 4 +- .../libomptarget/deviceRTLs/nvptx/CMakeLists.txt | 104 +- .../deviceRTLs/nvptx/src/target_impl.cu | 128 +- .../deviceRTLs/nvptx/src/target_impl.h | 140 +- .../deviceRTLs/nvptx/test/CMakeLists.txt | 2 +- openmp/libomptarget/plugins/CMakeLists.txt | 33 +- openmp/libomptarget/plugins/amdgpu/CMakeLists.txt | 7 +- openmp/libomptarget/plugins/amdgpu/src/rtl.cpp | 6 +- openmp/libomptarget/plugins/common/CMakeLists.txt | 14 + .../plugins/common/MemoryManager/CMakeLists.txt | 11 + .../plugins/common/MemoryManager/MemoryManager.h | 346 + openmp/libomptarget/plugins/common/elf_common.c | 111 - .../plugins/common/elf_common/CMakeLists.txt | 15 + .../plugins/common/elf_common/elf_common.h | 111 + openmp/libomptarget/plugins/cuda/CMakeLists.txt | 2 + openmp/libomptarget/plugins/cuda/src/rtl.cpp | 102 +- .../plugins/generic-elf-64bit/src/rtl.cpp | 2 +- openmp/libomptarget/plugins/ve/CMakeLists.txt | 1 + openmp/libomptarget/plugins/ve/src/rtl.cpp | 2 +- openmp/libomptarget/src/CMakeLists.txt | 3 +- openmp/libomptarget/src/MemoryManager.cpp | 262 - openmp/libomptarget/src/MemoryManager.h | 95 - openmp/libomptarget/src/device.cpp | 24 +- openmp/libomptarget/src/device.h | 4 - openmp/libomptarget/src/rtl.cpp | 65 +- openmp/libomptarget/src/rtl.h | 33 - openmp/runtime/CMakeLists.txt | 16 +- openmp/runtime/cmake/LibompGetArchitecture.cmake | 13 + openmp/runtime/cmake/LibompUtils.cmake | 2 + openmp/runtime/cmake/config-ix.cmake | 1 + openmp/runtime/src/include/omp.h.var | 7 +- openmp/runtime/src/include/omp_lib.f90.var | 7 +- openmp/runtime/src/include/omp_lib.h.var | 10 +- openmp/runtime/src/kmp.h | 7 +- openmp/runtime/src/kmp_alloc.cpp | 51 +- openmp/runtime/src/kmp_barrier.cpp | 15 +- openmp/runtime/src/kmp_config.h.cmake | 4 + openmp/runtime/test/barrier/omp_barrier.c | 3 + polly/lib/Support/RegisterPasses.cpp | 2 +- runtimes/CMakeLists.txt | 203 + {llvm/runtimes => runtimes}/Components.cmake.in | 0 2362 files changed, 428068 insertions(+), 323415 deletions(-) create mode 100644 .github/lockdown.yml create mode 100644 clang-tools-extra/clangd/ASTSignals.cpp create mode 100644 clang-tools-extra/clangd/ASTSignals.h create mode 100644 clang-tools-extra/clangd/unittests/ASTSignalsTests.cpp create mode 100644 clang/test/CodeGen/aarch64-ls64.c create mode 100644 clang/test/CodeGenCXX/debug-info-gline-tables-only-codeview.cpp create mode 100644 clang/test/CodeGenCXX/difile_entry.cpp create mode 100644 clang/test/CodeGenCXX/fdebug-info-for-profiling.cpp create mode 100644 clang/test/Driver/aix-pragma-pack.c create mode 100644 clang/test/Driver/fcs-profile-generate.c create mode 100644 clang/test/Driver/fdirect-access-external-data.c create mode 100644 clang/test/Driver/sigpipe-handling.c create mode 100644 clang/test/Frontend/fixed_point_conversions_half.c create mode 100644 clang/test/Layout/aix-power-natural-interaction.cpp create mode 100644 clang/test/PCH/aix-pragma-pack.c create mode 100644 clang/test/Sema/aix-pragma-pack-and-align.c create mode 100644 clang/test/Sema/attr-enforce-tcb-errors.cpp create mode 100644 clang/test/Sema/attr-enforce-tcb.c create mode 100644 clang/test/Sema/attr-enforce-tcb.cpp create mode 100644 clang/test/Sema/incompatible-sign.cpp delete mode 100644 clang/test/SemaOpenCL/logical-ops.cl create mode 100644 clang/test/SemaOpenCL/operators.cl create mode 100644 compiler-rt/lib/gwp_asan/optional/printf.h delete mode 100644 compiler-rt/lib/gwp_asan/tests/optional/printf_sanitizer_common.cpp create mode 100644 compiler-rt/lib/gwp_asan/tests/options.cpp create mode 100644 compiler-rt/lib/gwp_asan/tests/platform_specific/printf_sanitiz [...] create mode 100644 compiler-rt/tools/gwp_asan/options_parser_fuzzer.cpp create mode 100644 flang/test/Semantics/altreturn06.f90 create mode 100644 flang/test/Semantics/modfile37.f90 create mode 100644 flang/test/Semantics/modfile38.f90 create mode 100644 flang/test/Semantics/modfile39.f90 create mode 100644 flang/test/Semantics/omp-do01-positivecase.f90 create mode 100644 flang/test/Semantics/omp-do05-positivecase.f90 delete mode 100644 flang/tools/f18/f18_version.h.in create mode 100644 libc/src/__support/common.h delete mode 100644 libc/src/__support/common.h.def create mode 100644 libc/src/ctype/isascii.cpp create mode 100644 libc/src/ctype/isascii.h create mode 100644 libc/src/ctype/toascii.cpp create mode 100644 libc/src/ctype/toascii.h create mode 100644 libc/src/string/memmove.cpp create mode 100644 libc/src/string/memmove.h create mode 100644 libc/test/src/ctype/isascii_test.cpp create mode 100644 libc/test/src/ctype/toascii_test.cpp create mode 100644 libc/test/src/string/memmove_test.cpp create mode 100644 libc/utils/UnitTest/FuchsiaTest.h create mode 100644 libc/utils/UnitTest/LibcTest.cpp create mode 100644 libc/utils/UnitTest/LibcTest.h delete mode 100644 libc/utils/UnitTest/Test.cpp create mode 100644 libcxx/include/support/openbsd/xlocale.h create mode 100644 libcxx/test/std/utilities/meta/meta.unary/meta.unary.prop/is_sc [...] delete mode 100644 lld/test/ELF/debug-gnu-pubnames.s create mode 100644 lld/test/ELF/lto/exclude-libs-libcall.ll create mode 100644 lld/wasm/InputTable.h create mode 100644 lldb/test/API/tools/lldb-server/TestGdbRemoteAttachWait.py delete mode 100644 lldb/tools/debugserver/debugnub-exports rename lldb/tools/debugserver/{source => resources}/debugserver-entitlements.plist (100%) copy lldb/{ => tools/debugserver}/resources/debugserver-macosx-entitlements.plist (100%) rename lldb/tools/debugserver/{source/debugserver-macosx-entitlements.plist => res [...] delete mode 100644 lldb/tools/debugserver/source/com.apple.debugserver.applist.int [...] delete mode 100644 lldb/tools/debugserver/source/com.apple.debugserver.applist.plist delete mode 100644 lldb/tools/debugserver/source/com.apple.debugserver.internal.plist delete mode 100644 lldb/tools/debugserver/source/com.apple.debugserver.plist delete mode 100644 lldb/tools/debugserver/source/com.apple.debugserver.posix.inter [...] delete mode 100644 lldb/tools/debugserver/source/com.apple.debugserver.posix.plist delete mode 100644 lldb/tools/debugserver/source/com.apple.internal.xpc.remote.deb [...] create mode 100644 lldb/unittests/Host/PipeTest.cpp create mode 100644 llvm/lib/Target/AArch64/AArch64SchedA64FX.td create mode 100644 llvm/lib/Target/ARM/ARMBlockPlacement.cpp rename llvm/lib/Target/RISCV/{Utils => MCTargetDesc}/RISCVBaseInfo.cpp (100%) create mode 100644 llvm/lib/Target/RISCV/MCTargetDesc/RISCVBaseInfo.h rename llvm/lib/Target/RISCV/{Utils => MCTargetDesc}/RISCVMatInt.cpp (100%) rename llvm/lib/Target/RISCV/{Utils => MCTargetDesc}/RISCVMatInt.h (100%) delete mode 100644 llvm/lib/Target/RISCV/Utils/CMakeLists.txt delete mode 100644 llvm/lib/Target/RISCV/Utils/RISCVBaseInfo.h create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/legalize-fp128-fconstant.mir create mode 100644 llvm/test/CodeGen/AArch64/dag-combine-insert-subvector.ll create mode 100644 llvm/test/CodeGen/AArch64/ls64-intrinsics.ll create mode 100644 llvm/test/CodeGen/AArch64/sve-bit-counting-pred.ll create mode 100644 llvm/test/CodeGen/AMDGPU/early-term.mir create mode 100644 llvm/test/CodeGen/AMDGPU/memory-legalizer-flat-volatile.ll create mode 100644 llvm/test/CodeGen/AMDGPU/memory-legalizer-global-volatile.ll create mode 100644 llvm/test/CodeGen/AMDGPU/memory-legalizer-local-volatile.ll create mode 100644 llvm/test/CodeGen/AMDGPU/memory-legalizer-private-volatile.ll create mode 100644 llvm/test/CodeGen/Hexagon/autohvx/widen-setcc.ll create mode 100644 llvm/test/CodeGen/PowerPC/fold_swtest_br.ll create mode 100644 llvm/test/CodeGen/PowerPC/legalize-invert-br_cc.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/rvv-vscale.i32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/rvv-vscale.i64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/setcc-fp-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/setcc-fp-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/setcc-integer-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/setcc-integer-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfadd-sdnode-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfadd-sdnode-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfclass-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfclass-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfdiv-sdnode-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfdiv-sdnode-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfmul-sdnode-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfmul-sdnode-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfsub-sdnode-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfsub-sdnode-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vselect-fp-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vselect-fp-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vselect-int-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vselect-int-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vsplats-fp.ll create mode 100644 llvm/test/CodeGen/SPARC/fp128-split.ll create mode 100644 llvm/test/CodeGen/SystemZ/misched-cutoff.ll create mode 100644 llvm/test/CodeGen/Thumb2/LowOverheadLoops/constbound.ll create mode 100644 llvm/test/CodeGen/Thumb2/block-placement.mir create mode 100644 llvm/test/CodeGen/VE/VELIntrinsics/extract.ll create mode 100644 llvm/test/CodeGen/VE/VELIntrinsics/insert.ll delete mode 100644 llvm/test/CodeGen/WebAssembly/eh-labels.mir create mode 100644 llvm/test/CodeGen/WebAssembly/exception.mir create mode 100644 llvm/test/CodeGen/X86/AMX/amx-spill-merge.ll create mode 100644 llvm/test/CodeGen/X86/call-rv-marker.ll delete mode 100644 llvm/test/CodeGen/X86/fast-isel-constant.ll create mode 100644 llvm/test/CodeGen/X86/fast-isel-prolog-dbgloc.ll create mode 100644 llvm/test/CodeGen/X86/horizontal-shuffle-3.ll create mode 100644 llvm/test/CodeGen/X86/horizontal-sum.ll create mode 100644 llvm/test/CodeGen/X86/pr48727.ll create mode 100644 llvm/test/CodeGen/lit.local.cfg create mode 100644 llvm/test/DebugInfo/X86/LLVM_implicit_pointer.ll create mode 100644 llvm/test/DebugInfo/llvm-symbolizer-bbsections-test.s create mode 100644 llvm/test/LTO/X86/objc-arc-contract.ll create mode 100644 llvm/test/LTO/X86/tli-nobuiltin.ll create mode 100644 llvm/test/MC/PowerPC/modern-aix-as.s create mode 100644 llvm/test/MachineVerifier/verifier-statepoint.mir delete mode 100644 llvm/test/Other/new-pm-module-inliner-wrapper.ll create mode 100644 llvm/test/TableGen/cast-string.td create mode 100644 llvm/test/TableGen/spurious-semi.td create mode 100644 llvm/test/Transforms/Coroutines/coro-spill-promise.ll create mode 100644 llvm/test/Transforms/DeadStoreElimination/MSSA/stores-of-existi [...] create mode 100644 llvm/test/Transforms/FunctionAttrs/willreturn.ll create mode 100644 llvm/test/Transforms/IROutliner/outlining-bitcasts.ll create mode 100644 llvm/test/Transforms/InstCombine/X86/x86-amx-load-store.ll create mode 100644 llvm/test/Transforms/InstCombine/select-safe-transforms.ll create mode 100644 llvm/test/Transforms/InstSimplify/fptoi-sat.ll create mode 100644 llvm/test/Transforms/LoopDeletion/zero-btc.ll create mode 100644 llvm/test/Transforms/LoopIdiom/memcpy.ll create mode 100644 llvm/test/Transforms/LoopStrengthReduce/callbr-critical-edge-sp [...] create mode 100644 llvm/test/Transforms/LoopStrengthReduce/callbr-critical-edge-sp [...] create mode 100644 llvm/test/Transforms/LoopUnroll/unroll-after-peel.ll create mode 100644 llvm/test/Transforms/SimpleLoopUnswitch/pipeline.ll create mode 100644 llvm/test/Transforms/SimplifyCFG/switchToSelect-domtree-preserv [...] create mode 100644 llvm/test/Transforms/UniqueInternalLinkageNames/unique-internal [...] delete mode 100644 llvm/test/Transforms/UniqueLinkageNames/unique-internal-linkage [...] create mode 100644 llvm/test/Verifier/noalias_scope_decl.ll create mode 100644 llvm/test/tools/dsymutil/Inputs/private/tmp/dwarf5/dwarf5.o create mode 100755 llvm/test/tools/dsymutil/Inputs/private/tmp/dwarf5/dwarf5.out create mode 100644 llvm/test/tools/dsymutil/Inputs/private/tmp/eh_frame/eh_frame.o create mode 100755 llvm/test/tools/dsymutil/Inputs/private/tmp/eh_frame/eh_frame.out create mode 100644 llvm/test/tools/dsymutil/X86/dwarf5.test create mode 100644 llvm/test/tools/dsymutil/X86/eh_frame.test create mode 100644 llvm/test/tools/dsymutil/X86/timestamp-mismatch.test create mode 100755 llvm/test/tools/llvm-profgen/Inputs/inline-cs-pseudoprobe.perfbin create mode 100644 llvm/test/tools/llvm-profgen/Inputs/inline-cs-pseudoprobe.perfscript create mode 100755 llvm/test/tools/llvm-profgen/Inputs/noinline-cs-pseudoprobe.perfbin create mode 100644 llvm/test/tools/llvm-profgen/Inputs/noinline-cs-pseudoprobe.perfscript create mode 100644 llvm/test/tools/llvm-profgen/inline-cs-pseudoprobe.test create mode 100644 llvm/test/tools/llvm-profgen/noinline-cs-pseudoprobe.test create mode 100644 llvm/test/tools/llvm-profgen/pseudoprobe-decoding.test create mode 100644 llvm/test/tools/llvm-readobj/ELF/symtab-shndx.test create mode 100644 llvm/tools/llvm-profgen/PseudoProbe.cpp create mode 100644 llvm/tools/llvm-profgen/PseudoProbe.h delete mode 100644 llvm/utils/gn/secondary/llvm/lib/Target/RISCV/Utils/BUILD.gn create mode 100644 mlir/docs/BufferDeallocationInternals.md create mode 100644 mlir/include/mlir-c/Dialect/Linalg.h create mode 100644 mlir/include/mlir-c/Dialect/SCF.h create mode 100644 mlir/include/mlir-c/Dialect/Shape.h create mode 100644 mlir/include/mlir-c/Dialect/Standard.h create mode 100644 mlir/include/mlir-c/Dialect/Tensor.h delete mode 100644 mlir/include/mlir-c/StandardDialect.h create mode 100644 mlir/include/mlir/Analysis/LinearTransform.h create mode 100644 mlir/include/mlir/CAPI/Registration.h create mode 100644 mlir/include/mlir/Conversion/ComplexToLLVM/ComplexToLLVM.h create mode 100644 mlir/include/mlir/Conversion/TosaToLinalg/TosaToLinalg.h copy mlir/include/mlir/Dialect/{PDL => Complex}/CMakeLists.txt (100%) create mode 100644 mlir/include/mlir/Dialect/Complex/IR/CMakeLists.txt create mode 100644 mlir/include/mlir/Dialect/Complex/IR/Complex.h create mode 100644 mlir/include/mlir/Dialect/Complex/IR/ComplexBase.td create mode 100644 mlir/include/mlir/Dialect/Complex/IR/ComplexOps.td delete mode 100644 mlir/include/mlir/Dialect/PDL/IR/PDLBase.td create mode 100644 mlir/include/mlir/Dialect/PDL/IR/PDLDialect.td create mode 100644 mlir/include/mlir/Dialect/PDL/IR/PDLOps.h create mode 100644 mlir/include/mlir/Dialect/PDL/IR/PDLTypes.td create mode 100644 mlir/include/mlir/Dialect/SPIRV/IR/SPIRVBarrierOps.td create mode 100644 mlir/include/mlir/Dialect/SPIRV/IR/SPIRVMemoryOps.td create mode 100644 mlir/include/mlir/Dialect/SPIRV/IR/SPIRVMiscOps.td create mode 100644 mlir/include/mlir/Dialect/StandardOps/Utils/Utils.h create mode 100644 mlir/include/mlir/TableGen/Builder.h create mode 100644 mlir/lib/Analysis/LinearTransform.cpp create mode 100644 mlir/lib/Bindings/Python/LinalgOps.td create mode 100644 mlir/lib/Bindings/Python/ShapeOps.td create mode 100644 mlir/lib/Bindings/Python/TensorOps.td create mode 100644 mlir/lib/CAPI/Dialect/CMakeLists.txt create mode 100644 mlir/lib/CAPI/Dialect/Linalg.cpp create mode 100644 mlir/lib/CAPI/Dialect/SCF.cpp create mode 100644 mlir/lib/CAPI/Dialect/Shape.cpp create mode 100644 mlir/lib/CAPI/Dialect/Standard.cpp create mode 100644 mlir/lib/CAPI/Dialect/Tensor.cpp delete mode 100644 mlir/lib/CAPI/Standard/CMakeLists.txt delete mode 100644 mlir/lib/CAPI/Standard/StandardDialect.cpp create mode 100644 mlir/lib/Conversion/ComplexToLLVM/CMakeLists.txt create mode 100644 mlir/lib/Conversion/ComplexToLLVM/ComplexToLLVM.cpp create mode 100644 mlir/lib/Conversion/TosaToLinalg/CMakeLists.txt create mode 100644 mlir/lib/Conversion/TosaToLinalg/TosaToLinalg.cpp create mode 100644 mlir/lib/Conversion/TosaToLinalg/TosaToLinalgPass.cpp copy mlir/{include/mlir/Dialect/PDL => lib/Dialect/Complex}/CMakeLists.txt (100%) create mode 100644 mlir/lib/Dialect/Complex/IR/CMakeLists.txt create mode 100644 mlir/lib/Dialect/Complex/IR/ComplexDialect.cpp create mode 100644 mlir/lib/Dialect/Complex/IR/ComplexOps.cpp create mode 100644 mlir/lib/Dialect/StandardOps/Utils/Utils.cpp create mode 100644 mlir/lib/TableGen/Builder.cpp create mode 100644 mlir/lib/Target/SPIRV/CMakeLists.txt delete mode 100644 mlir/lib/Target/SPIRV/Deserialization.cpp create mode 100644 mlir/lib/Target/SPIRV/Deserialization/CMakeLists.txt create mode 100644 mlir/lib/Target/SPIRV/Deserialization/Deserialization.cpp create mode 100644 mlir/lib/Target/SPIRV/Deserialization/DeserializeOps.cpp create mode 100644 mlir/lib/Target/SPIRV/Deserialization/Deserializer.cpp create mode 100644 mlir/lib/Target/SPIRV/Deserialization/Deserializer.h delete mode 100644 mlir/lib/Target/SPIRV/Serialization.cpp create mode 100644 mlir/lib/Target/SPIRV/Serialization/CMakeLists.txt create mode 100644 mlir/lib/Target/SPIRV/Serialization/Serialization.cpp create mode 100644 mlir/test/Bindings/Python/ir_affine_expr.py create mode 100644 mlir/test/Conversion/ComplexToLLVM/convert-to-llvm.mlir create mode 100644 mlir/test/Conversion/TosaToLinalg/tosa-to-linalg.mlir create mode 100644 mlir/test/Dialect/Complex/ops.mlir create mode 100644 mlir/test/Dialect/Linalg/loop-order.mlir create mode 100644 mlir/test/Dialect/Linalg/sparse_nd.mlir create mode 100644 mlir/test/Dialect/Linalg/sparse_vector.mlir create mode 100644 mlir/test/Dialect/SPIRV/IR/barrier-ops.mlir create mode 100644 mlir/test/Dialect/SPIRV/IR/cast-ops.mlir create mode 100644 mlir/test/Dialect/SPIRV/IR/memory-ops.mlir create mode 100644 mlir/test/Dialect/SPIRV/IR/misc-ops.mlir delete mode 100644 mlir/test/Dialect/SPIRV/IR/ops.mlir create mode 100644 mlir/test/Target/SPIRV/barrier-ops.mlir delete mode 100644 mlir/test/Target/SPIRV/barrier.mlir create mode 100644 mlir/test/Transforms/test-pattern-selective-replacement.mlir create mode 100644 mlir/test/mlir-tblgen/directive-common.td delete mode 100644 mlir/test/mlir-tblgen/openmp-common.td create mode 100644 mlir/tools/mlir-tblgen/DirectiveCommonGen.cpp delete mode 100644 mlir/tools/mlir-tblgen/OpenMPCommonGen.cpp create mode 100644 mlir/unittests/Analysis/LinearTransformTest.cpp create mode 100644 openmp/libomptarget/plugins/common/CMakeLists.txt create mode 100644 openmp/libomptarget/plugins/common/MemoryManager/CMakeLists.txt create mode 100644 openmp/libomptarget/plugins/common/MemoryManager/MemoryManager.h delete mode 100644 openmp/libomptarget/plugins/common/elf_common.c create mode 100644 openmp/libomptarget/plugins/common/elf_common/CMakeLists.txt create mode 100644 openmp/libomptarget/plugins/common/elf_common/elf_common.h delete mode 100644 openmp/libomptarget/src/MemoryManager.cpp delete mode 100644 openmp/libomptarget/src/MemoryManager.h create mode 100644 runtimes/CMakeLists.txt rename {llvm/runtimes => runtimes}/Components.cmake.in (100%) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 10 months

[toolchain/ci/glibc] branch linaro-local/ci/tcwg_bmk_tx1/llvm-master-aarch64-spec2k6-Oz_LTO updated (eeaa19f75e -> 86f65dffc2)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk_tx1/llvm-master-aarch64-spec2k6-Oz_LTO in repository toolchain/ci/glibc. from eeaa19f75e mntent: Use __putc_unlocked instead of fputc_unlocked adds 1b5c9dfeb2 ARC: Regenerate ulps adds c6e2ca2c3f POSIX locale: Fix typo in comment adds a7e9dbb774 Add xchdir to libsupport. adds 7a72265436 Add xfchmod to libsupport adds 2cd361b511 posix: Correct attribute access mode on readlinkat [BZ #27024]. adds c31b1f5231 riscv: support GNU indirect function adds 313bfd505e riscv: Initialize $gp before resolving the IRELATIVE relocation adds 1c426b1d59 Update STATX_ATTR_DAX value from Linux 5.10. adds 7b9c3260bc support: Add xchmod wrapper adds 42dda89dcb posix: Fix return value of system if shell can not be execut [...] adds 4dddd7e9cb posix: Sync tempname with gnulib [BZ #26648] adds bf7db6d369 math: Add BZ#18980 fix back on dbl-64 cosh adds 87d583c6e8 install: Replace scripts/output-format.sed with objdump -f [ [...] adds 0400f92833 Makerules: Do not require startup files for format.lds probe object adds f430293d84 posix: consume less entropy on tempname adds 2ef23b5205 x86: Set header.feature_1 in TCB for always-on CET [BZ #27177] adds 86a4d3fa7d elf: work around a gcc bug in elf_get_dynamic_info adds efbbd9c33a ldconfig/x86: Store ISA level in cache and aux cache adds cf12900645 Use the right argument code in unnormal tests adds 7137d682eb ifuncmain6pie: Remove the circular IFUNC dependency [BZ #20019] adds d18f59bf92 Fix x86 build with --enable-tunable=no adds 2d651eb926 x86: Move x86 processor cache info to cpu_features adds cc528f9a7e math/test-tgmath2: Fix fabs failure when no long double adds 86f65dffc2 ld.so: Add --list-tunables to print tunable values No new revisions were added by this update. Summary of changes: Makerules | 16 +- NEWS | 4 + benchtests/strcoll-inputs/filelist#en_US.UTF-8 | 1 - config.make.in | 1 - configure | 19 - configure.ac | 11 - elf/Makefile | 13 + elf/cache.c | 39 +- elf/dl-cache.c | 4 + elf/dl-main.h | 2 +- elf/dl-tunables.c | 43 ++ elf/dl-tunables.h | 2 + elf/dl-usage.c | 7 +- elf/get-dynamic-info.h | 41 +- elf/ifuncmain6pie.c | 14 +- elf/ifuncmod6.c | 8 +- elf/ldconfig.c | 18 +- elf/readelflib.c | 81 +++- elf/readlib.c | 7 +- elf/rtld.c | 19 + elf/tst-glibc-hwcaps-2-cache.c | 45 ++ .../etc/ld.so.conf | 0 .../postclean.req | 0 elf/tst-glibc-hwcaps-2-cache.script | 8 + elf/tst-rtld-list-tunables.exp | 14 + elf/tst-rtld-list-tunables.sh | 34 ++ io/bits/statx-generic.h | 2 +- libc-abis | 1 + localedata/locales/POSIX | 2 +- manual/tunables.texi | 38 ++ math/libm-test-driver.c | 12 +- math/libm-test-fpclassify.inc | 14 +- math/libm-test-isinf.inc | 14 +- math/libm-test-isnan.inc | 14 +- math/libm-test-issignaling.inc | 14 +- math/test-tgmath2.c | 4 +- posix/unistd.h | 2 +- scripts/output-format.sed | 35 -- stdlib/tst-system.c | 17 + support/Makefile | 3 + support/xchdir.c | 28 ++ support/xchmod.c | 30 ++ support/xfchmod.c | 28 ++ support/xunistd.h | 3 + sysdeps/arc/fpu/libm-test-ulps | 8 +- sysdeps/generic/dl-cache.h | 16 +- sysdeps/generic/dl-isa-level.h | 25 ++ sysdeps/generic/elf-read-prop.h | 34 ++ sysdeps/generic/ldconfig.h | 22 +- sysdeps/ieee754/dbl-64/e_cosh.c | 3 +- sysdeps/posix/system.c | 4 + sysdeps/posix/tempname.c | 291 +++++++------ sysdeps/riscv/dl-irel.h | 56 +++ sysdeps/riscv/dl-machine.h | 44 +- sysdeps/unix/sysv/linux/arm/readelflib.c | 22 +- sysdeps/unix/sysv/linux/ia64/readelflib.c | 22 +- sysdeps/unix/sysv/linux/mips/readelflib.c | 22 +- sysdeps/unix/sysv/linux/powerpc/readelflib.c | 22 +- sysdeps/unix/sysv/linux/riscv/readelflib.c | 22 +- sysdeps/unix/sysv/linux/s390/readelflib.c | 22 +- sysdeps/unix/sysv/linux/sparc/readelflib.c | 22 +- sysdeps/unix/sysv/linux/x86/elf-read-prop.h | 60 +++ sysdeps/unix/sysv/linux/x86/readelflib.c | 23 +- sysdeps/unix/sysv/linux/x86_64/Makefile | 51 +++ .../unix/sysv/linux/x86_64/tst-glibc-hwcaps-2.c | 84 ++++ .../sysv/linux/x86_64/x86-64-isa-level-VALUE.c | 4 + sysdeps/x86/Makefile | 6 + sysdeps/x86/cacheinfo.c | 46 ++- sysdeps/x86/cacheinfo.h | 400 ++---------------- sysdeps/x86/cpu-features.c | 35 +- sysdeps/x86/dl-cacheinfo.h | 460 +++++++++++++++++++++ sysdeps/x86/dl-cet.c | 5 +- sysdeps/x86/dl-isa-level.h | 31 ++ sysdeps/x86/get-isa-level.h | 1 + sysdeps/x86/include/cpu-features.h | 22 + sysdeps/x86/tst-setjmp-cet.c | 1 + sysdeps/x86_64/dl-hwcaps-subdirs.c | 1 + 77 files changed, 1797 insertions(+), 802 deletions(-) create mode 100644 elf/tst-glibc-hwcaps-2-cache.c copy elf/{tst-glibc-hwcaps-cache.root => tst-glibc-hwcaps-2-cache.root}/etc/ld.so. [...] copy elf/{tst-glibc-hwcaps-cache.root => tst-glibc-hwcaps-2-cache.root}/postclean. [...] create mode 100644 elf/tst-glibc-hwcaps-2-cache.script create mode 100644 elf/tst-rtld-list-tunables.exp create mode 100755 elf/tst-rtld-list-tunables.sh delete mode 100644 scripts/output-format.sed create mode 100644 support/xchdir.c create mode 100644 support/xchmod.c create mode 100644 support/xfchmod.c create mode 100644 sysdeps/generic/dl-isa-level.h create mode 100644 sysdeps/generic/elf-read-prop.h create mode 100644 sysdeps/riscv/dl-irel.h create mode 100644 sysdeps/unix/sysv/linux/x86/elf-read-prop.h create mode 100644 sysdeps/unix/sysv/linux/x86_64/tst-glibc-hwcaps-2.c create mode 100644 sysdeps/unix/sysv/linux/x86_64/x86-64-isa-level-VALUE.c create mode 100644 sysdeps/x86/dl-isa-level.h create mode 100644 sysdeps/x86/tst-setjmp-cet.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 10 months

Jump to page:

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

Tcwg-commits January 2021