Tcwg-commits January 2021

tcwg-commits@lists.linaro.org

5 participants
9360 discussions

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_gnu/gnu-master-arm-bootstrap_debug updated (d9577bbf -> a457e5ae)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu/gnu-master-arm-bootstrap_debug in repository toolchain/ci/base-artifacts. discards d9577bbf 0: update: gcc-3804e937b0e252a7e42632fe6d9f898f1851a49c: 1 new a457e5ae 0: update: gcc-9ee33d7c33fa757d7011addfa6bdd0ccb6212181: 1 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (d9577bbf) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_gnu/gnu-master-arm-boots [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 128 +- 02-prepare_abe/console.log | 250 +- 04-build_abe-bootstrap_debug/console.log | 90418 ++++++++++++++-------------- 05-check_regression/console.log | 6 +- 06-update_baseline/console.log | 2 +- console.log | 90806 ++++++++++++++--------------- jenkins/manifest.sh | 12 +- 7 files changed, 90811 insertions(+), 90811 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 10 months

[toolchain/ci/linux] branch linaro-local/ci/tcwg_kernel/gnu-release-arm-stable-defconfig updated (f6c7d64a3e05 -> 3b492007056b)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-arm-stable-defconfig in repository toolchain/ci/linux. from f6c7d64a3e05 Merge v5.10.7 adds bca9ca5a603f powerpc/32s: Fix RTAS machine check with VMAP stack adds 1d5e50da5cc7 io_uring: synchronise IOPOLL on task_submit fail adds bc924dd21ecf io_uring: limit {io|sq}poll submit locking scope adds 85e25e2370a2 io_uring: patch up IOPOLL overflow_flush sync adds 85bbe2e64ab4 RDMA/hns: Avoid filling sl in high 3 bits of vlan_id adds 9d7751a39a19 iommu/arm-smmu-qcom: Initialize SCTLR of the bypass context adds 51495b719515 drm/panfrost: Don't corrupt the queue mutex on open/close adds 458b40598dc0 io_uring: Fix return value from alloc_fixed_file_ref_node adds e28ace868c1e scsi: ufs: Fix -Wsometimes-uninitialized warning adds 87738164592f btrfs: skip unnecessary searches for xattrs when logging an inode adds 17243f73ad74 btrfs: fix deadlock when cloning inline extent and low on [...] adds e3b5252b5cdb btrfs: shrink delalloc pages instead of full inodes adds b044a949a5c5 net: cdc_ncm: correct overhead in delayed_ndp_size adds 799d8080f903 net: hns3: fix incorrect handling of sctp6 rss tuple adds ed59d391ee5e net: hns3: fix the number of queues actually used by ARQ adds 8d12c062ca99 net: hns3: fix a phy loopback fail issue adds 413a79ccb98e net: stmmac: dwmac-sun8i: Fix probe error handling adds 22e1ed2abc66 net: stmmac: dwmac-sun8i: Balance internal PHY resource re [...] adds 35526a9c46b4 net: stmmac: dwmac-sun8i: Balance internal PHY power adds 60de77165d0b net: stmmac: dwmac-sun8i: Balance syscon (de)initialization adds 9591f32a630f net: vlan: avoid leaks on register_vlan_dev() failures adds 2a432be9ba44 net/sonic: Fix some resource leaks in error handling paths adds 210b9cdb3d5b net: bareudp: add missing error handling for bareudp_link_ [...] adds 6d233d9501af ptp: ptp_ines: prevent build when HAS_IOMEM is not set adds 69363e37d470 net: ipv6: fib: flush exceptions when purging route adds 541c22aad368 tools: selftests: add test for changing routes with PTMU e [...] adds d5fc41ebe260 net: fix pmtu check in nopmtudisc mode adds b0ff6d00edac net: ip: always refragment ip defragmented packets adds 694635a7b8cb chtls: Fix hardware tid leak adds 2702758d42a4 chtls: Remove invalid set_tcb call adds 523cea39aab2 chtls: Fix panic when route to peer not configured adds d9297487df15 chtls: Avoid unnecessary freeing of oreq pointer adds 5a1af38e06b6 chtls: Replace skb_dequeue with skb_peek adds 23e696e2f382 chtls: Added a check to avoid NULL pointer dereference adds ab8e7a1af3f2 chtls: Fix chtls resources release sequence adds 2e7635299fbf octeontx2-af: fix memory leak of lmac and lmac->name adds 6486bc0a3400 nexthop: Fix off-by-one error in error path adds eaa7a6c39d10 nexthop: Unlink nexthop group entry in error path adds 5fb8a3116cd0 nexthop: Bounce NHA_GATEWAY in FDB nexthop groups adds 1214d69a2bfc s390/qeth: fix deadlock during recovery adds af0c184ea106 s390/qeth: fix locking for discipline setup / removal adds af9b4ab6ee6d s390/qeth: fix L2 header access in qeth_l3_osa_features_check() adds d6d3f9de7a06 net: dsa: lantiq_gswip: Exclude RMII from modes that report 1 GbE adds 39e86d3ca489 net/mlx5: Use port_num 1 instead of 0 when delete a RoCE address adds dd7cce96dd37 net/mlx5e: ethtool, Fix restriction of autoneg with 56G adds 1e5b0a2300bb net/mlx5e: In skb build skip setting mark in switchdev mode adds 8543acf02563 net/mlx5: Check if lag is supported before creating one adds 6aebfdacad97 scsi: lpfc: Fix variable 'vport' set but not used in lpfc_ [...] adds bca9046c36d3 ionic: start queues before announcing link up adds 797c128d3c7d HID: wacom: Fix memory leakage caused by kfifo_alloc adds 797335659e58 fanotify: Fix sys_fanotify_mark() on native x86-32 adds 0a27398d8969 ARM: OMAP2+: omap_device: fix idling of devices during probe adds 75dfd242b46a i2c: sprd: use a specific timeout to avoid system hang up issue adds e095ac6bc3ea dmaengine: dw-edma: Fix use after free in dw_edma_alloc_chunk() adds 4abc2dbd8822 selftests/bpf: Clarify build error if no vmlinux adds 9b990788d84d can: tcan4x5x: fix bittiming const, use common bittiming f [...] adds 9fc286ed3926 can: m_can: m_can_class_unregister(): remove erroneous m_c [...] adds 175465cb6d87 can: kvaser_pciefd: select CONFIG_CRC32 adds a885713b0c03 spi: spi-geni-qcom: Fail new xfers if xfer/cancel/abort pending adds 932e130e3dc8 cpufreq: powernow-k8: pass policy rather than use cpufreq_ [...] adds c75a66726d7e spi: spi-geni-qcom: Fix geni_spi_isr() NULL dereference in [...] adds 7a30d664c949 spi: stm32: FIFO threshold level - fix align packet size adds d908dd5c1064 i2c: i801: Fix the i2c-mux gpiod_lookup_table not being pr [...] adds 8f243682e5ed i2c: mediatek: Fix apdma and i2c hand-shake timeout adds e5689d84ebd8 bcache: set bcache device into read-only mode for BCH_FEAT [...] adds 6a0e580ded88 interconnect: imx: Add a missing of_node_put after of_devi [...] adds fcd04aa9b52c interconnect: qcom: fix rpmh link failures adds ceb97fbe4816 dmaengine: mediatek: mtk-hsdma: Fix a resource leak in the [...] adds 41f95d84fcf5 dmaengine: milbeaut-xdmac: Fix a resource leak in the erro [...] adds e72371fab4ea dmaengine: xilinx_dma: check dma_async_device_register ret [...] adds c16e7cfc1baf dmaengine: xilinx_dma: fix incompatible param warning in _ [...] adds d4a7eb9fbfcc dmaengine: xilinx_dma: fix mixed_enum_type coverity warning adds 41dcfc0cb955 arm64: mm: Fix ARCH_LOW_ADDRESS_LIMIT when !CONFIG_ZONE_DMA adds f03e2257df3c qed: select CONFIG_CRC32 adds e208085c82f7 phy: dp83640: select CONFIG_CRC32 adds 0d813da1bde0 wil6210: select CONFIG_CRC32 adds 432071f6af70 block: rsxx: select CONFIG_CRC32 adds 771865dc5a6e lightnvm: select CONFIG_CRC32 adds 2bbe923d7a84 zonefs: select CONFIG_CRC32 adds 39b3204e54c1 iommu/vt-d: Fix misuse of ALIGN in qi_flush_piotlb() adds 2a21faa9c596 iommu/intel: Fix memleak in intel_irq_remapping_alloc adds 31a3520409ff bpftool: Fix compilation failure for net.o with older glibc adds b23accd11a89 nvme-tcp: Fix possible race of io_work and direct send adds 699804e07641 net/mlx5e: Fix memleak in mlx5e_create_l2_table_groups adds 6defee43fe54 net/mlx5e: Fix two double free cases adds c9698380b01a regmap: debugfs: Fix a memory leak when calling regmap_attach_dev adds 344f59a93151 wan: ds26522: select CONFIG_BITREVERSE adds ae4db0bc5cde arm64: cpufeature: remove non-exist CONFIG_KVM_ARM_HOST adds 734bd3f8256b regulator: qcom-rpmh-regulator: correct hfsmps515 definition adds e7f0992529b2 net: mvpp2: disable force link UP during port init procedure adds 729319e4f177 drm/i915/dp: Track pm_qos per connector adds e336a772cdcb net: mvneta: fix error message when MTU too large for XDP adds c5c22948f235 selftests: fib_nexthops: Fix wrong mausezahn invocation adds 610e2c5699f8 KVM: arm64: Don't access PMCR_EL0 when no PMU is available adds 9ad0375ed292 xsk: Fix race in SKB mode transmit with shared cq adds be665727363f xsk: Rollback reservation at NETDEV_TX_BUSY adds 6f7a362e1c6f block/rnbd-clt: avoid module unload race with close confirmation adds 61e8c02ae6d6 can: isotp: isotp_getname(): fix kernel information leak adds 481097d66174 block: fix use-after-free in disk_part_iter_next adds 43f6ea41408b net: drop bogus skb with CHECKSUM_PARTIAL and offset beyon [...] adds 75e5e51acf59 regmap: debugfs: Fix a reversed if statement in regmap_deb [...] adds 27c6968cfb76 drm/panfrost: Remove unused variables in panfrost_job_close() adds b77681d400f4 tools headers UAPI: Sync linux/fscrypt.h with the kernel sources adds 7a1519a74f3d Linux 5.10.8 adds 3b492007056b Merge v5.10.8 No new revisions were added by this update. Summary of changes: Makefile | 2 +- arch/Kconfig | 6 + arch/arm/mach-omap2/omap_device.c | 8 +- arch/arm64/include/asm/processor.h | 3 +- arch/arm64/kernel/cpufeature.c | 2 +- arch/arm64/kvm/sys_regs.c | 4 + arch/arm64/mm/init.c | 2 +- arch/powerpc/kernel/head_book3s_32.S | 9 ++ arch/x86/Kconfig | 1 + block/genhd.c | 9 +- drivers/base/regmap/regmap-debugfs.c | 9 +- drivers/block/Kconfig | 1 + drivers/block/rnbd/rnbd-clt.c | 3 +- drivers/cpufreq/powernow-k8.c | 9 +- drivers/dma/dw-edma/dw-edma-core.c | 4 +- drivers/dma/mediatek/mtk-hsdma.c | 1 + drivers/dma/milbeaut-xdmac.c | 4 +- drivers/dma/xilinx/xilinx_dma.c | 11 +- drivers/gpu/drm/i915/display/intel_display_types.h | 3 + drivers/gpu/drm/i915/display/intel_dp.c | 8 +- drivers/gpu/drm/i915/i915_drv.c | 5 - drivers/gpu/drm/i915/i915_drv.h | 3 - drivers/gpu/drm/panfrost/panfrost_job.c | 13 +-- drivers/hid/wacom_sys.c | 35 +++++- drivers/i2c/busses/i2c-i801.c | 2 +- drivers/i2c/busses/i2c-mt65xx.c | 27 ++++- drivers/i2c/busses/i2c-sprd.c | 8 +- drivers/infiniband/hw/hns/hns_roce_ah.c | 11 +- drivers/interconnect/imx/imx.c | 1 + drivers/interconnect/qcom/Kconfig | 23 ++-- drivers/iommu/arm/arm-smmu/arm-smmu-qcom.c | 2 + drivers/iommu/intel/dmar.c | 4 +- drivers/iommu/intel/irq_remapping.c | 2 + drivers/lightnvm/Kconfig | 1 + drivers/md/bcache/super.c | 15 +++ drivers/net/bareudp.c | 22 ++-- drivers/net/can/Kconfig | 1 + drivers/net/can/m_can/m_can.c | 2 - drivers/net/can/m_can/tcan4x5x.c | 26 ----- drivers/net/dsa/lantiq_gswip.c | 7 +- .../chelsio/inline_crypto/chtls/chtls_cm.c | 71 ++++-------- drivers/net/ethernet/hisilicon/hns3/hclge_mbx.h | 4 +- .../ethernet/hisilicon/hns3/hns3pf/hclge_main.c | 9 +- .../ethernet/hisilicon/hns3/hns3pf/hclge_main.h | 2 + .../ethernet/hisilicon/hns3/hns3vf/hclgevf_main.c | 9 +- .../ethernet/hisilicon/hns3/hns3vf/hclgevf_main.h | 2 + drivers/net/ethernet/marvell/mvneta.c | 2 +- drivers/net/ethernet/marvell/mvpp2/mvpp2_main.c | 14 ++- drivers/net/ethernet/marvell/octeontx2/af/cgx.c | 14 ++- .../net/ethernet/mellanox/mlx5/core/en/rep/tc.c | 5 + .../net/ethernet/mellanox/mlx5/core/en_ethtool.c | 24 +++- drivers/net/ethernet/mellanox/mlx5/core/en_fs.c | 3 + drivers/net/ethernet/mellanox/mlx5/core/lag.c | 11 +- drivers/net/ethernet/mellanox/mlx5/core/rdma.c | 2 +- drivers/net/ethernet/natsemi/macsonic.c | 12 +- drivers/net/ethernet/natsemi/xtsonic.c | 7 +- drivers/net/ethernet/pensando/ionic/ionic_lif.c | 12 +- drivers/net/ethernet/qlogic/Kconfig | 1 + drivers/net/ethernet/stmicro/stmmac/dwmac-sun8i.c | 129 +++++++++++++-------- drivers/net/usb/cdc_ncm.c | 8 +- drivers/net/wan/Kconfig | 1 + drivers/net/wireless/ath/wil6210/Kconfig | 1 + drivers/nvme/host/tcp.c | 12 +- drivers/ptp/Kconfig | 2 + drivers/regulator/qcom-rpmh-regulator.c | 2 +- drivers/s390/net/qeth_core.h | 3 +- drivers/s390/net/qeth_core_main.c | 38 +++--- drivers/s390/net/qeth_l2_main.c | 2 +- drivers/s390/net/qeth_l3_main.c | 4 +- drivers/scsi/lpfc/lpfc_sli.c | 2 - drivers/scsi/ufs/ufshcd.c | 2 +- drivers/spi/spi-geni-qcom.c | 73 +++++++++++- drivers/spi/spi-stm32.c | 4 +- fs/btrfs/btrfs_inode.h | 16 +++ fs/btrfs/ctree.h | 3 +- fs/btrfs/dev-replace.c | 2 +- fs/btrfs/inode.c | 69 ++++++++--- fs/btrfs/ioctl.c | 2 +- fs/btrfs/reflink.c | 15 +++ fs/btrfs/space-info.c | 4 +- fs/btrfs/tree-log.c | 8 ++ fs/btrfs/xattr.c | 4 +- fs/io_uring.c | 100 ++++++++-------- fs/notify/fanotify/fanotify_user.c | 17 ++- fs/zonefs/Kconfig | 1 + include/linux/syscalls.h | 24 ++++ include/net/xdp_sock.h | 4 - include/net/xsk_buff_pool.h | 5 + net/8021q/vlan.c | 3 +- net/can/isotp.c | 1 + net/core/skbuff.c | 6 + net/ipv4/ip_output.c | 2 +- net/ipv4/ip_tunnel.c | 11 +- net/ipv4/nexthop.c | 6 +- net/ipv6/ip6_fib.c | 5 +- net/xdp/xsk.c | 12 +- net/xdp/xsk_buff_pool.c | 1 + net/xdp/xsk_queue.h | 5 + tools/bpf/bpftool/net.c | 1 - tools/include/uapi/linux/fscrypt.h | 5 +- tools/testing/selftests/bpf/Makefile | 3 + tools/testing/selftests/net/fib_nexthops.sh | 2 +- tools/testing/selftests/net/pmtu.sh | 71 +++++++++++- 103 files changed, 829 insertions(+), 375 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 10 months

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_kernel/gnu-release-arm-stable-defconfig updated (5d201f32885 -> 4fdb9c83408)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-arm-stable-defconfig in repository toolchain/ci/gcc. from 5d201f32885 Daily bump. adds 8f2ed3fe616 Daily bump. adds 05318fb8a89 testsuite: i386: Require ifunc support in gcc.target/i386/p [...] adds a7c7dd708aa Daily bump. adds 4fdb9c83408 Daily bump. No new revisions were added by this update. Summary of changes: gcc/DATESTAMP | 2 +- gcc/testsuite/ChangeLog | 4 ++++ gcc/testsuite/gcc.target/i386/pr98100.c | 1 + 3 files changed, 6 insertions(+), 1 deletion(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 10 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/gnu-release-arm-stable-defconfig updated (16b4fa40 -> bc205cc6)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-arm-stable-defconfig in repository toolchain/ci/base-artifacts. discards 16b4fa40 0: update: binutils-gcc-linux-qemu: boot new bc205cc6 0: update: binutils-gcc-linux-qemu: boot This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (16b4fa40) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/gnu-release-arm-s [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 128 +- 02-prepare_abe/console.log | 418 +- 03-build_abe-binutils/console.log | 11684 +++++----- 04-build_abe-stage1/console.log | 18394 +++++++-------- 05-build_linux/console.log | 730 +- 06-build_abe-qemu/console.log | 4584 ++-- 07-boot_linux/console.log | 492 +- 08-check_regression/console.log | 2 +- 08-check_regression/results.regressions | 2 +- 09-update_baseline/console.log | 10 +- 09-update_baseline/results.regressions | 2 +- console.log | 36442 +++++++++++++++--------------- jenkins/manifest.sh | 16 +- 13 files changed, 36456 insertions(+), 36448 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 10 months

[toolchain/ci/linux] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-allyesconfig updated (65f0d2414b70 -> 1e2a199f6ccd)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-allyesconfig in repository toolchain/ci/linux. from 65f0d2414b70 Merge tag 'sound-5.11-rc4' of git://git.kernel.org/pub/scm [...] adds 37309f47e2f5 HID: wacom: Fix memory leakage caused by kfifo_alloc adds c3d6eb6e5437 HID: multitouch: Enable multi-input for Synaptics pointsti [...] adds de30491e8bfe HID: sfh: fix address space confusion adds 273435a1d4e5 HID: sony: select CONFIG_CRC32 adds a876e7e2a8e6 HID: uclogic: remove h from printk format specifier adds 4d2b71634b5a HID: wiimote: remove h from printk format specifier adds e400071a805d HID: logitech-dj: add the G602 receiver adds 7c38e769d5c5 HID: Ignore battery for Elan touchscreen on ASUS UX550 adds 7de843dbaaa6 HID: logitech-hidpp: Add product ID for MX Ergo in Bluetooth mode adds 2bbe17ae8793 Merge branch 'for-linus' of git://git.kernel.org/pub/scm/l [...] adds afba9dc1f3a5 net: ipa: modem: add missing SET_NETDEV_DEV() for proper s [...] adds 53475c5dd856 net: fix use-after-free when UDP GRO with shared fraglist adds fd2ddef04359 udp: Prevent reuseport_select_sock from reading uninitiali [...] adds c1787ffd0d24 ppp: fix refcount underflow on channel unbridge adds 2b446e650b41 docs: net: explain struct net_device lifetime adds c269a24ce057 net: make free_netdev() more lenient with unregistering devices adds 766b0515d5be net: make sure devices go through netdev_wait_all_refs adds c49243e88982 Merge branch 'net-fix-issues-around-register_netdevice-failures' adds a2bc221b972d netxen_nic: fix MSI/MSI-x interrupts adds b210de4f8c97 net: ipv6: Validate GSO SKB before finish IPv6 processing adds 3502bd9b5762 selftests/tls: fix selftests after adding ChaCha20-Poly1305 adds b77413446408 tipc: fix NULL deref in tipc_link_xmit() adds 57726ebe2733 mlxsw: core: Add validation of transceiver temperature thresholds adds b06ca3d5a43c mlxsw: core: Increase critical threshold for ASIC thermal zone adds 26c49f0d108f Merge branch 'mlxsw-core-thermal-control-fixes' adds f97844f9c518 dt-bindings: net: renesas,etheravb: RZ/G2H needs tx-intern [...] adds 938288349ca8 dt-bindings: net: dwmac: fix queue priority documentation adds 6f83802a1a06 net: mvpp2: Remove Pause and Asym_Pause support adds e56b3d94d939 rndis_host: set proper input size for OID_GEN_PHYSICAL_MED [...] adds 29766bcffad0 net: support kmap_local forced debugging in skb_frag_foreach adds 97550f6fa592 net: compound page support in skb_seq_read adds 9bd6b629c39e esp: avoid unneeded kmap_atomic call adds 1ee527a79fa6 Merge branch 'skb-frag-kmap_atomic-fixes' adds df85bc140a4d net: dcb: Accept RTM_GETDCB messages carrying set-like DCB [...] adds a18caa97b1bd net: phy: smsc: fix clk error handling adds 07b90056cb15 net: dsa: unbind all switches from tree when DSA master unbinds adds 91158e1680b1 net: dsa: clear devlink port type before unregistering sla [...] adds cb82a54904a9 r8152: Add Lenovo Powered USB-C Travel Hub adds 2284bbd0cf39 r8153_ecm: Add Lenovo Powered USB-C Hub as a fallback of r8152 adds 869c4d5eb1e6 bnxt_en: Improve stats context resource accounting with RD [...] adds 687487751814 bnxt_en: Clear DEFRAG flag in firmware message when retry [...] adds ece9ab2a78af Merge branch 'bnxt_en-bug-fixes' adds 20bc80b6f582 mptcp: more strict state checking for acks adds 76e2a55d1625 mptcp: better msk-level shutdown. adds 584c19f92754 Merge branch 'mptcp-a-couple-of-fixes' adds 25fe2c9c4cd2 smc: fix out of bound access in smc_nl_get_sys_info() adds 8a4465368964 net/smc: use memcpy instead of snprintf to avoid out of bo [...] adds 5527d0ea1993 Merge branch 'net-smc-fix-out-of-bound-access-in-netlink-i [...] adds fab336b42441 selftests: netfilter: Pass family parameter "-f" to conntr [...] adds f6351c3f1c27 netfilter: conntrack: fix reading nf_conntrack_buckets adds 869f4fdaf4ca netfilter: nf_nat: Fix memleak in nf_nat_init adds c8a8ead01736 Merge git://git.kernel.org/pub/scm/linux/kernel/git/pablo/nf adds d52e419ac8b5 rxrpc: Fix handling of an unsupported token type in rxrpc_read() adds a95d25dd7b94 rxrpc: Call state should be read with READ_ONCE() under so [...] adds 1f02efd1bb35 net: stmmac: use __napi_schedule() for PREEMPT_RT adds b42b3a2744b3 can: isotp: isotp_getname(): fix kernel information leak adds ca4c6ebeeb50 can: mcp251xfd: mcp251xfd_handle_rxif_one(): fix wrong NUL [...] adds 7b25339f4eaf Merge tag 'linux-can-fixes-for-5.11-20210113' of git://git [...] adds 7128c834d30e i40e: fix potential NULL pointer dereferencing adds 8ad2a970d201 cxgb4/chtls: Fix tid stuck due to wrong update of qid adds 5b55299eed78 net: stmmac: Fixed mtu channged by cache aligned adds 47e4bb147a96 net: sit: unregister_netdevice on newlink's error path adds 25764779298f net: tip: fix a couple kernel-doc markups adds b76889ff51bf net: stmmac: fix taprio schedule configuration adds fe28c53ed71d net: stmmac: fix taprio configuration when base_time is in [...] adds 7da17624e794 nt: usb: USB_RTL8153_ECM should not default to y adds 3226b158e67c net: avoid 32 x truesize under-estimation for tiny skbs adds 93089de91e85 MAINTAINERS: altx: move Jay Cliburn to CREDITS adds 09cd3f4683a9 MAINTAINERS: net: move Alexey Kuznetsov to CREDITS adds 5e62d124f75a MAINTAINERS: vrf: move Shrijeet to CREDITS adds c41efbf2ad56 MAINTAINERS: ena: remove Zorik Machulsky from reviewers adds 0e4ed0b62b5a MAINTAINERS: tls: move Aviad to CREDITS adds 4f3786e01194 MAINTAINERS: ipvs: move Wensong Zhang to CREDITS adds 054c4610bd05 MAINTAINERS: dccp: move Gerrit Renker to CREDITS adds 70db767fb33a Merge branch 'maintainers-remove-inactive-folks-from-networking' adds 25537d71e2d0 net: Allow NETIF_F_HW_TLS_TX if IP_CSUM && IPV6_CSUM adds 13a9499e8333 mptcp: fix locking in mptcp_disconnect() adds e8c13a6bc8eb Merge tag 'net-5.11-rc4' of git://git.kernel.org/pub/scm/l [...] adds 7a6eb7c34a78 selftests: Skip BPF seftests by default adds 146620506274 Merge tag 'linux-kselftest-fixes-5.11-rc4' of git://git.ke [...] adds 55ed4560774d tools/bootconfig: Add tracing_on support to helper scripts adds cdaed110311d Merge tag 'trace-v5.11-rc3' of git://git.kernel.org/pub/sc [...] adds a0adc8eabb40 dma-buf: cma_heap: Fix memory leak in CMA heap adds 843010a815e8 drm/ttm: Fix address passed to dma_mapping_error() in ttm_ [...] adds a5e92ef3c3fd drm: Check actual format for legacy pageflip. adds bb52cb0dec8d drm/ttm: make the pool shrinker lock a mutex adds 61502e3bb982 Merge tag 'drm-misc-fixes-2021-01-12' of git://anongit.fre [...] adds 00cb645fd7e2 drm/i915/dsi: Use unconditional msleep for the panel_on_de [...] adds 057fe3535eb3 drm/i915: Disable RPM wakeref assertions during driver shutdown adds bb83d5fb550b drm/i915/backlight: fix CPU mode backlight takeover on LPT adds 2af526818041 drm/i915/icl: Fix initing the DSI DSC power refcount durin [...] adds 4ceb06e7c336 drm/i915/gvt: Fix vfio_edid issue for BXT/APL adds 166ae7315678 Merge tag 'gvt-fixes-2020-01-08' of https://github.com/int [...] adds ffaf97899c4a drm/i915/gt: Limit VFE threads based on GT adds 09aa9e45863e drm/i915/gt: Restore clear-residual mitigations for Ivybri [...] adds 984cadea032b drm/i915: Allow the sysadmin to override security mitigations adds 667d11dcd661 Merge tag 'drm-intel-fixes-2021-01-14' of git://anongit.fr [...] adds 101c2fae5108 MAINTAINERS: update radeon/amdgpu/amdkfd git trees adds ff9346dbabbb drm/amdgpu: fix DRM_INFO flood if display core is not supp [...] adds f14a5c34d143 drm/amdgpu/psp: fix psp gfx ctrl cmds adds 73644143b31c drm/amd/display: NULL pointer hang adds 4336be4b07ed drm/amd/display: Initialize stack variable adds 0eb31a82e378 drm/amd/display: Add a missing DCN3.01 API mapping adds 9d03bb102028 drm/amd/display: disable dcn10 pipe split by default adds 4eec66c014e9 Revert "drm/amd/display: Fixed Intermittent blue screen on [...] adds 8b335bff643f drm/amdkfd: Fix out-of-bounds read in kdf_create_vcrat_ima [...] adds 04eb6e773e9f drm/amdgpu/gfx10: add updated GOLDEN_TSC_COUNT_UPPER/LOWER [...] adds 12f2df72205f drm/amdgpu: fix vram type and bandwidth error for DDR5 and DDR4 adds 21702c8cae51 drm/amdgpu: add green_sardine device id (v2) adds 53f1e7f6a172 drm/amdgpu: add new device id for Renior adds 4369376ba91c drm/amdgpu: set power brake sequence adds 55df908bd663 Revert "drm/amd/display: Fix unused variable warning" adds 3c517ca5212f Revert "drm/amdgpu/disply: fix documentation warnings in d [...] adds a7ddd22151fc Revert "drm/amd/display: Expose new CRC window property" adds 2f0fa789f7b9 drm/amd/display: Fix to be able to stop crc calculation adds 8e1095901dea Merge tag 'amd-drm-fixes-5.11-2021-01-14' of https://gitla [...] adds 402a89660e9d drm/nouveau/bios: fix issue shadowing expansion ROMs adds e05e06cd34f5 drm/nouveau/privring: ack interrupts the same way as RM adds b5510d1e21d8 drm/nouveau/i2c/gk110: split out from i2c/gk104 adds 8ad95edc3910 drm/nouveau/i2c/gk110-: disable hw-initiated dpcd reads adds ba6e9ab0fcf3 drm/nouveau/i2c/gm200: increase width of aux semaphore own [...] adds add42781ad76 drm/nouveau/mmu: fix vram heap sizing adds caeb6ab899c3 drm/nouveau/kms/nv50-: fix case where notifier buffer is a [...] adds c8f6364f35f3 Merge branch '04.00-ampere-lite-fixes' of git://github.com [...] adds 5ee88057889b Merge tag 'drm-fixes-2021-01-15' of git://anongit.freedesk [...] adds 3b050680c841 drm/nouveau/core: recognise GA10[024] adds 70afbe4bdc0a drm/nouveau/pci/ga10[024]: initial support adds a34632482f1e drm/nouveau/bios/ga10[024]: initial support adds 7ddf5e9597fa drm/nouveau/devinit/ga10[024]: initial support adds 5961c62d2075 drm/nouveau/mc/ga10[024]: initial support adds e0df4bbfc336 drm/nouveau/privring/ga10[024]: initial support adds de4781d0f22b drm/nouveau/imem/ga10[024]: initial support adds 41ba806f40a9 drm/nouveau/fb/ga10[024]: initial support adds 6f300e0a0ba8 drm/nouveau/timer/ga10[024]: initial support adds a3abc23ac401 drm/nouveau/mmu/ga10[024]: initial support adds f5cbe7c8bd1a drm/nouveau/bar/ga10[024]: initial support adds c28efb15f9e5 drm/nouveau/gpio/ga10[024]: initial support adds 8a0412265f06 drm/nouveau/i2c/ga10[024]: initial support adds a6cf0320aad0 drm/nouveau/dmaobj/ga10[24]: initial support adds 8ef23b6f6a79 drm/nouveau/disp/ga10[24]: initial support adds 584265dfec70 Merge branch '04.01-ampere-lite' of git://github.com/skegg [...] adds 02c06dc3750b Merge tag 'topic/nouveau-ampere-modeset-2021-01-15' of git [...] adds 2d6ffc63f124 iommu/vt-d: Fix unaligned addresses for intel_flush_svm_ra [...] adds b812834b5329 iommu: arm-smmu-qcom: Add sdm630/msm8998 compatibles for q [...] adds 694a1c0adebe iommu/vt-d: Fix duplicate included linux/dma-map-ops.h adds 7aec71cd9c1f Merge tag 'iommu-fixes' of git://git.kernel.org/pub/scm/li [...] adds ef3a575baf53 xen/privcmd: allow fetching resource sizes adds 3499ba8198ca xen: Fix event channel callback via INTX/GSI adds 8f4fd86aa5d6 xen: Set platform PCI device INTX affinity to CPU0 adds b36b0fe96af1 x86/xen: Add xen_no_vector_callback option to test PCI INT [...] adds 4621dc6a5bf1 x86/xen: Don't register Xen IPIs when they aren't going to [...] adds 3d7746bea925 x86/xen: Fix xen_hvm_smp_init() when vector callback not a [...] adds dcda487c9c2e Merge tag 'for-linus-5.11-rc4-tag' of git://git.kernel.org [...] adds a58015d638cd ACPI: scan: Harden acpi_device_add() against device ID overflows adds 3c516e038f0c Documentation: ACPI: EINJ: Fix error type values for PCIe errors adds 179892adb043 Merge branch 'acpi-docs' adds f4e087c666f5 Merge tag 'acpi-5.11-rc4' of git://git.kernel.org/pub/scm/ [...] adds 4d4f9c1a17a3 MIPS: boot: Fix unaligned access with CONFIG_MIPS_RAW_APPE [...] adds 698222457465 MIPS: Fix malformed NT_FILE and NT_SIGINFO in 32bit coredumps adds 69e976831cd5 MIPS: relocatable: fix possible boot hangup with KASLR enabled adds 7b490a8ab0f2 MIPS: OCTEON: fix unreachable code in octeon_irq_init_ciu adds f288c895622f Merge tag 'mips_fixes_5.11.1' of git://git.kernel.org/pub/ [...] adds d78050ee3544 arm64: Remove arm64_dma32_phys_limit and its uses adds df06824767cc arm64: entry: remove redundant IRQ flag tracing adds b90d72a6bfdb Revert "arm64: Enable perf events based hard lockup detector" adds 71e70184f1d1 arm64: rename S_FRAME_SIZE to PT_REGS_SIZE adds c35a824c3183 arm64: make atomic helpers __always_inline adds dca5244d2f5b compiler.h: Raise minimum version of GCC to 5.1 for arm64 adds b6d8878d24e3 arm64: syscall: include prototype for EL0 SVC functions adds 3a57a643a851 arm64: selftests: Fix spelling of 'Mismatch' adds 82821be8a2e1 Merge tag 'arm64-fixes' of git://git.kernel.org/pub/scm/li [...] adds 77b6ec01c29a cifs: check pointer before freeing adds 2659d3bff3e1 cifs: fix interrupted close commands adds c13e7af04227 fs: cifs: remove unneeded variable in smb3_fs_context_dup adds ed6b1920f84b cifs: connect: style: Simplify bool comparison adds e54fd0716c3d cifs: style: replace one-element array with flexible-array adds 7cd3c4126188 Merge tag '5.11-rc3-smb3' of git://git.samba.org/sfrench/cifs-2.6 adds e789ca0cc1d5 ext4: combine ext4_handle_error() and save_error_info() adds 4392fbc4bab5 ext4: drop sync argument of ext4_commit_super() adds 05c2c00f3769 ext4: protect superblock modifications with a buffer lock adds 2d01ddc86606 ext4: save error info to sb through journal if available adds e92ad03fa534 ext4: use sbi instead of EXT4_SB(sb) in ext4_update_super() adds dfd56c2c0c0d ext4: fix superblock checksum failure when setting password salt adds a3f5cf14ff91 ext4: drop ext4_handle_dirty_super() adds 5a3b590d4b2d ext4: don't leak old mountpoint samples adds 23dd561ad9ea ext4: use IS_ERR instead of IS_ERR_OR_NULL and set inode n [...] adds 31e203e09f03 ext4: fix wrong list_splice in ext4_fc_cleanup adds 6b4b8e6b4ad8 ext4: fix bug for rename with RENAME_WHITEOUT adds e9f53353e166 ext4: remove expensive flush on fast commit adds 0bc9bc1d8b2f Merge tag 'ext4_for_linus_stable' of git://git.kernel.org/ [...] adds 8ae291cc95e4 RDMA/ucma: Do not miss ctx destruction steps in some cases adds 3c638cdb8ecc RDMA/restrack: Don't treat as an error allocation ID wrapping adds a306aba9c8d8 RDMA/usnic: Fix memleak in find_free_vf_and_create_qp_grp adds f2bc3af6353c RDMA/ocrdma: Fix use after free in ocrdma_dealloc_ucontext_pd() adds b79f2dc5ffe1 RDMA/umem: Avoid undefined behavior of rounddown_pow_of_two() adds 2cb091f6293d IB/mlx5: Fix error unwinding when set_has_smi_cap fails adds 1c3aa6bd0b82 RDMA/mlx5: Fix wrong free of blue flame register on error adds 7c7b3e5d9aee RDMA/cma: Fix error flow in default_roce_mode_store adds 8cbe71e7e01a Merge tag 'for-linus' of git://git.kernel.org/pub/scm/linu [...] adds 8ff60eb052ee mm, slub: consider rest of partial list if acquire_slab() fails adds ce8f86ee94fa mm/page_alloc: add a missing mm_page_alloc_zone_locked() t [...] adds 7ea510b92c7c mm/memcontrol: fix warning in mem_cgroup_page_lruvec() adds 29970dc24faf arm/kasan: fix the array size of kasan_early_shadow_pte[] adds c22ee5284cf5 mm/vmalloc.c: fix potential memory leak adds f555befd185d mm: migrate: initialize err in do_migrate_pages adds 0eb98f1588c2 mm/hugetlb: fix potential missing huge page size info adds 7e5f1126b54a MAINTAINERS: add Vlastimil as slab allocators maintainer adds 6696d2a6f38c mm,hwpoison: fix printing of page flags adds eb351d75ce1e mm/process_vm_access.c: include compat.h adds b45e2da6e444 Merge branch 'akpm' (patches from Andrew) adds cc07d72bf350 dm raid: fix discard limits for raid1 adds f7b347acb5f6 dm integrity: select CRYPTO_SKCIPHER adds b690bd546b22 dm zoned: select CONFIG_CRC32 adds 8abec36d1274 dm crypt: do not wait for backlogged crypto request comple [...] adds d68b29584c25 dm crypt: use GFP_ATOMIC when allocating crypto requests f [...] adds fcc42338375a dm snapshot: flush merged data before committing metadata adds 0378c625afe8 dm: eliminate potential source of excessive kernel log noise adds 9b5948267adc dm integrity: fix flush with external metadata device adds 8e14f610159d dm crypt: do not call bio_endio() from the dm-crypt tasklet adds 17ffc193cdc6 dm integrity: fix the maximum number of arguments adds c87a95dc28b1 dm crypt: defer decryption to a tasklet if interrupts disabled adds 1d94330a437a Merge tag 'for-5.11/dm-fixes-1' of git://git.kernel.org/pu [...] adds 29a951dfb3c3 mm: fix clear_refs_write locking adds 9348b73c2e1b mm: don't play games with pinned pages in clear_page_refs adds cf7b2ae4d704 riscv: return -ENOSYS for syscall -1 adds 11f4c2e940e2 riscv: Fix kernel time_init() adds 1f1496a923b6 riscv: Fix sifive serial driver adds 643437b996ba riscv: Enable interrupts during syscalls with M-Mode adds 0ea02c737752 riscv: Drop a duplicated PAGE_KERNEL_EXEC adds 7cd1af107a92 riscv: Trace irq on only interrupt is enabled adds 80709af7325d riscv: cacheinfo: Fix using smp_processor_id() in preemptible adds 0aa2ec8a475f riscv: Fixup CONFIG_GENERIC_TIME_VSYSCALL adds c25a053e1577 riscv: Fix KASAN memory mapping. adds be969b7cfbcf dts: phy: fix missing mdio device and probe failure of vsc [...] adds a0fa9d727043 dts: phy: add GPIO number and active state used for phy reset adds 0983834a8393 riscv: defconfig: enable gpio support for HiFive Unleashed adds dec822771b01 riscv: stacktrace: Move register keyword to beginning of d [...] adds 797f0375dd2e RISC-V: Do not allocate memblock while iterating reserved [...] adds abb8e86b2696 RISC-V: Set current memblock limit adds e557793799c5 RISC-V: Fix maximum allowed phsyical memory for RV32 adds acda701bf1e8 Merge tag 'riscv-for-linus-5.11-rc4' of git://git.kernel.o [...] adds d434ab6db524 io_uring: drop mm and files after task_work_run adds 621fadc22365 io_uring: don't take files/mm for a dead task adds b4411616c26f io_uring: fix null-deref in io_disable_sqo_submit adds 06585c497b55 io_uring: do sqo disable on install_fd error adds f010505b78a4 io_uring: flush timeouts that should already have expired adds a8d13dbccb13 io_uring: ensure finish_wait() is always called in __io_ur [...] adds 11c0239ae264 Merge tag 'io_uring-5.11-2021-01-16' of git://git.kernel.d [...] adds 7a84665619bb nvmet-rdma: Fix NULL deref when setting pi_enable and trad [...] adds ada831772188 nvme-tcp: Fix warning with CONFIG_DEBUG_PREEMPT adds ca1ff67d0fb1 nvme-tcp: fix possible data corruption with bio merges adds 5ab25a32cd90 nvme: don't intialize hwmon for discovery controllers adds b4f664252f51 Merge tag 'nvme-5.11-2021-01-14' of git://git.infradead.or [...] adds 54c6247d06f1 Merge tag 'block-5.11-2021-01-16' of git://git.kernel.dk/l [...] adds 1d53864c3617 scsi: ufs: Fix possible power drain during system suspend adds 21acf4601cc6 scsi: ufs: Relax the condition of UFSHCI_QUIRK_SKIP_MANUAL [...] adds 6948a96a0d69 scsi: ufs: Relocate flush of exceptional event adds 35fc4cd34426 scsi: ufs: Correct the LUN used in eh_device_reset_handler [...] adds d50c7986fbf0 scsi: qedi: Correct max length of CHAP secret adds 39718fe7adb1 scsi: mpt3sas: Fix spelling mistake in Kconfig "compatibli [...] adds 3b01d7ea4dae scsi: scsi_debug: Fix memleak in scsi_debug_init() adds e5cc9002caaf scsi: sd: Suppress spurious errors when WRITE SAME is bein [...] adds be2553358cd4 scsi: sd: Remove obsolete variable in sd_remove() adds 0da0a8a0a0e1 Merge tag 'scsi-fixes' of git://git.kernel.org/pub/scm/lin [...] adds feb889fb40fa mm: don't put pinned pages into the swap cache adds a0a6df9afcaf umount(2): move the flag validity checks first adds a959a9782fa8 iov_iter: fix the uaccess area in copy_compat_iovec_from_user adds d36a1dd9f77a dump_common_audit_data(): fix racy accesses to ->d_name adds a527a2b32d20 Merge branch 'fixes' of git://git.kernel.org/pub/scm/linux [...] adds 2225a8dda263 powerpc: Fix alignment bug within the init sections adds 41131a5e54ae powerpc/vdso: Fix clock_gettime_fallback for vdso32 adds a1339d6355ac Merge tag 'powerpc-5.11-4' of git://git.kernel.org/pub/scm [...] adds 301f0203e042 perf bpf examples: Fix bpf.h header include directive in 5 [...] adds 38c53947a7dc tools headers UAPI: Sync kvm.h headers with the kernel sources adds addbdff24293 tools headers: Syncronize linux/build_bug.h with the kerne [...] adds a042a82ddbb3 perf test: Fix shadow stat test for non-bash shells adds be82fddca81e libperf tests: Avoid uninitialized variable warning adds bba2ea17ef55 libperf tests: If a test fails return non-zero adds 66dd86b2a2be libperf tests: Fail when failing to get a tracepoint id adds 3ff1e7180abc perf stat: Introduce struct runtime_stat_data adds a1bf23052bdf perf stat: Take cgroups into account for shadow stats adds 5501e9229a80 perf intel-pt: Fix 'CPU too large' error adds 648b054a4647 perf inject: Correct event attribute sizes adds e2da783614bb Merge tag 'perf-tools-fixes-2021-01-17' of git://git.kerne [...] adds 19c329f68089 Linux 5.11-rc4 adds 3c02e04fd4f5 crypto: xor - Fix divide error in do_xor_speed() adds 382811940303 crypto: omap-sham - Fix link error without crypto-engine adds fd3958eac387 Merge branch 'linus' of git://git.kernel.org/pub/scm/linux [...] adds 32c2bc8f2d85 ia64: fix build failure caused by memory model changes adds b4459f4413c8 Merge tag 'fixes-2021-01-18' of git://git.kernel.org/pub/s [...] adds 7a2da5d7960a spi: fsl: Fix driver breakage when SPI_CS_HIGH is not set [...] adds 4d163ad79b15 spi: cadence: cache reference clock rate during probe adds 1e2a199f6ccd Merge tag 'spi-fix-v5.11-rc4' of git://git.kernel.org/pub/ [...] No new revisions were added by this update. Summary of changes: CREDITS | 24 ++ Documentation/admin-guide/kernel-parameters.txt | 4 + .../devicetree/bindings/net/renesas,etheravb.yaml | 1 + .../devicetree/bindings/net/snps,dwmac.yaml | 8 +- Documentation/firmware-guide/acpi/apei/einj.rst | 4 +- Documentation/networking/netdevices.rst | 171 +++++++++- Documentation/networking/tls-offload.rst | 2 +- MAINTAINERS | 14 +- Makefile | 2 +- arch/arm/xen/enlighten.c | 2 +- arch/arm64/Kconfig | 2 - arch/arm64/include/asm/atomic.h | 10 +- arch/arm64/include/asm/processor.h | 3 +- arch/arm64/kernel/asm-offsets.c | 2 +- arch/arm64/kernel/entry-ftrace.S | 12 +- arch/arm64/kernel/entry.S | 14 +- arch/arm64/kernel/perf_event.c | 41 +-- arch/arm64/kernel/probes/kprobes_trampoline.S | 6 +- arch/arm64/kernel/signal.c | 7 - arch/arm64/kernel/syscall.c | 10 +- arch/arm64/mm/init.c | 33 +- arch/ia64/include/asm/sparsemem.h | 1 + arch/mips/boot/compressed/decompress.c | 3 +- arch/mips/cavium-octeon/octeon-irq.c | 2 +- arch/mips/kernel/binfmt_elfn32.c | 7 + arch/mips/kernel/binfmt_elfo32.c | 7 + arch/mips/kernel/relocate.c | 10 +- arch/powerpc/include/asm/vdso/gettimeofday.h | 16 +- arch/powerpc/kernel/vmlinux.lds.S | 8 + arch/riscv/Kconfig | 6 +- .../riscv/boot/dts/sifive/hifive-unleashed-a00.dts | 2 + arch/riscv/configs/defconfig | 2 + arch/riscv/include/asm/pgtable.h | 1 - arch/riscv/include/asm/vdso.h | 2 +- arch/riscv/kernel/cacheinfo.c | 11 +- arch/riscv/kernel/entry.S | 24 +- arch/riscv/kernel/setup.c | 24 +- arch/riscv/kernel/stacktrace.c | 5 +- arch/riscv/kernel/time.c | 3 + arch/riscv/kernel/vdso.c | 2 +- arch/riscv/mm/init.c | 16 +- arch/riscv/mm/kasan_init.c | 4 +- arch/x86/xen/enlighten_hvm.c | 15 +- arch/x86/xen/smp_hvm.c | 27 +- crypto/xor.c | 2 + drivers/acpi/internal.h | 2 +- drivers/acpi/scan.c | 15 +- drivers/crypto/Kconfig | 1 + drivers/dma-buf/heaps/cma_heap.c | 3 + drivers/gpu/drm/amd/amdgpu/amdgpu_atomfirmware.c | 53 ++- drivers/gpu/drm/amd/amdgpu/amdgpu_device.c | 2 +- drivers/gpu/drm/amd/amdgpu/amdgpu_drv.c | 2 + drivers/gpu/drm/amd/amdgpu/gfx_v10_0.c | 48 ++- drivers/gpu/drm/amd/amdgpu/psp_gfx_if.h | 2 +- drivers/gpu/drm/amd/amdgpu/soc15.c | 3 +- drivers/gpu/drm/amd/amdkfd/kfd_crat.c | 11 +- drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.c | 142 +------- drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.h | 38 --- .../gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_crc.c | 54 +-- .../gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_crc.h | 5 +- drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c | 8 +- drivers/gpu/drm/amd/display/dc/dcn10/dcn10_mpc.c | 2 +- .../gpu/drm/amd/display/dc/dcn10/dcn10_resource.c | 4 +- .../drm/amd/display/dc/dcn301/dcn301_resource.c | 1 + .../display/dc/dml/dcn20/display_mode_vba_20v2.c | 11 +- drivers/gpu/drm/drm_plane.c | 9 +- drivers/gpu/drm/i915/Makefile | 1 + drivers/gpu/drm/i915/display/icl_dsi.c | 4 - drivers/gpu/drm/i915/display/intel_panel.c | 9 +- drivers/gpu/drm/i915/display/vlv_dsi.c | 16 +- drivers/gpu/drm/i915/gt/gen7_renderclear.c | 157 +++++---- drivers/gpu/drm/i915/gt/intel_ring_submission.c | 6 +- drivers/gpu/drm/i915/gvt/display.c | 81 +++-- drivers/gpu/drm/i915/gvt/vgpu.c | 5 +- drivers/gpu/drm/i915/i915_drv.c | 4 + drivers/gpu/drm/i915/i915_mitigations.c | 146 ++++++++ drivers/gpu/drm/i915/i915_mitigations.h | 13 + drivers/gpu/drm/nouveau/dispnv50/Kbuild | 1 + drivers/gpu/drm/nouveau/dispnv50/core.c | 1 + drivers/gpu/drm/nouveau/dispnv50/curs.c | 1 + drivers/gpu/drm/nouveau/dispnv50/disp.c | 4 +- drivers/gpu/drm/nouveau/dispnv50/disp.h | 2 +- drivers/gpu/drm/nouveau/dispnv50/wimm.c | 1 + drivers/gpu/drm/nouveau/dispnv50/wimmc37b.c | 2 +- drivers/gpu/drm/nouveau/dispnv50/wndw.c | 1 + drivers/gpu/drm/nouveau/dispnv50/wndw.h | 8 + drivers/gpu/drm/nouveau/dispnv50/wndwc57e.c | 10 +- drivers/gpu/drm/nouveau/dispnv50/wndwc67e.c | 106 ++++++ drivers/gpu/drm/nouveau/include/nvif/cl0080.h | 1 + drivers/gpu/drm/nouveau/include/nvif/class.h | 5 + drivers/gpu/drm/nouveau/include/nvkm/core/device.h | 1 + drivers/gpu/drm/nouveau/include/nvkm/engine/disp.h | 1 + .../gpu/drm/nouveau/include/nvkm/subdev/devinit.h | 1 + drivers/gpu/drm/nouveau/include/nvkm/subdev/fb.h | 2 + drivers/gpu/drm/nouveau/include/nvkm/subdev/gpio.h | 1 + drivers/gpu/drm/nouveau/include/nvkm/subdev/i2c.h | 1 + drivers/gpu/drm/nouveau/include/nvkm/subdev/mc.h | 1 + drivers/gpu/drm/nouveau/nouveau_backlight.c | 1 + drivers/gpu/drm/nouveau/nvif/disp.c | 1 + drivers/gpu/drm/nouveau/nvkm/engine/device/base.c | 87 ++++- drivers/gpu/drm/nouveau/nvkm/engine/device/user.c | 1 + drivers/gpu/drm/nouveau/nvkm/engine/disp/Kbuild | 3 + drivers/gpu/drm/nouveau/nvkm/engine/disp/dp.c | 33 +- .../{subdev/i2c/gm200.c => engine/disp/ga102.c} | 34 +- drivers/gpu/drm/nouveau/nvkm/engine/disp/ior.h | 4 + drivers/gpu/drm/nouveau/nvkm/engine/disp/nv50.h | 2 + .../wimm.c => nvkm/engine/disp/rootga102.c} | 48 +-- .../gpu/drm/nouveau/nvkm/engine/disp/rootnv50.h | 1 + .../nvkm/engine/disp/{sortu102.c => sorga102.c} | 57 ++-- .../gpu/drm/nouveau/nvkm/engine/disp/sortu102.c | 2 +- drivers/gpu/drm/nouveau/nvkm/engine/disp/tu102.c | 2 +- drivers/gpu/drm/nouveau/nvkm/subdev/bios/shadow.c | 2 +- .../gpu/drm/nouveau/nvkm/subdev/bios/shadowramin.c | 3 + drivers/gpu/drm/nouveau/nvkm/subdev/devinit/Kbuild | 1 + .../nvkm/subdev/devinit/{tu102.c => ga100.c} | 33 +- drivers/gpu/drm/nouveau/nvkm/subdev/devinit/priv.h | 1 + .../gpu/drm/nouveau/nvkm/subdev/devinit/tu102.c | 2 +- drivers/gpu/drm/nouveau/nvkm/subdev/fb/Kbuild | 3 + .../nvkm/subdev/{i2c/gm200.c => fb/ga100.c} | 28 +- .../nvkm/subdev/{i2c/gm200.c => fb/ga102.c} | 28 +- drivers/gpu/drm/nouveau/nvkm/subdev/fb/gv100.c | 2 +- drivers/gpu/drm/nouveau/nvkm/subdev/fb/priv.h | 2 + drivers/gpu/drm/nouveau/nvkm/subdev/fb/ram.h | 1 + .../nvkm/subdev/{i2c/gm200.c => fb/ramga102.c} | 28 +- drivers/gpu/drm/nouveau/nvkm/subdev/gpio/Kbuild | 1 + drivers/gpu/drm/nouveau/nvkm/subdev/gpio/ga102.c | 118 +++++++ drivers/gpu/drm/nouveau/nvkm/subdev/i2c/Kbuild | 1 + drivers/gpu/drm/nouveau/nvkm/subdev/i2c/aux.h | 7 + drivers/gpu/drm/nouveau/nvkm/subdev/i2c/auxg94.c | 10 +- drivers/gpu/drm/nouveau/nvkm/subdev/i2c/auxgm200.c | 17 +- .../nouveau/nvkm/subdev/i2c/{gm200.c => gk110.c} | 21 +- drivers/gpu/drm/nouveau/nvkm/subdev/i2c/gm200.c | 7 + drivers/gpu/drm/nouveau/nvkm/subdev/i2c/pad.h | 2 +- drivers/gpu/drm/nouveau/nvkm/subdev/i2c/priv.h | 4 + drivers/gpu/drm/nouveau/nvkm/subdev/ibus/gf100.c | 10 +- drivers/gpu/drm/nouveau/nvkm/subdev/ibus/gk104.c | 10 +- drivers/gpu/drm/nouveau/nvkm/subdev/mc/Kbuild | 1 + drivers/gpu/drm/nouveau/nvkm/subdev/mc/ga100.c | 74 +++++ drivers/gpu/drm/nouveau/nvkm/subdev/mmu/base.c | 6 +- drivers/gpu/drm/ttm/ttm_pool.c | 22 +- drivers/hid/Kconfig | 1 + drivers/hid/amd-sfh-hid/amd_sfh_client.c | 8 +- drivers/hid/amd-sfh-hid/amd_sfh_hid.h | 2 +- drivers/hid/amd-sfh-hid/amd_sfh_pcie.c | 2 +- drivers/hid/amd-sfh-hid/amd_sfh_pcie.h | 2 +- drivers/hid/hid-ids.h | 1 + drivers/hid/hid-input.c | 2 + drivers/hid/hid-logitech-dj.c | 4 + drivers/hid/hid-logitech-hidpp.c | 2 + drivers/hid/hid-multitouch.c | 4 + drivers/hid/hid-uclogic-params.c | 2 +- drivers/hid/hid-wiimote-core.c | 2 +- drivers/hid/wacom_sys.c | 35 +- drivers/infiniband/core/cma_configfs.c | 4 +- drivers/infiniband/core/restrack.c | 1 + drivers/infiniband/core/ucma.c | 135 ++++---- drivers/infiniband/core/umem.c | 2 +- drivers/infiniband/hw/mlx5/main.c | 4 +- drivers/infiniband/hw/ocrdma/ocrdma_verbs.c | 2 +- drivers/infiniband/hw/usnic/usnic_ib_verbs.c | 3 + drivers/iommu/arm/arm-smmu/arm-smmu-qcom.c | 2 + drivers/iommu/intel/iommu.c | 1 - drivers/iommu/intel/svm.c | 22 +- drivers/md/Kconfig | 2 + drivers/md/dm-bufio.c | 6 + drivers/md/dm-crypt.c | 170 +++++++++- drivers/md/dm-integrity.c | 62 +++- drivers/md/dm-raid.c | 6 +- drivers/md/dm-snap.c | 24 ++ drivers/md/dm.c | 2 +- drivers/net/can/spi/mcp251xfd/mcp251xfd-core.c | 2 +- drivers/net/ethernet/broadcom/bnxt/bnxt_ethtool.c | 3 +- drivers/net/ethernet/broadcom/bnxt/bnxt_ulp.c | 8 +- drivers/net/ethernet/chelsio/cxgb4/t4_tcb.h | 7 + .../ethernet/chelsio/inline_crypto/chtls/chtls.h | 4 + .../chelsio/inline_crypto/chtls/chtls_cm.c | 32 +- .../chelsio/inline_crypto/chtls/chtls_hw.c | 41 +++ drivers/net/ethernet/intel/i40e/i40e_xsk.c | 2 +- drivers/net/ethernet/marvell/mvpp2/mvpp2_main.c | 2 - drivers/net/ethernet/mellanox/mlxsw/core_thermal.c | 13 +- .../net/ethernet/qlogic/netxen/netxen_nic_main.c | 7 +- drivers/net/ethernet/stmicro/stmmac/dwmac5.c | 52 +-- drivers/net/ethernet/stmicro/stmmac/stmmac_main.c | 7 +- drivers/net/ethernet/stmicro/stmmac/stmmac_tc.c | 20 +- drivers/net/ipa/ipa_modem.c | 1 + drivers/net/phy/smsc.c | 3 +- drivers/net/ppp/ppp_generic.c | 12 +- drivers/net/usb/Kconfig | 1 - drivers/net/usb/cdc_ether.c | 7 + drivers/net/usb/r8152.c | 1 + drivers/net/usb/r8153_ecm.c | 8 + drivers/net/usb/rndis_host.c | 2 +- drivers/nvme/host/core.c | 11 +- drivers/nvme/host/tcp.c | 4 +- drivers/nvme/target/rdma.c | 16 +- drivers/perf/arm_pmu.c | 5 - drivers/scsi/mpt3sas/Kconfig | 2 +- drivers/scsi/qedi/qedi_main.c | 4 +- drivers/scsi/scsi_debug.c | 5 +- drivers/scsi/sd.c | 6 +- drivers/scsi/ufs/ufshcd.c | 24 +- drivers/spi/spi-cadence.c | 6 +- drivers/spi/spi-fsl-spi.c | 5 +- drivers/tty/serial/sifive.c | 1 + drivers/xen/events/events_base.c | 10 - drivers/xen/platform-pci.c | 8 +- drivers/xen/privcmd.c | 25 +- drivers/xen/xenbus/xenbus.h | 1 + drivers/xen/xenbus/xenbus_comms.c | 8 - drivers/xen/xenbus/xenbus_probe.c | 81 ++++- fs/cifs/connect.c | 2 +- fs/cifs/dfs_cache.c | 3 +- fs/cifs/fs_context.c | 4 +- fs/cifs/smb2pdu.c | 2 +- fs/cifs/smb2pdu.h | 2 +- fs/ext4/ext4_jbd2.c | 17 - fs/ext4/ext4_jbd2.h | 5 - fs/ext4/fast_commit.c | 35 +- fs/ext4/file.c | 7 +- fs/ext4/inode.c | 6 +- fs/ext4/ioctl.c | 3 + fs/ext4/namei.c | 27 +- fs/ext4/resize.c | 20 +- fs/ext4/super.c | 190 +++++++---- fs/ext4/xattr.c | 5 +- fs/io_uring.c | 46 ++- fs/namespace.c | 7 +- fs/proc/task_mmu.c | 53 +-- include/asm-generic/bitops/atomic.h | 6 +- include/linux/compiler-gcc.h | 6 + include/linux/dm-bufio.h | 1 + include/linux/kasan.h | 6 +- include/linux/memcontrol.h | 2 +- include/linux/perf/arm_pmu.h | 2 - include/linux/skbuff.h | 3 +- include/xen/xenbus.h | 2 +- lib/iov_iter.c | 2 +- mm/hugetlb.c | 2 +- mm/kasan/init.c | 3 +- mm/memory-failure.c | 2 +- mm/mempolicy.c | 2 +- mm/page_alloc.c | 31 +- mm/process_vm_access.c | 1 + mm/slub.c | 2 +- mm/vmalloc.c | 4 +- mm/vmscan.c | 2 + net/8021q/vlan.c | 4 +- net/can/isotp.c | 1 + net/core/dev.c | 37 ++- net/core/rtnetlink.c | 23 +- net/core/skbuff.c | 57 +++- net/core/sock_reuseport.c | 2 +- net/dcb/dcbnl.c | 2 +- net/dsa/dsa2.c | 4 + net/dsa/master.c | 10 + net/ipv4/esp4.c | 7 +- net/ipv6/esp6.c | 7 +- net/ipv6/ip6_output.c | 41 ++- net/ipv6/sit.c | 5 +- net/mptcp/protocol.c | 69 ++-- net/netfilter/nf_conntrack_standalone.c | 3 + net/netfilter/nf_nat_core.c | 1 + net/rxrpc/input.c | 2 +- net/rxrpc/key.c | 6 +- net/smc/smc_core.c | 20 +- net/smc/smc_ib.c | 6 +- net/smc/smc_ism.c | 3 +- net/tipc/link.c | 11 +- net/tipc/node.c | 2 +- security/lsm_audit.c | 7 +- tools/bootconfig/scripts/bconf2ftrace.sh | 1 + tools/bootconfig/scripts/ftrace2bconf.sh | 4 + tools/include/linux/build_bug.h | 5 - tools/include/uapi/linux/kvm.h | 2 + tools/lib/perf/tests/test-cpumap.c | 2 +- tools/lib/perf/tests/test-evlist.c | 7 +- tools/lib/perf/tests/test-evsel.c | 2 +- tools/lib/perf/tests/test-threadmap.c | 2 +- tools/perf/examples/bpf/5sec.c | 2 +- tools/perf/tests/shell/stat+shadow_stat.sh | 30 +- tools/perf/util/header.c | 8 + tools/perf/util/machine.c | 4 +- tools/perf/util/session.c | 2 +- tools/perf/util/stat-shadow.c | 366 +++++++++++---------- tools/testing/selftests/Makefile | 6 +- tools/testing/selftests/arm64/fp/fpsimd-test.S | 2 +- tools/testing/selftests/arm64/fp/sve-test.S | 2 +- tools/testing/selftests/net/tls.c | 4 +- .../selftests/netfilter/nft_conntrack_helper.sh | 12 +- 289 files changed, 3032 insertions(+), 1548 deletions(-) create mode 100644 drivers/gpu/drm/i915/i915_mitigations.c create mode 100644 drivers/gpu/drm/i915/i915_mitigations.h create mode 100644 drivers/gpu/drm/nouveau/dispnv50/wndwc67e.c copy drivers/gpu/drm/nouveau/nvkm/{subdev/i2c/gm200.c => engine/disp/ga102.c} (62%) copy drivers/gpu/drm/nouveau/{dispnv50/wimm.c => nvkm/engine/disp/rootga102.c} (56%) copy drivers/gpu/drm/nouveau/nvkm/engine/disp/{sortu102.c => sorga102.c} (78%) copy drivers/gpu/drm/nouveau/nvkm/subdev/devinit/{tu102.c => ga100.c} (70%) copy drivers/gpu/drm/nouveau/nvkm/subdev/{i2c/gm200.c => fb/ga100.c} (71%) copy drivers/gpu/drm/nouveau/nvkm/subdev/{i2c/gm200.c => fb/ga102.c} (71%) copy drivers/gpu/drm/nouveau/nvkm/subdev/{i2c/gm200.c => fb/ramga102.c} (70%) create mode 100644 drivers/gpu/drm/nouveau/nvkm/subdev/gpio/ga102.c copy drivers/gpu/drm/nouveau/nvkm/subdev/i2c/{gm200.c => gk110.c} (75%) create mode 100644 drivers/gpu/drm/nouveau/nvkm/subdev/mc/ga100.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 10 months

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-allyesconfig updated (4c1617dac8f -> e147eccafa1)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-allyesconfig in repository toolchain/ci/llvm-project. from 4c1617dac8f [llvm] Use std::any_of (NFC) adds 49142991a68 Reapply "ADT: Fix reference invalidation in SmallVector::pu [...] adds 3043e5a5c33 ADT: Fix reference invalidation in N-element SmallVector::a [...] adds 752fafda3db [NFC] Fix -Wsometimes-uninitialized adds 260a856c2ab ADT: Fix reference invalidation in SmallVector::resize adds c224a834583 ADT: Reduce code duplication in SmallVector::resize by usin [...] adds 3f98b66f23f ADT: Reduce code duplication in SmallVector by reusing rese [...] adds 53b34601abf [Driver] -gsplit-dwarf: Produce .dwo regardless of -gN for [...] adds 6ed3083a965 ADT: Reduce code duplication in SmallVector by calling rese [...] adds ff5e8964255 Fix unused variable in CoroFrame.cpp when building Release [...] adds 885eae9d85d Add func call so we don't instruction-step into the builtin_trap adds 7ad54d19387 [lldb][wasm] Parse DWO section names adds 2bbf724feea Implement vAttachWait in lldb-server adds ed205f63b4a [mlir] Update doc to omit the usage of LLVMIntegerType adds 4b284b9ca80 [lldb] Fix TestPlatformProcessConnect.py adds 259936f4910 [NFC][AsmPrinter] Windows warning: Use explicit cast adds 2b1e25befef [AArch64] Adding ACLE intrinsics for the LS64 extension adds 4bb11b3eafb [LTO] Expose opt() in LTOBackend (NFC). adds 53e3b81faaf [lld][WebAssembly] Add support for handling table symbols adds d58512b2e31 [SLP] Don't vectorize stores of non-packed types (like i1, i2) adds 17f8c458de6 [clang] Use SourceLocations in unions [NFCI] adds af8d27a7a82 [DAG] visitVECTOR_SHUFFLE - pull out shuffle merging code i [...] adds 8f1d7f3753c [X86] Improve sum-of-reductions v4f32 test coverage adds a997a1d7fbe [lldb/test] Ensure launched processes are ready to be attached adds 7c30c05ff71 [DAG] visitVECTOR_SHUFFLE - MergeInnerShuffle - reset shuff [...] adds 2e25be0b613 [clangd] Add main file macros into the main-file index. adds 19297a41711 Change XCore code owner. adds 3bccd87a588 [clang][cli] NFC: Remove SSPBufferSize assignment adds fa2fe9608c1 [clang][cli] Port more CodeGenOptions to marshalling infras [...] adds 6abbba3fca9 Revert "Fix llvm::Optional build breaks in MSVC using std:: [...] adds 176f5e95e1a [clang-tidy] Use DenseSet<SourceLocation> in UpgradeDuratio [...] adds a1bbd1ef1db [flang][driver] Unify f18_version.h.in and Version.inc.in adds c23e34e606b [InferFunctionAttrs] Improve CHECK variable names (NFC). adds a1cba5b7a1f [SelectionDAG] Make use of KnownBits::commonBits. NFC. adds 517196e5691 [Analysis,CodeGen] Make use of KnownBits::makeConstant. NFC. adds 90b310f6caf [Support] Simplify KnownBits::icmp helpers. NFC. adds e8622d27c0e [Support] Add KnownBits::sextInReg exhaustive tests adds 332e220ef42 [docs] Update DebuggingJITedCode page after fix in LLDB adds 0b46f19a9ec [Support] Ensure KnownBits::sextInReg can handle the src == [...] adds 3e41ab18db2 [flang] Fix dangling pointer in LabelEnforce adds adb77a74569 [OpenCL] Improve online documentation. adds 6b9fa8a50d0 [mlir][linalg] Add docstring support for named op spec adds c0939fddf80 [Support] Simplify KnownBits::sextInReg implementation. adds a022be62538 [TableGen] Enhance !cast<string> to handle bit and bits types. adds dbaa6a1858a Revert "[AArch64] Attempt to sink mul operands" adds d0dbb0468c2 [Support] Remove redundant sign bit tests from KnownBits::g [...] adds 0a59647ee40 [SystemZ] misched-cutoff tests can only be tested on non-ND [...] adds 17fb21f875f [clangd] Remove another option that was effectively always [...] adds 7c9c2a2ea5e Revert "[RISCV] Legalize select when Zbt extension available" adds 0afdbb4d2de [flang][driver] Use __FLANG_VERISION__ in f18.cpp (nfc) adds e21bf875c0f [NFC] Disallow unused prefixes under MC/ARM adds 2f395b7092b [clangd] Make AST-based signals available to runWithPreamble. adds 8b09cf7956d [clangd] Trivial: Documentation fix in ASTSignals. adds b4e083b0ef7 [gn build] Port 2f395b7092bd adds 4864d9f7e91 [flang] Fix some module file issues exposed by Whizard adds 35c8a6cbf5f [NFC] Disallow unused prefixes under MC/AArch64 adds a03ffa98503 [NewPM] Fix placement of LoopFlatten adds b99782cf785 [X86][AVX] Adjust unsigned saturation downconvert negative test adds 5d165f0b893 [libomptarget][amdgpu] Fix kernel launch tracing to match p [...] adds 868da2ea939 [SelectionDAG] Remove an early-out from computeKnownBits fo [...] adds 85dfcaadc5f [LLDB] MinidumpParser: Prefer executable module even at hig [...] adds be40c12040a [HIP] Add signbit(long double) decl adds 6ebeba88f51 Support emptiness checks for unbounded FlatAffineConstraints. adds 763c1f99334 [OpenMP] Drop the static library libomptarget-nvptx adds 4fffbc150cc [clang][MSVC] Fix missing MSInheritanceAttr in template spe [...] adds 202d359753d [X86] Add the FSRM feature (Fast Short Rep Mov) to Zen3. adds 64e9e9aeee0 [OpenMP] Dropped unnecessary define when compiling deviceRT [...] adds a8520f6970f [GWP-ASan] Minor refactor of optional components. adds ca98baa0425 [openacc] Rename generated file from ACC.cpp.inc to ACC.inc [...] adds 9e53c94d8dd [NFC] Update test to not check for 'opaque' in the file name. adds 1d973b7ded1 [MLIR][TOSA] First lowerings from Tosa to Linalg adds d8113cda782 Add newline to terminate debug message (NFC) adds a3904cc77f1 [BasicAA] Handle recursive queries more efficiently adds 00a61b327dd [mlir][ODS] Add new RangedTypesMatchWith operation predicate adds 93592b726c7 [mlir][OpFormatGen] Format enum attribute cases as keywords [...] adds e3b9af92a48 [Driver] -gsplit-dwarf: Produce .dwo regardless of -gN for [...] adds 387d3c24792 [RISCV] Merge Utils library into MCTargetDesc adds c8fb6ee3415 [mlir][PatternRewriter] Add a new hook to selectively repla [...] adds 5cf2696317a [mlir] Remove TosaToLinalg dependency on all Passes adds a71877edfbb [clang] Do not crash when CXXRecordDecl has a non-CXXRecord [...] adds e2d7d3cb0ea [mlir][docs] Bring bufferization docs up to date. adds 0f588ac03e1 [PowerPC] Only use some extend mne if assembler is modern enough adds 0975604cc01 [gn build] (manually) port 387d3c24792f adds e7228062b2b [libc] Use #undef isascii in specific header adds f85b1531666 Add -fexceptions to test as it uses them and fails on platf [...] adds b894a9fb237 [RISCV] Optimize select_cc after fp compare expansion adds 4fcb25583c3 Re-land [Support] On Windows, take the affinity mask into account adds 5b42fd8dd4e [LTO] Test format fix (NFC) adds 8a53a7375a8 [RISCV][NFC] Regenerate Calling Convention Tests adds a55a0a3056b [mlir] Remove over specified memory effects adds 4183999e0fe [clangd] Reduce logspam for CDB scanning adds 722ae10907e [mlir][Linalg] Add canonicalization to remove no-op linalg [...] adds b21905dfe37 [SLP] remove unnecessary state in matching reductions adds 547b032ccc8 [OpenMP] Remove omptarget-nvptx from deps as it is no longe [...] adds 774c9c6ef3a [mlir][Linalg] Add canonicalization of linalg op -> dim op. adds 42444d0cf0c [mlir][Linalg] NFC: Verify tiling on linalg.generic operati [...] adds 6e7094c14b2 [libomptarget][nvptx][nfc] Move target_impl functions out o [...] adds d6acf3c2012 [flang] Fix use-associated procedure in generic adds 036bc798f2a [AArch64][GlobalISel] Assign FPR banks to loads which are u [...] adds 9dfeec85300 Reland "[AsmParser] make .ascii support spaces as separators" adds 214387c2c69 [libomptarget][nvptx] Reduce calls to cuda header adds 1fabe6e5191 [libTooling] Change `addInclude` to use expansion locs. adds 8f283cafddf [AArch64][GlobalISel] Add selection support for fpr bank so [...] adds 2423ec58376 [libc] Add memmove implementation. adds 9bcc0d1040d [CodeGen, Transforms] Use llvm::sort (NFC) adds 2efcbe24a75 [llvm] Use llvm::drop_begin (NFC) adds 7dc3575ef2d [llvm] Remove redundant return and continue statements (NFC) adds 39665d9aabb Add Semantic check for Flang OpenMP 4.5 - 2.7.1 Do Loop re [...] adds 5508516b066 [mlir][sparse] retry sparse-only for cyclic iteration graphs adds c495dfe0268 [clang][cli] NFC: Decrease the scope of ParseLangArgs parameters adds 1a49944b59d [clang][cli] NFC: Decrease the scope of ParseCodeGenArgs pa [...] adds b6575bfd0ee [clang][cli] Specify KeyPath prefixes via TableGen classes adds b54337070b1 [AArch64] Add Fujitsu A64FX scheduling model adds 38dfce706f7 [WebAssembly] Add support for table linking to wasm-ld adds 33be50daa9c Revert "Reapply "ADT: Fix reference invalidation in SmallVe [...] adds 168be420830 [Clang] Mutate long-double math builtins into f128 under IEEE-quad adds 1185d3f43d2 [llvm-readobj] - Fix the compilation with GCC < 7.0. adds 89e84dec187 [AArch64][GlobalISel] Fix fallbacks introduced for G_SITOFP [...] adds 78036360573 [libcxx testing] Fix UB in tests for std::lock_guard adds 104a9f99cca [Debuginfo][DW_OP_implicit_pointer] (1/7) Support for DW_OP [...] adds bfb8f45ef3f [llvm-nm] - Move MachO specific logic out from the dumpSymb [...] adds a10300a2b27 [libc] Allow customization of memcpy via flags. adds 021ea78a97e [llvm-nm] - Simplify the code in dumpSymbolNamesFromObject. NFC. adds 3676ef10538 [ARM][GISel] Treat calls as variadic even if only fixed arg [...] adds d9afe8588e4 [yaml2obj/obj2yaml] - Refine handling of SHT_GNU_verdef sections. adds 45ef053bd70 [llvm-readobj][test] - Remove excessive YAML fields from tests. adds 9cc221b99be [clangd] exclude symbols from document outline which do not [...] adds 4fd77668b2c [LLDB] Add per-thread register infos shared pointer in gdb-remote adds b9993fcbf53 DynamicRegisterInfo calculate offsets in separate function adds 141e45b99ca [RISCV] Optimize Branch Comparisons adds 2b8db40c921 [SVE] Restrict the usage of REINTERPRET_CAST. adds a5eb9df1e3b [Orc][NFC] Turn LLJIT member ObjTransformLayer into unique_ptr adds cf905274c6f [Orc] Allow LLJITBuilder's CreateObjectLinkingLayer to retu [...] adds 619eb147759 [NFC][RISCV] Remove useless code in RISCVRegisterInfo.td. adds bab121a1b66 [lldb][docs] Use sphinx instead of epydoc to generate LLDB' [...] adds 6edc3fe598a [Orc] Fix OrcV2Examples after D94690 adds 9d2053f61aa Revert "[lldb][docs] Use sphinx instead of epydoc to genera [...] adds aeaeb9e6bdc [clangd] Make ExpandAutoType not available on template params. adds c77c3d1d18c [clangd] Set correct CWD when using compile_flags.txt adds 4017c6fe7f1 [lldb][docs] Translate ASCII art to restructured text formatting adds 1dfd5c9ad8c [X86][AVX] combineHorizOpWithShuffle - support target shuff [...] adds e9f1ed2306b [WebAssembly] MC layer writes table symbols to object files adds 5e4480b6c0f [ARM] Don't run the block placement pass at O0 adds 0acc260b574 [mlir][linalg] Support generating builders for named op attributes adds 061d1520858 [SVE] Fix unused variable. adds d1862a16310 [OpenCL][Docs] Fixed malformed table in OpenCLSupport adds 791634b999e [clang][cli] Parse & generate options necessary for LangOpt [...] adds 5183a13d378 [X86] Add umin knownbits/demandedbits ult test for D94532 adds 17d0fb7f574 Set option default for enabling memory ssa for new pass man [...] adds 46aa3c6c331 [DAG] visitVECTOR_SHUFFLE - MergeInnerShuffle - improve shu [...] adds cf0173de69a [mlir] Add better support for f80 and f128 adds 5bf47e142b6 [libc] CopyAlignedBlocks can now specify alignment on top o [...] adds bf1aa5db5c7 [RISCV][NFC] Fix order of parameters in cmov ge/le tests adds 38326293304 [clang][cli] NFC: Add PIE parsing for precompiled input and IR adds a7dcd3aeb0f [clang][cli] NFC: Parse some LangOpts after the defaults are set adds 1744f4c6764 [clang][cli] NFC: Promote ParseLangArgs and ParseCodeGenArg [...] adds 1a497ae9b83 [ARM][Block placement] Check the predecessor exists before [...] adds be69e66b1cd [X86][SSE] Attempt to fold shuffle(binop(),binop()) -> bino [...] adds 1e1a011b09d [flang] Disallow INTENT attribute on procedure dummy arguments adds 4c5066b0789 [TargetLowering] Don't speculatively call ComputeNumSignBits. NFC adds b6e06a740c2 [flang][driver] Copy test file into a temp dir when testing (nfc) adds d5047d762f3 [clangd] Update CC Ranking model with better sampling. adds bc84f89c71a [OpenCL][Docs] Fixed cross-section reference in OpenCLSupport adds 6227069bdce [DebugInfo][CodeView] Change in line tables only mode to em [...] adds a0770f9e4e9 [ARM] Constant tripcount tail predication loop tests. NFC adds f5abf0bd485 [ARM] Tail predication with constant loop bounds adds cc90d41945f [MIPatternMatch] Add m_OneNonDBGUse adds d0cb0d30a43 [mlir] Add Complex dialect. adds 86e604c4d68 [RISCV] Add implementation of targetShrinkDemandedConstant [...] adds 84de4faf4ca GetMacosAlignedVersion() fails if sysctl is not setup adds 4f24d0dd538 Fix libc++ clang-cl build, swap attribute order adds a9e939760c6 [CodeGen] Removes unwanted optimisation for TargetConstantFP adds 1f21de535d3 [SLP] remove unused reduction functions; NFC adds a1be47b4771 [CodeView][DebugInfo] Add test case to show that linkage na [...] adds 64db296e5a8 Revert "[BasicAA] Handle recursive queries more efficiently" adds 61ec2280308 [NFC][SimplifyCFG] Add testcase showing that we fail to pre [...] adds b81f75fa791 [Utils] splitBlockBefore() always operates on DomTreeUpdate [...] adds c845c724c23 [Utils][SimplifyCFG] Port SplitBlock() to DomTreeUpdater adds 286cf6cb029 [SimplifyCFG] Port SplitBlockAndInsertIfThen() to DomTreeUpdater adds c6654a4cdab [SimplifyCFG][BasicBlockUtils] Port SplitBlockPredecessors( [...] adds a14c36fe27f [SimplifyCFG] switchToSelect(): don't forget to insert DomT [...] adds 6a42cbf6d21 [GWP-ASan] Add inbuilt options parser. adds 98c89ccfbd7 [MSVC] Don't add -nostdinc++ -isystem to runtimes builds adds 4a47da2cf44 [Sema] turns -Wfree-nonheap-object on by default adds ed0fd567ebd BreakCriticalEdges: do not split the critical edge from a C [...] adds d7bc3b7ce23 [mlir][Linalg] Add missing check to canonicalization of Gen [...] adds 10ac9b29a4c Skip 'g' packet tests when running on darwin; debugserver d [...] adds ceb3cdccd0f [SLP] remove dead code in reduction matching; NFC adds ceaf0110ff5 Revert "Revert "ADT: Fix reference invalidation in SmallVec [...] adds aa8a2d8a3da [AArch64][GlobalISel] Select immediate fcmp if the zero is [...] adds 76f5c5a7b05 [ADT][Support] Fix C4146 error from MSVC adds a1500105ee6 [SimplifyCFG] Optimize CFG when null is passed to a functio [...] adds e65b9b04cde Revert "[WebAssembly] MC layer writes table symbols to obje [...] adds 187d771d27e Revert "[WebAssembly] Add support for table linking to wasm-ld" adds d302398ff05 hwasan: Update register-dump-read.c test to reserve x23 ins [...] adds aa3d4d99395 [NFC] Disallow unused prefixes under MC/RISCV adds 1bd083b5d6d [flang] Create names to allow access to inaccessible specifics adds 3afbfb4145b [mlir][NFC] Move helper substWithMin into Affine utils adds 2a27a9819a1 [mlir][AsmPrinter] Properly escape strings when printing locations adds fd2083d73c2 [mlir] Fixing potential build break in my previous commit adds 999f5da6b30 [debugserver] Fix inverted if block that resulted in us usi [...] adds e8049dc3c8a [NewPM][Inliner] Move the 'always inliner' case in the same [...] adds 029c2257c21 [Inline] Fix a missing character in inline_stats.ll adds a396e2e088e [utils] Use llvm::sort (NFC) adds 4707b21298a [AMDGPU] Use llvm::is_contained (NFC) adds 8fd8ff1f67e [StringExtras] Rename SubsequentDelim to ListSeparator adds be68c9222b8 [NFC] Add -std=c11 to attr-availability.c adds a61e42efbb7 [NPM][Inliner] Temporarily remove inline_stats test case fo [...] adds 8456c3a7892 AArch64: fix regression introduced by fcmp immediate selection. adds 668827b6485 Introduce llvm.noalias.decl intrinsic adds b664bef2ad9 [InstCombine] Add a test file that contains safe select tra [...] adds e0a979ccadd [InstCombine] Add more tests to select-safe-transforms.ll (NFC) adds f0a0ec2d085 [InstCombine] Add more tests for select operand replacement (NFC) adds a7101450a42 [ASTMatchers] Add mapAnyOf matcher adds dbe056c2e37 [ASTMatchers] Make cxxOperatorCallExpr matchers API-compati [...] adds 4f155567317 [LegalizeDAG] Handle NeedInvert when expanding BR_CC adds e810e95e4bb [ASTMatchers] Add binaryOperation matcher adds b765eaf9a61 [ASTMatchers] Add support for CXXRewrittenBinaryOperator adds 25c1578a46f Fix llvm::Optional build breaks in MSVC using std::is_trivi [...] adds 9fc814ed596 [Tests] Added tests for new instcombine or simplification; NFC adds a4e2a5145a2 [InstSimplify] Add (~A & B) | ~(A | B) --> ~A adds 098dbf190a5 [RISCV] Correct alignment settings for vector registers. adds bdd4dda58b0 [InstSimplify] Update comments, remove redundant tests adds bca16e2fbb4 [LTO] Remove options to disable inlining, vectorization & G [...] adds ba0fc7e1f8d [StringExtras] Fix comment typos (NFC) adds 19aacdb715a [llvm] Construct SmallVector with iterator ranges (NFC) adds 2082b10d100 [llvm] Use *::empty (NFC) adds 416854d0f7c [InstSimplify] Precommit new testcases; NFC adds c1ab698dce8 [ARM] Remove LLC tests from transform/hardware loop tests. adds 372eb2bbb6f [ARM] Add low overhead loops terminators to AnalyzeBranch adds 63bedc80da3 [InstSimplify] Handle commutativity for 'and' and 'outer or [...] adds 48dbac5b6b0 [SLP] remove unnecessary use of 'OperationData' adds fcfcc3cc6b1 [SLP] fix typos; NFC adds 49b96cd9ef2 [SLP] remove opcode field from reduction data class adds ed939f853da [OpenMP] Added the support for hidden helper task in RTL adds d8fc27301d1 [mlir][sparse] improved sparse runtime support library adds bfd75bdf3fd [NFC] Removed extra text in comments adds 2a5b576e3ea [ARM] Test for aligned blocks. NFC adds 14547242153 [ARM] Align blocks that are not fallthough targets adds 32fc32317a3 [SimplifyCFG] markAliveBlocks(): catchswitch: preserve PostDomTree adds 5238e7b302f [InstCombine] Replace one-use select operand based on condition adds a048ce13e32 [X86] Default to -x86-pad-for-align=false to drop assembler [...] adds 633c5afccfb [RISCV] Remove unneeded StringRef to std::string conversion [...] adds 97f7e4e8c93 [RISC] Replace dyn_casts that are only checked by an assert [...] adds 2b6a92625fd [RISCV] Simplify mergeCondAndCode in RISCVCompressInstEmitt [...] adds 1327c730bb9 [RISCV] Few more minor cleanups to RISCVCompressInstEmitter. NFC adds 061f681c0df [RISCV] Remove an extra map lookup from RISCVCompressInstEm [...] adds 3cbd476c548 [VE] Support VE in libunwind adds 3809f4ebabd [ELF] Support R_PPC_ADDR24 (ba foo; bla foo) adds b1c2f1282a2 [BasicAA] Move assumption tracking into AAQI adds 0b84afa5fcb Reapply [BasicAA] Handle recursive queries more efficiently adds 9af03864df7 [clang-format] Revert e9e6e3b34a8e adds e7bc6c594b7 Reland [lldb][docs] Use sphinx instead of epydoc to generat [...] adds 00dc97f1670 [clang-format] PR48594 BraceWrapping: SplitEmptyRecord igno [...] adds 0f9908a7c9c [clangd] Use empty() instead of size()>0 adds 9abbc050974 [clangd] Use !empty() instead of size()>0 adds 4bfbfb9bcb7 [InstSimplify] Add tests for x*C1/C2<=x (NFC) adds a13c0f62c38 [InstSimplify] Fold x*C1/C2 <= x (PR48744) adds acdc7456892 [lldb][docs] Cleanup the Python doc strings for SB API classes adds 469ceaf5389 [Tests] Add test for PR45691 adds ed396212da4 [InstCombine] Transform abs pattern using multiplication to [...] adds 7e9e6ac526e [lldb][docs] Fix some RST formatting errors related to code [...] adds 352fcfc6978 [llvm] Use llvm::sort (NFC) adds a59126115e9 [IRBuilder] "Zero"-initialize SmallVector (NFC) adds 50be8e44715 [TableGen] Drop redundant const from return types (NFC) adds 9a7fb084877 NFC: Minor cleanup of function calls adds 1cc477f030b [SimplifyCFG] Add test for PR48778 (NFC) adds 4229b87ed36 [ValueTracking] Fix isSafeToSpeculativelyExecute for sdiv ( [...] adds a89242d874d [lldb] Skip TestPlatformProcessConnect on windows and darwin adds 95d146182fd Makefile.rules: Delete GCC 4.6 workaround adds f855751c128 Fix openmp CMake build on non-Linux AArch64 systems. adds 3bdf4507b66 [NFC] [TargetRegisterInfo] add one use check to lookThruCopyLike. adds b74ae43c44b Makefile.rules: Make HOST_OS/OS simply expanded variable to [...] adds a817f46d50c [JITLink][ELF] Skip DWARF sections in ELF objects. adds 2639c162b71 [InstCombine] more tests for D94861 (NFC) adds 2d9890775f5 [PowerPC] [NFC] Add AIX triple to some regression tests adds f776d8b12f0 [Legalizer] Promote result type in expanding FP_TO_XINT adds 7011086dc1c [test] Autogen a loop vectorizer test to make future change [...] adds 8356610f8d4 [test] pre commit a couple more tests for vectorizing multi [...] adds e5619065b8b [JITLink][ELF] New ELF skip-debug-sections test requires asserts. adds 26a396c4ef4 [PowerPC] support register pressure reduction in machine combiner. adds bcc1dee6001 [clang-format] Add StatementAttributeLikeMacros option adds cfec6cd50c3 [IR] Allow scalable vectors in structs to support intrinsic [...] adds 383b6501ffe [RISCV] Use tail agnostic policy for instructions with tied [...] adds f446fc5acf8 [lldb][docs] Resolve the remaining sphinx formatter warning [...] adds b9ce772b8fb [Object, llvm-readelf] - Move the API for retrieving symbol [...] adds b43075e34a5 [clang-format] Fix documentation of bcc1dee600 adds 6e75ee6b65c [lldb][docs] Use inline literals for code/paths instead of [...] adds 770d1e0a882 [X86][SSE] isHorizontalBinOp - reuse any existing horizontal ops. adds ac603c8d385 [RISCV] Add scalable vector truncate patterns adds 207f32948b2 [DAG] SimplifyDemandedBits - use KnownBits comparisons to r [...] adds aca240b4f69 [mlir] Fix cross-compilation (Linalg ODS gen) adds 3bd24574c7d Revert "[PowerPC] support register pressure reduction in ma [...] adds 83aa93e9954 [VectorUtils] Do not try to add indices matching tombstone/ [...] adds 9bf843bdc88 Revert "[OpenMP] Added the support for hidden helper task in RTL" adds 911961c9c13 [AMDGPU][MC][GFX10] Improved dpp8 errors handling adds 689aaba7acf [SystemZ][z/OS] Fix No such file or directory expression er [...] adds f7443905af1 [Statepoint] Handle `undef` operands in statepoint. adds 9399681a57c [Doc] Fix example in codegen doc. adds 36710c38c1b [NFC]Migrate VectorCombine.cpp to use InstructionCost adds e6d758de82b [InferAttrs] Mark some library functions as willreturn. adds ead71a23edd [PowerPC][AIX]Do not emit xxspltd mnemonic on AIX. adds 2040c1110b6 [CSInfo][MIPS] Update CSInfo in delay slot filler adds d1c4e859ce4 [SLP] reduce opcode API dependency in reduction cost calc; NFC adds 3dbbadb8ef5 [SLP] rename reduction query for min/max ops; NFC adds 55c557a5d25 [AMDGPU][MC] Refactored parsing of dpp ctrl adds 34a2c138c89 [LoopRotate] Precommit test for prepare-for-lto handling. adds 30b8f55378c Fix for sanitizer issue in 55c557a adds ce06475da94 [X86][AVX] IsElementEquivalent - add matchShuffleWithUNPCK [...] adds 63393828078 [WebAssembly] Add support for table linking to wasm-ld adds d806618636f [WebAssembly] MC layer writes table symbols to object files adds f5fcbe4e3c6 [AArch64] Further restricts when a dup(*ext) can be rearranged adds 16bf02c3a19 Reland "[AArch64] Attempt to sink mul operands"" adds 9f32f1d6fbf [MLIR] Support checking if two FlatAffineConstraints are equal adds 69295815ed9 [ARM] Update test target triple. NFC adds 275716d6db7 [clangd] Derive new signals in CC from ASTSignals. adds 1d04dc52dd2 [Coroutine] Do not CoroElide if there are musttail calls adds e7dc083a410 [ARM] Don't handle low overhead branches in AnalyzeBranch adds fa9851ebfee [MLIR] NFC: simplify PresburgerSet::isEqual adds a5a6164f6de [AArch64] Add test to check the attributes for some intrinsics. adds ca7e27054c2 [SLP] add more FMF tests for fmax/fmin reductions; NFC adds b42ff9fb038 [RISCV][NFC] Increase test coverage of Zbt extension adds 50ae6a3ac9b [AArch64] Make target intrinsics DefaultAttrIntrinsics. adds 2f92386e721 [LLD][ELF][AArch64] Set _GLOBAL_OFFSET_TABLE_ at the start of .got adds 291ac7e622d [AArch64] Revert back to Intrinsic<> for TME instructions. adds a58aceffad6 [lldb][docs] Use 'any' as the default role in LLDB's sphinx [...] adds 28ea50f524b [llvm] Populate std::vector at construction time (NFC) adds dc300beba7a [STLExtras] Add a default value to drop_begin adds 23b0ab2acb4 [llvm] Use the default value of drop_begin (NFC) adds 196cc96f9a6 [clang] Allow LifetimeExtendedTemporary to have no access s [...] adds 2c51bef76cb [RISCV] Add a test of vector sadd.overflow to demonstrate i [...] adds 5d431c3d32c Revert "[RISCV] Add a test of vector sadd.overflow to demon [...] adds 79e798aca38 Recommit "[RISCV] Add a test of vector sadd.overflow to dem [...] adds 01a13f127a8 [libc++] Rename check-cxx-deps to cxx-test-depends for consistency adds 417f6137432 [NFC] Update some mlir python documentation. adds 2776be43f0c [libc++] improve feature test macro script adds d9b6e4d583c NFC: Document current MLIR Python ODS conventions. adds aa3a59e0c69 [OpenMP][NFC] Fix test adds 22b68440e16 [PredicateInfo] Add more and/or tests (NFC) adds 1c314591536 [RISCV] Remove empty Sched instantiations from the end of I [...] adds 5b77ac32b11 [SLP] match maxnum/minnum intrinsics as FP reduction ops adds 2cb4a96a99e [libc++] NFCI: Refactor allocator_traits adds d27bb5c375c [x86] add cast to avoid compile-time warning; NFC adds fe301f47497 [LoopInfo] Fix a typo in compareLoops adds 395c737d9fc [SimplifyCFG] Update SimplifyBranchOnICmpChain to recognize [...] adds 9d81073acb4 [OpenMP][Docs] Fix typos in FAQ (NFC) adds 14573d44ae0 Regenerate the feature test macro unit-tests. NFCI. adds 0441df94ad8 [InstCombine,InstSimplify] Optimize select followed by and/or/xor adds 2d89ebd5d17 Address unused variable warning new a9b3303a884 Revert "[NFC] [TargetRegisterInfo] add one use check to loo [...] new c535a7fdadb [X86] Fix tile spill merge issue. new bc713f6a004 PR48763: Better handling for classes that inherit a default [...] new 61f69153e8d [PowerPC] Sign extend comparison operand for signed atomic [...] new e147eccafa1 [X86][AMX] Clear AMX lit test case. The 5 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: .gitignore | 2 + .../abseil/UpgradeDurationConversionsCheck.cpp | 4 +- .../abseil/UpgradeDurationConversionsCheck.h | 5 +- clang-tools-extra/clangd/ASTSignals.cpp | 42 + clang-tools-extra/clangd/ASTSignals.h | 39 + clang-tools-extra/clangd/CMakeLists.txt | 1 + clang-tools-extra/clangd/ClangdServer.cpp | 15 +- clang-tools-extra/clangd/CodeComplete.cpp | 1 + clang-tools-extra/clangd/CodeComplete.h | 12 +- clang-tools-extra/clangd/CollectMacros.cpp | 8 +- clang-tools-extra/clangd/CollectMacros.h | 18 +- clang-tools-extra/clangd/FindSymbols.cpp | 4 + .../clangd/GlobalCompilationDatabase.cpp | 5 +- clang-tools-extra/clangd/Quality.cpp | 57 +- clang-tools-extra/clangd/Quality.h | 10 + clang-tools-extra/clangd/SemanticHighlighting.cpp | 4 +- clang-tools-extra/clangd/TUScheduler.cpp | 73 +- clang-tools-extra/clangd/TUScheduler.h | 3 + clang-tools-extra/clangd/XRefs.cpp | 2 +- clang-tools-extra/clangd/index/SymbolCollector.cpp | 21 +- .../clangd/quality/model/features.json | 18 +- clang-tools-extra/clangd/quality/model/forest.json | 583744 ++++++++++-------- .../clangd/refactor/tweaks/ExpandAutoType.cpp | 12 +- clang-tools-extra/clangd/tool/ClangdMain.cpp | 1 - .../clangd/unittests/ASTSignalsTests.cpp | 75 + clang-tools-extra/clangd/unittests/CMakeLists.txt | 1 + .../clangd/unittests/CodeCompleteTests.cpp | 47 +- .../clangd/unittests/CollectMacrosTests.cpp | 12 +- .../clangd/unittests/FindSymbolsTests.cpp | 16 +- .../unittests/GlobalCompilationDatabaseTests.cpp | 11 + .../clangd/unittests/ParsedASTTests.cpp | 4 +- .../clangd/unittests/TUSchedulerTests.cpp | 47 +- .../unittests/tweaks/ExpandAutoTypeTests.cpp | 3 + .../readability-function-cognitive-complexity.cpp | 2 +- clang/docs/ClangFormatStyleOptions.rst | 41 +- clang/docs/LibASTMatchersReference.html | 316 +- clang/docs/OpenCLSupport.rst | 89 +- clang/docs/ReleaseNotes.rst | 4 + clang/docs/UsersManual.rst | 157 +- clang/docs/tools/dump_ast_matchers.py | 19 +- clang/include/clang/AST/ASTNodeTraverser.h | 12 +- .../clang/AST/CXXRecordDeclDefinitionBits.def | 4 + clang/include/clang/AST/DeclCXX.h | 11 +- clang/include/clang/AST/DependentDiagnostic.h | 6 +- clang/include/clang/AST/Expr.h | 39 +- clang/include/clang/AST/ExprCXX.h | 10 + clang/include/clang/AST/TemplateBase.h | 8 +- clang/include/clang/ASTMatchers/ASTMatchers.h | 214 +- .../clang/ASTMatchers/ASTMatchersInternal.h | 275 +- clang/include/clang/Basic/BuiltinsAArch64.def | 6 + clang/include/clang/Basic/DiagnosticGroups.td | 1 + clang/include/clang/Basic/DiagnosticSemaKinds.td | 5 +- clang/include/clang/Basic/SourceManager.h | 33 +- clang/include/clang/Driver/Options.td | 1149 +- clang/include/clang/Format/Format.h | 48 +- clang/include/clang/Frontend/CompilerInvocation.h | 21 +- clang/include/clang/Sema/DeclSpec.h | 83 +- clang/include/clang/Sema/Designator.h | 49 +- clang/include/clang/Sema/Initialization.h | 18 +- .../clang/Tooling/Transformer/RewriteRule.h | 10 +- clang/lib/AST/DeclBase.cpp | 16 +- clang/lib/AST/DeclCXX.cpp | 6 +- clang/lib/AST/Expr.cpp | 12 +- clang/lib/AST/TemplateBase.cpp | 4 +- clang/lib/ASTMatchers/ASTMatchFinder.cpp | 22 + clang/lib/ASTMatchers/ASTMatchersInternal.cpp | 5 + clang/lib/ASTMatchers/Dynamic/Marshallers.h | 52 + clang/lib/ASTMatchers/Dynamic/Registry.cpp | 2 + clang/lib/Basic/Targets/AArch64.cpp | 3 + clang/lib/CodeGen/CGBuiltin.cpp | 120 + clang/lib/CodeGen/CGDebugInfo.cpp | 32 +- clang/lib/Driver/ToolChains/Clang.cpp | 18 +- clang/lib/Format/ContinuationIndenter.cpp | 6 - clang/lib/Format/Format.cpp | 5 +- clang/lib/Format/FormatToken.h | 1 + clang/lib/Format/FormatTokenLexer.cpp | 4 + clang/lib/Format/TokenAnnotator.cpp | 3 +- clang/lib/Format/UnwrappedLineFormatter.cpp | 48 +- clang/lib/Format/UnwrappedLineParser.cpp | 15 +- clang/lib/Format/UnwrappedLineParser.h | 2 +- clang/lib/Format/WhitespaceManager.cpp | 3 + clang/lib/Frontend/CompilerInvocation.cpp | 143 +- .../Headers/__clang_cuda_math_forward_declares.h | 3 + clang/lib/Headers/arm_acle.h | 26 + clang/lib/Parse/ParseDeclCXX.cpp | 4 +- clang/lib/Sema/DeclSpec.cpp | 20 +- clang/lib/Sema/SemaDecl.cpp | 4 +- clang/lib/Sema/SemaDeclCXX.cpp | 3 +- clang/lib/Sema/SemaExpr.cpp | 3 +- clang/lib/Sema/SemaTemplate.cpp | 5 + clang/lib/Sema/SemaType.cpp | 14 +- clang/lib/Tooling/Transformer/RewriteRule.cpp | 7 +- clang/test/Analysis/NewDelete-intersections.mm | 9 +- clang/test/Analysis/free.c | 20 +- .../basic.namespace/namespace.udecl/p15.cpp | 12 +- clang/test/CXX/special/class.ctor/p6-0x.cpp | 31 + clang/test/CXX/special/class.inhctor/p1.cpp | 12 +- clang/test/CXX/special/class.inhctor/p2.cpp | 6 +- clang/test/CodeGen/aarch64-ls64.c | 163 + clang/test/CodeGen/aarch64-tme.cpp | 2 +- clang/test/CodeGen/basic-block-sections.c | 2 +- clang/test/CodeGen/incomplete-function-type.c | 1 + clang/test/CodeGen/math-builtins-long.c | 97 +- clang/test/CodeGen/thinlto-distributed-newpm.ll | 9 - clang/test/CodeGen/ubsan-blacklist-vfs.c | 4 +- .../debug-info-codeview-display-name.cpp | 40 +- .../debug-info-gline-tables-only-codeview.cpp | 30 + .../CodeGenCXX/microsoft-abi-member-pointers.cpp | 10 + clang/test/Driver/split-debug.c | 9 + .../Frontend/optimization-remark-line-directive.c | 2 +- clang/test/Frontend/optimization-remark-new-pm.c | 4 +- .../optimization-remark-with-hotness-new-pm.c | 24 +- clang/test/Frontend/optimization-remark.c | 26 +- clang/test/Frontend/stats-file.c | 2 +- clang/test/PCH/cxx-reference.h | 4 + clang/test/Parser/attr-availability.c | 2 +- clang/test/Preprocessor/aarch64-target-features.c | 6 + clang/test/SemaTemplate/temp_class_spec.cpp | 14 + clang/unittests/AST/ASTTraverserTest.cpp | 60 + .../ASTMatchers/ASTMatchersNarrowingTest.cpp | 389 + .../ASTMatchers/ASTMatchersTraversalTest.cpp | 654 + clang/unittests/Format/FormatTest.cpp | 208 +- clang/unittests/Format/FormatTestCSharp.cpp | 35 +- compiler-rt/lib/gwp_asan/CMakeLists.txt | 20 +- compiler-rt/lib/gwp_asan/optional/backtrace.h | 48 +- .../lib/gwp_asan/optional/backtrace_fuchsia.cpp | 11 +- .../lib/gwp_asan/optional/backtrace_linux_libc.cpp | 17 +- .../optional/backtrace_sanitizer_common.cpp | 16 +- .../lib/gwp_asan/optional/options_parser.cpp | 249 +- compiler-rt/lib/gwp_asan/optional/options_parser.h | 12 +- compiler-rt/lib/gwp_asan/optional/printf.h | 33 + compiler-rt/lib/gwp_asan/optional/segv_handler.h | 71 +- .../lib/gwp_asan/optional/segv_handler_fuchsia.cpp | 8 +- .../lib/gwp_asan/optional/segv_handler_posix.cpp | 173 +- compiler-rt/lib/gwp_asan/options.inc | 15 + compiler-rt/lib/gwp_asan/tests/CMakeLists.txt | 6 +- compiler-rt/lib/gwp_asan/tests/harness.h | 13 +- compiler-rt/lib/gwp_asan/tests/options.cpp | 63 + .../printf_sanitizer_common.cpp | 15 +- compiler-rt/lib/sanitizer_common/sanitizer_mac.cpp | 45 +- compiler-rt/lib/scudo/scudo_allocator.cpp | 11 +- compiler-rt/lib/scudo/standalone/CMakeLists.txt | 2 +- compiler-rt/lib/scudo/standalone/combined.h | 21 +- compiler-rt/lib/scudo/standalone/flags.cpp | 15 - .../lib/scudo/standalone/tests/CMakeLists.txt | 2 +- .../lib/scudo/standalone/tests/flags_test.cpp | 15 - .../test/hwasan/TestCases/register-dump-read.c | 12 +- .../test/scudo/standalone/unit/lit.site.cfg.py.in | 2 +- compiler-rt/tools/gwp_asan/CMakeLists.txt | 15 +- .../tools/gwp_asan/options_parser_fuzzer.cpp | 12 + flang/CMakeLists.txt | 4 - flang/include/flang/Parser/dump-parse-tree.h | 2 +- flang/include/flang/Parser/parse-tree.h | 4 +- flang/include/flang/Semantics/expression.h | 2 + flang/include/flang/Semantics/semantics.h | 4 +- flang/include/flang/Semantics/tools.h | 1 + flang/include/flang/Version.inc.in | 3 + flang/lib/Evaluate/check-expression.cpp | 11 +- flang/lib/Parser/unparse.cpp | 2 +- flang/lib/Semantics/check-acc-structure.h | 4 +- flang/lib/Semantics/check-declarations.cpp | 8 + flang/lib/Semantics/check-directive-structure.h | 8 +- flang/lib/Semantics/check-omp-structure.cpp | 41 +- flang/lib/Semantics/check-omp-structure.h | 6 + flang/lib/Semantics/expression.cpp | 44 +- flang/lib/Semantics/mod-file.cpp | 79 +- flang/lib/Semantics/resolve-names.cpp | 33 +- flang/lib/Semantics/semantics.cpp | 16 +- flang/lib/Semantics/tools.cpp | 12 +- flang/test/Frontend/input-output-file.f90 | 6 +- flang/test/Semantics/assign03.f90 | 2 +- flang/test/Semantics/call09.f90 | 7 + flang/test/Semantics/modfile07.f90 | 26 + flang/test/Semantics/modfile35.f90 | 6 +- flang/test/Semantics/modfile37.f90 | 32 + flang/test/Semantics/modfile38.f90 | 35 + flang/test/Semantics/modfile39.f90 | 48 + flang/test/Semantics/omp-do01-positivecase.f90 | 19 + flang/test/Semantics/omp-do01.f90 | 12 +- flang/test/Semantics/omp-do05-positivecase.f90 | 36 + flang/test/Semantics/omp-do05.f90 | 38 +- flang/test/Semantics/resolve53.f90 | 4 +- flang/test/Semantics/separate-mp02.f90 | 12 +- flang/tools/f18/CMakeLists.txt | 2 - flang/tools/f18/f18.cpp | 15 +- flang/tools/f18/f18_version.h.in | 9 - libc/config/linux/aarch64/entrypoints.txt | 1 + libc/config/linux/x86_64/entrypoints.txt | 1 + libc/src/__support/common.h | 23 + libc/src/ctype/isascii.h | 2 + libc/src/string/CMakeLists.txt | 12 + libc/src/string/memmove.cpp | 61 + libc/src/{ctype/isascii.h => string/memmove.h} | 12 +- libc/src/string/memory_utils/memcpy_utils.h | 33 +- libc/src/string/memory_utils/utils.h | 4 + libc/src/string/x86/memcpy.cpp | 39 +- libc/test/src/ctype/isascii_test.cpp | 4 +- libc/test/src/string/CMakeLists.txt | 11 + libc/test/src/string/memmove_test.cpp | 70 + .../src/string/memory_utils/memcpy_utils_test.cpp | 39 +- libc/utils/UnitTest/FuchsiaTest.h | 6 - libcxx/docs/TestingLibcxx.rst | 6 +- libcxx/include/__locale | 8 +- libcxx/include/__memory/allocator_traits.h | 718 +- libcxx/include/memory | 4 +- libcxx/src/locale.cpp | 4 +- libcxx/test/CMakeLists.txt | 4 +- .../type_traits.version.pass.cpp | 10 +- .../version.version.pass.cpp | 10 +- .../thread.lock.guard/adopt_lock.pass.cpp | 8 +- .../thread.lock/thread.lock.guard/mutex.pass.cpp | 8 +- .../generate_feature_test_macro_components.py | 99 +- libunwind/include/__libunwind_config.h | 7 + libunwind/include/libunwind.h | 152 + libunwind/src/Registers.hpp | 442 + libunwind/src/Unwind-sjlj.c | 12 + libunwind/src/libunwind.cpp | 2 + lld/ELF/Arch/AArch64.cpp | 1 + lld/ELF/Arch/PPC.cpp | 2 + lld/include/lld/Common/LLVM.h | 6 + lld/test/COFF/driver.test | 2 +- lld/test/COFF/manifestinput-error.test | 2 +- lld/test/COFF/nodefaultlib.test | 4 +- .../COFF/pdb-type-server-invalid-signature.yaml | 4 +- lld/test/ELF/archive-thin-missing-member.s | 8 +- lld/test/ELF/basic.s | 4 +- .../ELF/global-offset-table-position-aarch64.s | 2 +- lld/test/ELF/lto/devirt_vcall_vis_public.ll | 36 +- lld/test/ELF/ppc32-reloc-addr.s | 7 +- lld/test/ELF/symbol-ordering-file.s | 2 +- lld/test/wasm/alias.s | 8 - lld/test/wasm/export-table-explicit.test | 31 + lld/test/wasm/init-fini.ll | 18 +- lld/test/wasm/local-symbols.ll | 8 - lld/test/wasm/locals-duplicate.test | 55 +- lld/test/wasm/pie.ll | 16 +- lld/test/wasm/section-symbol-relocs.yaml | 4 +- lld/test/wasm/shared.ll | 16 +- lld/test/wasm/signature-mismatch.ll | 9 +- lld/test/wasm/stack-pointer.ll | 8 - lld/test/wasm/weak-alias.ll | 5 + lld/wasm/Driver.cpp | 59 + lld/wasm/InputChunks.cpp | 4 + lld/wasm/InputFiles.cpp | 107 +- lld/wasm/InputFiles.h | 4 + lld/wasm/InputTable.h | 60 + lld/wasm/MarkLive.cpp | 7 + lld/wasm/SymbolTable.cpp | 77 + lld/wasm/SymbolTable.h | 10 + lld/wasm/Symbols.cpp | 46 + lld/wasm/Symbols.h | 73 +- lld/wasm/SyntheticSections.cpp | 54 +- lld/wasm/SyntheticSections.h | 21 +- lld/wasm/Writer.cpp | 39 +- lld/wasm/WriterUtils.cpp | 17 +- lld/wasm/WriterUtils.h | 1 + lldb/bindings/interface/SBAddress.i | 16 +- lldb/bindings/interface/SBAttachInfo.i | 4 +- lldb/bindings/interface/SBBreakpoint.i | 12 +- lldb/bindings/interface/SBBreakpointLocation.i | 2 +- lldb/bindings/interface/SBBreakpointName.i | 4 +- lldb/bindings/interface/SBBroadcaster.i | 6 +- lldb/bindings/interface/SBCommandInterpreter.i | 8 +- .../interface/SBCommandInterpreterRunOptions.i | 14 +- lldb/bindings/interface/SBCommandReturnObject.i | 4 +- lldb/bindings/interface/SBCommunication.i | 3 + lldb/bindings/interface/SBCompileUnit.i | 36 +- lldb/bindings/interface/SBData.i | 3 + lldb/bindings/interface/SBDebugger.i | 200 +- lldb/bindings/interface/SBEnvironment.i | 3 +- lldb/bindings/interface/SBError.i | 4 +- lldb/bindings/interface/SBEvent.i | 32 +- lldb/bindings/interface/SBExecutionContext.i | 3 + lldb/bindings/interface/SBFile.i | 2 +- lldb/bindings/interface/SBFileSpec.i | 2 +- lldb/bindings/interface/SBFileSpecList.i | 3 + lldb/bindings/interface/SBFrame.i | 64 +- lldb/bindings/interface/SBFunction.i | 2 +- lldb/bindings/interface/SBHostOS.i | 3 + lldb/bindings/interface/SBInstruction.i | 3 + lldb/bindings/interface/SBInstructionList.i | 10 +- lldb/bindings/interface/SBLanguageRuntime.i | 3 + lldb/bindings/interface/SBLaunchInfo.i | 3 + lldb/bindings/interface/SBLineEntry.i | 38 +- lldb/bindings/interface/SBListener.i | 2 +- lldb/bindings/interface/SBMemoryRegionInfoList.i | 3 + lldb/bindings/interface/SBModule.i | 20 +- lldb/bindings/interface/SBModuleSpec.i | 3 + lldb/bindings/interface/SBPlatform.i | 8 +- lldb/bindings/interface/SBProcess.i | 110 +- lldb/bindings/interface/SBQueue.i | 3 + lldb/bindings/interface/SBQueueItem.i | 3 + lldb/bindings/interface/SBReproducer.i | 4 + lldb/bindings/interface/SBSection.i | 22 +- lldb/bindings/interface/SBSourceManager.i | 2 +- lldb/bindings/interface/SBStream.i | 2 +- lldb/bindings/interface/SBStringList.i | 3 + lldb/bindings/interface/SBStructuredData.i | 9 +- lldb/bindings/interface/SBSymbol.i | 4 +- lldb/bindings/interface/SBSymbolContext.i | 2 +- lldb/bindings/interface/SBSymbolContextList.i | 2 +- lldb/bindings/interface/SBTarget.i | 202 +- lldb/bindings/interface/SBThread.i | 6 +- lldb/bindings/interface/SBThreadPlan.i | 6 +- lldb/bindings/interface/SBTrace.i | 3 + lldb/bindings/interface/SBTraceOptions.i | 5 + lldb/bindings/interface/SBType.i | 172 +- lldb/bindings/interface/SBTypeEnumMember.i | 7 +- lldb/bindings/interface/SBValue.i | 72 +- lldb/bindings/interface/SBValueList.i | 111 +- lldb/bindings/interface/SBVariablesOptions.i | 3 + lldb/bindings/interface/SBWatchpoint.i | 2 +- lldb/bindings/python/python-extensions.swig | 27 +- lldb/bindings/python/python.swig | 34 +- lldb/docs/CMakeLists.txt | 71 +- lldb/docs/_lldb/__init__.py | 9 + lldb/docs/conf.py | 20 +- lldb/docs/design/reproducers.rst | 2 +- lldb/docs/design/sbapi.rst | 2 +- lldb/docs/index.rst | 2 +- lldb/docs/man/lldb.rst | 4 +- lldb/docs/python_api.rst | 98 + lldb/docs/resources/build.rst | 2 +- lldb/docs/resources/contributing.rst | 14 +- lldb/docs/use/python.rst | 10 +- lldb/docs/use/variable.rst | 14 +- .../Python/lldbsuite/test/lldbplatformutil.py | 14 +- lldb/packages/Python/lldbsuite/test/lldbtest.py | 29 +- .../Python/lldbsuite/test/make/Makefile.rules | 20 +- .../Plugins/ObjectFile/wasm/ObjectFileWasm.cpp | 61 +- .../gdb-server/PlatformRemoteGDBServer.cpp | 2 +- .../Process/Utility/DynamicRegisterInfo.cpp | 91 +- .../Plugins/Process/Utility/DynamicRegisterInfo.h | 12 +- .../GDBRemoteCommunicationServerLLGS.cpp | 98 + .../gdb-remote/GDBRemoteCommunicationServerLLGS.h | 13 + .../GDBRemoteCommunicationServerPlatform.cpp | 2 +- .../gdb-remote/GDBRemoteRegisterContext.cpp | 28 +- .../Process/gdb-remote/GDBRemoteRegisterContext.h | 10 +- .../Process/gdb-remote/ProcessGDBRemote.cpp | 30 +- .../Plugins/Process/gdb-remote/ProcessGDBRemote.h | 2 +- .../Plugins/Process/gdb-remote/ThreadGDBRemote.cpp | 12 +- .../Plugins/Process/gdb-remote/ThreadGDBRemote.h | 4 + .../Plugins/Process/minidump/MinidumpParser.cpp | 26 +- lldb/test/API/macosx/builtin-debugtrap/main.cpp | 1 + .../tools/lldb-server/TestGdbRemoteAttachWait.py | 75 + .../TestPlatformProcessConnect.py | 54 +- .../register-reading/TestGdbRemoteGPacket.py | 2 + .../ObjectFile/wasm/embedded-debug-sections.yaml | 100 + lldb/tools/debugserver/source/CMakeLists.txt | 4 +- .../Process/minidump/MinidumpParserTest.cpp | 41 + llvm/CODE_OWNERS.TXT | 8 +- llvm/cmake/modules/AddSphinxTarget.cmake | 10 +- llvm/docs/CodeGenerator.rst | 2 +- llvm/docs/DebuggingJITedCode.rst | 201 +- llvm/docs/LangRef.rst | 107 +- .../LLJITDumpObjects/LLJITDumpObjects.cpp | 1 + llvm/include/llvm/ADT/Optional.h | 20 +- llvm/include/llvm/ADT/STLExtras.h | 2 +- llvm/include/llvm/ADT/SmallVector.h | 196 +- llvm/include/llvm/ADT/StringExtras.h | 22 +- llvm/include/llvm/Analysis/AliasAnalysis.h | 8 + llvm/include/llvm/Analysis/BasicAliasAnalysis.h | 15 +- llvm/include/llvm/Analysis/InlineAdvisor.h | 39 +- llvm/include/llvm/Analysis/LoopInfoImpl.h | 3 +- llvm/include/llvm/Analysis/MLInlineAdvisor.h | 10 +- llvm/include/llvm/Analysis/ReplayInlineAdvisor.h | 2 +- llvm/include/llvm/Analysis/VectorUtils.h | 5 + llvm/include/llvm/BinaryFormat/Dwarf.h | 9 +- llvm/include/llvm/BinaryFormat/Wasm.h | 4 +- .../llvm/CodeGen/GlobalISel/MIPatternMatch.h | 14 + llvm/include/llvm/CodeGen/LiveRegUnits.h | 1 - llvm/include/llvm/ExecutionEngine/Orc/LLJIT.h | 13 +- llvm/include/llvm/Frontend/OpenACC/CMakeLists.txt | 2 +- llvm/include/llvm/IR/DerivedTypes.h | 3 + llvm/include/llvm/IR/IRBuilder.h | 7 + llvm/include/llvm/IR/Intrinsics.h | 3 + llvm/include/llvm/IR/Intrinsics.td | 10 + llvm/include/llvm/IR/IntrinsicsAArch64.td | 449 +- llvm/include/llvm/LTO/LTOBackend.h | 6 + llvm/include/llvm/LTO/legacy/LTOCodeGenerator.h | 11 +- llvm/include/llvm/Object/ELF.h | 315 + llvm/include/llvm/Object/Wasm.h | 5 +- llvm/include/llvm/ObjectYAML/ELFYAML.h | 8 +- llvm/include/llvm/Option/OptParser.td | 41 +- llvm/include/llvm/Passes/PassBuilder.h | 3 +- llvm/include/llvm/Support/GenericDomTree.h | 4 +- llvm/include/llvm/Support/KnownBits.h | 4 +- llvm/include/llvm/Support/MathExtras.h | 2 +- llvm/include/llvm/Support/Program.h | 12 +- llvm/include/llvm/Transforms/IPO/Inliner.h | 9 +- .../llvm/Transforms/Utils/BasicBlockUtils.h | 97 +- llvm/lib/Analysis/BasicAliasAnalysis.cpp | 125 +- llvm/lib/Analysis/CGSCCPassManager.cpp | 2 +- llvm/lib/Analysis/DevelopmentModeInlineAdvisor.cpp | 12 +- llvm/lib/Analysis/GlobalsModRef.cpp | 6 +- llvm/lib/Analysis/InlineAdvisor.cpp | 39 +- llvm/lib/Analysis/InstructionSimplify.cpp | 74 +- llvm/lib/Analysis/LazyCallGraph.cpp | 2 +- llvm/lib/Analysis/LoopInfo.cpp | 2 +- llvm/lib/Analysis/MLInlineAdvisor.cpp | 30 +- llvm/lib/Analysis/ModuleSummaryAnalysis.cpp | 2 +- llvm/lib/Analysis/ReplayInlineAdvisor.cpp | 2 +- llvm/lib/Analysis/ScalarEvolution.cpp | 3 +- llvm/lib/Analysis/VFABIDemangling.cpp | 6 +- llvm/lib/Analysis/ValueTracking.cpp | 13 +- llvm/lib/BinaryFormat/Dwarf.cpp | 3 + llvm/lib/Bitcode/Writer/BitcodeWriter.cpp | 2 +- llvm/lib/CodeGen/Analysis.cpp | 27 +- llvm/lib/CodeGen/AsmPrinter/AsmPrinter.cpp | 4 +- .../AsmPrinter/DbgEntityHistoryCalculator.cpp | 2 +- llvm/lib/CodeGen/BranchFolding.cpp | 2 +- llvm/lib/CodeGen/CodeGenPrepare.cpp | 4 +- llvm/lib/CodeGen/FixupStatepointCallerSaved.cpp | 8 +- llvm/lib/CodeGen/GlobalISel/GISelKnownBits.cpp | 3 +- llvm/lib/CodeGen/InlineSpiller.cpp | 2 +- llvm/lib/CodeGen/IntrinsicLowering.cpp | 1 + .../CodeGen/LiveDebugValues/InstrRefBasedImpl.cpp | 8 +- llvm/lib/CodeGen/MachineBasicBlock.cpp | 16 +- llvm/lib/CodeGen/MachinePipeliner.cpp | 1 - llvm/lib/CodeGen/PHIElimination.cpp | 3 +- llvm/lib/CodeGen/RDFLiveness.cpp | 4 +- llvm/lib/CodeGen/RegAllocFast.cpp | 3 +- llvm/lib/CodeGen/RegisterScavenging.cpp | 2 +- llvm/lib/CodeGen/SafeStackLayout.cpp | 2 +- llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp | 136 +- llvm/lib/CodeGen/SelectionDAG/FastISel.cpp | 2 + .../CodeGen/SelectionDAG/FunctionLoweringInfo.cpp | 6 +- llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp | 19 +- .../CodeGen/SelectionDAG/LegalizeFloatTypes.cpp | 41 +- llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp | 10 +- .../CodeGen/SelectionDAG/SelectionDAGBuilder.cpp | 7 +- llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp | 76 +- llvm/lib/CodeGen/StackMaps.cpp | 6 + llvm/lib/DWARFLinker/DWARFLinker.cpp | 2 +- .../CodeView/DebugFrameDataSubsection.cpp | 7 +- llvm/lib/DebugInfo/GSYM/GsymCreator.cpp | 2 +- llvm/lib/DebugInfo/PDB/Native/SymbolCache.cpp | 9 +- llvm/lib/Demangle/MicrosoftDemangleNodes.cpp | 1 - llvm/lib/ExecutionEngine/JITLink/ELF_x86_64.cpp | 50 + llvm/lib/ExecutionEngine/Orc/LLJIT.cpp | 25 +- llvm/lib/ExecutionEngine/Orc/SpeculateAnalyses.cpp | 9 +- llvm/lib/FileCheck/FileCheck.cpp | 12 +- llvm/lib/IR/AutoUpgrade.cpp | 1 - llvm/lib/IR/DataLayout.cpp | 3 +- llvm/lib/IR/DebugInfoMetadata.cpp | 1 + llvm/lib/IR/IRBuilder.cpp | 11 +- llvm/lib/IR/LLVMContextImpl.cpp | 2 +- llvm/lib/IR/Type.cpp | 23 +- llvm/lib/IR/Verifier.cpp | 96 +- llvm/lib/LTO/LTOBackend.cpp | 8 +- llvm/lib/LTO/LTOCodeGenerator.cpp | 27 +- llvm/lib/MC/MCParser/AsmParser.cpp | 13 +- llvm/lib/MC/WasmObjectWriter.cpp | 11 +- llvm/lib/Object/COFFObjectFile.cpp | 7 +- llvm/lib/Object/SymbolSize.cpp | 2 +- llvm/lib/Object/WasmObjectFile.cpp | 7 +- llvm/lib/ObjectYAML/DWARFEmitter.cpp | 3 +- llvm/lib/ObjectYAML/ELFEmitter.cpp | 8 +- llvm/lib/ObjectYAML/ELFYAML.cpp | 8 +- llvm/lib/ObjectYAML/MachOEmitter.cpp | 6 +- llvm/lib/Passes/PassBuilder.cpp | 28 +- llvm/lib/Passes/PassRegistry.def | 7 +- llvm/lib/Passes/StandardInstrumentations.cpp | 1 - llvm/lib/ProfileData/SampleProf.cpp | 6 +- llvm/lib/Support/DebugCounter.cpp | 2 +- llvm/lib/Support/KnownBits.cpp | 43 +- llvm/lib/Support/Program.cpp | 14 +- llvm/lib/Support/Unix/Path.inc | 2 - llvm/lib/Support/Unix/Program.inc | 6 +- llvm/lib/Support/Windows/Program.inc | 18 +- llvm/lib/Support/Windows/Threading.inc | 25 +- llvm/lib/TableGen/Record.cpp | 4 +- llvm/lib/Target/AArch64/AArch64.td | 9 +- llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp | 12 +- llvm/lib/Target/AArch64/AArch64ISelLowering.cpp | 89 +- llvm/lib/Target/AArch64/AArch64ISelLowering.h | 12 + llvm/lib/Target/AArch64/AArch64InstrGISel.td | 12 + llvm/lib/Target/AArch64/AArch64InstrInfo.cpp | 5 +- llvm/lib/Target/AArch64/AArch64InstrInfo.td | 10 +- llvm/lib/Target/AArch64/AArch64SVEInstrInfo.td | 29 +- llvm/lib/Target/AArch64/AArch64SchedA64FX.td | 3890 + llvm/lib/Target/AArch64/AArch64Subtarget.cpp | 8 +- .../AArch64/GISel/AArch64InstructionSelector.cpp | 53 +- .../AArch64/GISel/AArch64RegisterBankInfo.cpp | 14 +- llvm/lib/Target/AMDGPU/AMDGPUAlwaysInlinePass.cpp | 5 +- llvm/lib/Target/AMDGPU/AMDGPUPromoteAlloca.cpp | 8 +- llvm/lib/Target/AMDGPU/AMDILCFGStructurizer.cpp | 2 +- .../Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp | 235 +- .../AMDGPU/MCTargetDesc/AMDGPUAsmBackend.cpp | 1 - .../lib/Target/AMDGPU/R600ControlFlowFinalizer.cpp | 7 +- llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp | 3 +- llvm/lib/Target/ARM/ARMBaseInstrInfo.h | 5 + llvm/lib/Target/ARM/ARMBlockPlacement.cpp | 4 + llvm/lib/Target/ARM/ARMCallLowering.cpp | 8 +- llvm/lib/Target/ARM/ARMConstantIslandPass.cpp | 32 +- llvm/lib/Target/ARM/ARMTargetMachine.cpp | 8 +- llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp | 1 - llvm/lib/Target/ARM/MVEGatherScatterLowering.cpp | 1 - llvm/lib/Target/ARM/MVETailPredication.cpp | 22 +- llvm/lib/Target/BPF/BPFISelDAGToDAG.cpp | 2 - llvm/lib/Target/Hexagon/HexagonBlockRanges.cpp | 2 +- llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp | 2 +- .../Hexagon/MCTargetDesc/HexagonMCInstrInfo.cpp | 2 +- llvm/lib/Target/Mips/MipsDelaySlotFiller.cpp | 6 +- llvm/lib/Target/NVPTX/NVPTXISelDAGToDAG.cpp | 4 +- .../PowerPC/MCTargetDesc/PPCMCTargetDesc.cpp | 12 +- llvm/lib/Target/PowerPC/PPC.td | 4 + llvm/lib/Target/PowerPC/PPCISelLowering.cpp | 80 +- llvm/lib/Target/PowerPC/PPCInstr64Bit.td | 7 +- llvm/lib/Target/PowerPC/PPCInstrInfo.td | 7 + llvm/lib/Target/PowerPC/PPCInstrVSX.td | 20 +- llvm/lib/Target/PowerPC/PPCSubtarget.cpp | 2 + llvm/lib/Target/PowerPC/PPCSubtarget.h | 2 + llvm/lib/Target/PowerPC/PPCTargetMachine.cpp | 7 + llvm/lib/Target/RISCV/AsmParser/CMakeLists.txt | 1 - llvm/lib/Target/RISCV/AsmParser/RISCVAsmParser.cpp | 4 +- llvm/lib/Target/RISCV/CMakeLists.txt | 2 - .../RISCV/Disassembler/RISCVDisassembler.cpp | 2 +- llvm/lib/Target/RISCV/MCTargetDesc/CMakeLists.txt | 3 +- .../Target/RISCV/MCTargetDesc/RISCVAsmBackend.h | 2 +- .../{Utils => MCTargetDesc}/RISCVBaseInfo.cpp | 0 .../RISCV/{Utils => MCTargetDesc}/RISCVBaseInfo.h | 5 +- .../Target/RISCV/MCTargetDesc/RISCVELFStreamer.cpp | 4 +- .../Target/RISCV/MCTargetDesc/RISCVInstPrinter.cpp | 5 +- .../RISCV/MCTargetDesc/RISCVMCCodeEmitter.cpp | 2 +- .../RISCV/MCTargetDesc/RISCVMCTargetDesc.cpp | 2 +- .../RISCV/{Utils => MCTargetDesc}/RISCVMatInt.cpp | 0 .../RISCV/{Utils => MCTargetDesc}/RISCVMatInt.h | 0 llvm/lib/Target/RISCV/RISCV.h | 2 +- llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp | 2 +- llvm/lib/Target/RISCV/RISCVISelLowering.cpp | 138 +- llvm/lib/Target/RISCV/RISCVISelLowering.h | 12 + llvm/lib/Target/RISCV/RISCVInstrInfo.cpp | 2 +- llvm/lib/Target/RISCV/RISCVInstrInfo.td | 6 +- llvm/lib/Target/RISCV/RISCVInstrInfoB.td | 290 +- llvm/lib/Target/RISCV/RISCVInstrInfoVSDPatterns.td | 13 + llvm/lib/Target/RISCV/RISCVRegisterInfo.td | 9 +- llvm/lib/Target/RISCV/RISCVSubtarget.h | 2 +- llvm/lib/Target/RISCV/RISCVTargetMachine.cpp | 2 +- llvm/lib/Target/RISCV/RISCVTargetTransformInfo.cpp | 2 +- llvm/lib/Target/RISCV/Utils/CMakeLists.txt | 10 - .../Target/WebAssembly/WebAssemblyISelLowering.cpp | 3 +- .../Target/WebAssembly/WebAssemblyRegStackify.cpp | 15 +- llvm/lib/Target/X86/MCTargetDesc/X86AsmBackend.cpp | 5 +- llvm/lib/Target/X86/X86.td | 3 +- llvm/lib/Target/X86/X86CmovConversion.cpp | 2 +- llvm/lib/Target/X86/X86FlagsCopyLowering.cpp | 1 - llvm/lib/Target/X86/X86ISelLowering.cpp | 123 +- llvm/lib/Target/X86/X86IndirectThunks.cpp | 1 - llvm/lib/Target/X86/X86MCInstLower.cpp | 6 +- llvm/lib/TextAPI/MachO/InterfaceFile.cpp | 2 - llvm/lib/TextAPI/MachO/TextStub.cpp | 24 +- llvm/lib/Transforms/Coroutines/CoroElide.cpp | 23 +- llvm/lib/Transforms/Coroutines/CoroFrame.cpp | 12 +- llvm/lib/Transforms/IPO/ArgumentPromotion.cpp | 3 +- llvm/lib/Transforms/IPO/AttributorAttributes.cpp | 1 - llvm/lib/Transforms/IPO/IROutliner.cpp | 2 - llvm/lib/Transforms/IPO/Inliner.cpp | 8 +- llvm/lib/Transforms/IPO/OpenMPOpt.cpp | 4 +- llvm/lib/Transforms/IPO/ThinLTOBitcodeWriter.cpp | 2 +- llvm/lib/Transforms/IPO/WholeProgramDevirt.cpp | 4 +- .../Transforms/InstCombine/InstCombineAndOrXor.cpp | 29 +- .../InstCombine/InstCombineMulDivRem.cpp | 17 +- .../Transforms/InstCombine/InstCombineSelect.cpp | 17 +- .../Instrumentation/HWAddressSanitizer.cpp | 6 +- .../Instrumentation/SanitizerCoverage.cpp | 2 +- .../Transforms/Scalar/ConstraintElimination.cpp | 7 +- llvm/lib/Transforms/Scalar/LoopInterchange.cpp | 4 +- llvm/lib/Transforms/Scalar/LoopSink.cpp | 2 +- .../Transforms/Scalar/LowerMatrixIntrinsics.cpp | 14 +- llvm/lib/Transforms/Scalar/NewGVN.cpp | 7 +- .../Transforms/Scalar/RewriteStatepointsForGC.cpp | 4 +- llvm/lib/Transforms/Scalar/SROA.cpp | 3 +- llvm/lib/Transforms/Utils/BasicBlockUtils.cpp | 233 +- llvm/lib/Transforms/Utils/BreakCriticalEdges.cpp | 18 +- llvm/lib/Transforms/Utils/BuildLibCalls.cpp | 176 + llvm/lib/Transforms/Utils/CallPromotionUtils.cpp | 4 +- llvm/lib/Transforms/Utils/Debugify.cpp | 4 +- llvm/lib/Transforms/Utils/LCSSA.cpp | 5 +- llvm/lib/Transforms/Utils/Local.cpp | 9 + llvm/lib/Transforms/Utils/LoopUtils.cpp | 4 +- llvm/lib/Transforms/Utils/SimplifyCFG.cpp | 107 +- llvm/lib/Transforms/Utils/SimplifyLibCalls.cpp | 4 +- llvm/lib/Transforms/Vectorize/SLPVectorizer.cpp | 239 +- llvm/lib/Transforms/Vectorize/VPlan.cpp | 5 +- llvm/lib/Transforms/Vectorize/VectorCombine.cpp | 58 +- .../Assembler/aarch64-intrinsics-attributes.ll | 26 + .../AArch64/GlobalISel/regbank-fp-use-def.mir | 46 +- .../CodeGen/AArch64/GlobalISel/select-fcmp.mir | 53 + .../CodeGen/AArch64/GlobalISel/select-fp-casts.mir | 71 +- llvm/test/CodeGen/AArch64/aarch64-dup-ext-crash.ll | 33 + llvm/test/CodeGen/AArch64/ls64-intrinsics.ll | 92 + llvm/test/CodeGen/AArch64/machine-combiner-madd.ll | 1 + .../AArch64/preferred-function-alignment.ll | 2 +- llvm/test/CodeGen/AMDGPU/r600-legalize-umax-bug.ll | 2 +- .../GlobalISel/irtranslator-varargs-lowering.ll | 21 + llvm/test/CodeGen/ARM/ParallelDSP/aliasing.ll | 2 +- .../CodeGen/ARM/ParallelDSP/multi-use-loads.ll | 14 +- llvm/test/CodeGen/ARM/ParallelDSP/smlad0.ll | 6 +- llvm/test/CodeGen/ARM/ParallelDSP/smlad1.ll | 2 +- llvm/test/CodeGen/ARM/ParallelDSP/smlad10.ll | 2 +- llvm/test/CodeGen/ARM/ParallelDSP/smlad11.ll | 2 +- llvm/test/CodeGen/ARM/ParallelDSP/smlad12.ll | 2 +- llvm/test/CodeGen/ARM/ParallelDSP/smlad2.ll | 2 +- llvm/test/CodeGen/ARM/ParallelDSP/smlad3.ll | 2 +- llvm/test/CodeGen/ARM/ParallelDSP/smlad4.ll | 2 +- llvm/test/CodeGen/ARM/ParallelDSP/smlad5.ll | 2 +- llvm/test/CodeGen/ARM/ParallelDSP/smlad8.ll | 2 +- llvm/test/CodeGen/ARM/ParallelDSP/smlad9.ll | 2 +- llvm/test/CodeGen/ARM/ParallelDSP/smladx-1.ll | 4 +- llvm/test/CodeGen/ARM/ParallelDSP/smlald0.ll | 8 +- llvm/test/CodeGen/ARM/ParallelDSP/smlald1.ll | 2 +- llvm/test/CodeGen/ARM/ParallelDSP/smlald2.ll | 6 +- llvm/test/CodeGen/ARM/ParallelDSP/smlaldx-1.ll | 4 +- llvm/test/CodeGen/ARM/ParallelDSP/smlaldx-2.ll | 4 +- llvm/test/CodeGen/PowerPC/and-mask.ll | 1 + llvm/test/CodeGen/PowerPC/atomics-regression.ll | 440 +- llvm/test/CodeGen/PowerPC/bool-math.ll | 1 + llvm/test/CodeGen/PowerPC/bswap64.ll | 4 + llvm/test/CodeGen/PowerPC/builtins-ppc-p9-darn.ll | 1 + llvm/test/CodeGen/PowerPC/cmpb-ppc32.ll | 5 +- llvm/test/CodeGen/PowerPC/cmpb.ll | 5 +- llvm/test/CodeGen/PowerPC/constant-combines.ll | 1 + llvm/test/CodeGen/PowerPC/constants-i64.ll | 5 +- llvm/test/CodeGen/PowerPC/fdiv.ll | 1 + llvm/test/CodeGen/PowerPC/fma-assoc.ll | 5 + llvm/test/CodeGen/PowerPC/ftrunc-vec.ll | 1 + llvm/test/CodeGen/PowerPC/hoist-logic.ll | 1 + llvm/test/CodeGen/PowerPC/inc-of-add.ll | 1 + llvm/test/CodeGen/PowerPC/legalize-invert-br_cc.ll | 33 + llvm/test/CodeGen/PowerPC/maddld.ll | 1 + llvm/test/CodeGen/PowerPC/mi-peephole-splat.ll | 4 + llvm/test/CodeGen/PowerPC/mulli.ll | 1 + llvm/test/CodeGen/PowerPC/ori_imm32.ll | 1 + llvm/test/CodeGen/PowerPC/ori_imm64.ll | 1 + llvm/test/CodeGen/PowerPC/popcnt-zext.ll | 2 + .../PowerPC/ppcf128-constrained-fp-intrinsics.ll | 96 + llvm/test/CodeGen/PowerPC/pr33093.ll | 1 + llvm/test/CodeGen/PowerPC/pr39478.ll | 1 + llvm/test/CodeGen/PowerPC/rotl-2.ll | 1 + llvm/test/CodeGen/PowerPC/setcc-to-sub.ll | 2 + llvm/test/CodeGen/PowerPC/shift-cmp.ll | 5 +- llvm/test/CodeGen/PowerPC/sign-ext-atomics.ll | 105 + llvm/test/CodeGen/PowerPC/unal-vec-ldst.ll | 5 +- llvm/test/CodeGen/PowerPC/vec_clz.ll | 2 + llvm/test/CodeGen/PowerPC/vec_constants.ll | 1 + llvm/test/CodeGen/PowerPC/vec_revb.ll | 1 + llvm/test/CodeGen/PowerPC/vec_shuffle_p8vector.ll | 2 + llvm/test/CodeGen/PowerPC/vmladduhm.ll | 2 + llvm/test/CodeGen/PowerPC/xxpermdi_mnemonics.s | 53 + llvm/test/CodeGen/RISCV/callee-saved-fpr32s.ll | 12 +- llvm/test/CodeGen/RISCV/callee-saved-fpr64s.ll | 8 +- llvm/test/CodeGen/RISCV/callee-saved-gprs.ll | 8 +- .../RISCV/calling-conv-ilp32-ilp32f-common.ll | 12 +- .../calling-conv-ilp32-ilp32f-ilp32d-common.ll | 44 +- llvm/test/CodeGen/RISCV/calling-conv-ilp32.ll | 12 +- llvm/test/CodeGen/RISCV/calling-conv-ilp32d.ll | 12 +- .../RISCV/calling-conv-ilp32f-ilp32d-common.ll | 10 +- .../RISCV/calling-conv-lp64-lp64f-common.ll | 4 +- .../RISCV/calling-conv-lp64-lp64f-lp64d-common.ll | 22 +- llvm/test/CodeGen/RISCV/calling-conv-lp64.ll | 12 +- .../test/CodeGen/RISCV/calling-conv-rv32f-ilp32.ll | 4 +- llvm/test/CodeGen/RISCV/copysign-casts.ll | 8 +- llvm/test/CodeGen/RISCV/double-br-fcmp.ll | 36 +- llvm/test/CodeGen/RISCV/double-select-fcmp.ll | 43 +- llvm/test/CodeGen/RISCV/float-br-fcmp.ll | 36 +- llvm/test/CodeGen/RISCV/float-select-fcmp.ll | 43 +- llvm/test/CodeGen/RISCV/frame-info.ll | 10 +- .../CodeGen/RISCV/half-bitmanip-dagcombines.ll | 5 +- llvm/test/CodeGen/RISCV/half-br-fcmp.ll | 36 +- llvm/test/CodeGen/RISCV/half-select-fcmp.ll | 43 +- llvm/test/CodeGen/RISCV/neg-abs.ll | 186 +- llvm/test/CodeGen/RISCV/rv32Zbb.ll | 137 +- llvm/test/CodeGen/RISCV/rv32Zbbp.ll | 138 +- llvm/test/CodeGen/RISCV/rv32Zbs.ll | 52 +- llvm/test/CodeGen/RISCV/rv32Zbt.ll | 500 +- llvm/test/CodeGen/RISCV/rv64Zbp.ll | 200 +- llvm/test/CodeGen/RISCV/rv64Zbt.ll | 136 +- llvm/test/CodeGen/RISCV/rvv/saddo-sdnode.ll | 23 + llvm/test/CodeGen/RISCV/rvv/vcompress-rv32.ll | 18 + llvm/test/CodeGen/RISCV/rvv/vcompress-rv64.ll | 17 + llvm/test/CodeGen/RISCV/rvv/vtruncs-sdnode-rv32.ll | 321 + llvm/test/CodeGen/RISCV/rvv/vtruncs-sdnode-rv64.ll | 321 + llvm/test/CodeGen/RISCV/scalable-vector-struct.ll | 25 + llvm/test/CodeGen/RISCV/select-and.ll | 58 + .../RISCV/{bare-select.ll => select-bare.ll} | 22 + llvm/test/CodeGen/RISCV/select-cc.ll | 56 + llvm/test/CodeGen/RISCV/select-const.ll | 156 + .../test/CodeGen/RISCV/select-optimize-multiple.ll | 272 + .../CodeGen/RISCV/select-optimize-multiple.mir | 90 + llvm/test/CodeGen/RISCV/select-or.ll | 58 + llvm/test/CodeGen/RISCV/srem-lkk.ll | 22 +- llvm/test/CodeGen/RISCV/srem-vector-lkk.ll | 98 +- ...tack-realignment-with-variable-sized-objects.ll | 5 +- llvm/test/CodeGen/RISCV/stack-realignment.ll | 128 +- llvm/test/CodeGen/RISCV/vararg.ll | 40 +- llvm/test/CodeGen/SystemZ/misched-cutoff.ll | 4 +- .../CodeGen/Thumb2/LowOverheadLoops/constbound.ll | 210 + .../Thumb2/LowOverheadLoops/tp-multiple-vpst.ll | 44 +- llvm/test/CodeGen/Thumb2/aligned-nonfallthrough.ll | 91 + llvm/test/CodeGen/Thumb2/block-placement.mir | 98 + llvm/test/CodeGen/Thumb2/mve-blockplacement.ll | 713 + llvm/test/CodeGen/Thumb2/mve-vmull-loop.ll | 41 +- llvm/test/CodeGen/Thumb2/mve-vst2.ll | 23 +- llvm/test/CodeGen/X86/AMX/amx-across-func.ll | 20 +- llvm/test/CodeGen/X86/AMX/amx-config.ll | 6 +- llvm/test/CodeGen/X86/AMX/amx-intrinsic-chain.ll | 2 +- llvm/test/CodeGen/X86/AMX/amx-spill-merge.ll | 105 +- llvm/test/CodeGen/X86/AMX/amx-spill.ll | 8 +- llvm/test/CodeGen/X86/AMX/amx-type.ll | 4 +- llvm/test/CodeGen/X86/avg.ll | 2 +- .../CodeGen/X86/avx512-shuffles/partial_permute.ll | 10 +- llvm/test/CodeGen/X86/avx512-trunc.ll | 20 +- llvm/test/CodeGen/X86/combine-umin.ll | 31 +- llvm/test/CodeGen/X86/haddsub-2.ll | 36 +- llvm/test/CodeGen/X86/haddsub-shuf.ll | 92 +- llvm/test/CodeGen/X86/haddsub-undef.ll | 101 +- llvm/test/CodeGen/X86/horizontal-sum.ll | 308 +- llvm/test/CodeGen/X86/known-bits-vector.ll | 12 +- llvm/test/CodeGen/X86/memcpy-inline-fsrm.ll | 1 + llvm/test/CodeGen/X86/sdiv_fix_sat.ll | 514 +- llvm/test/CodeGen/X86/statepoint-fixup-undef.mir | 234 + llvm/test/CodeGen/X86/udiv_fix_sat.ll | 154 +- .../call-site-info-update-delay-slot-filler.mir | 83 + llvm/test/DebugInfo/X86/LLVM_implicit_pointer.ll | 87 + llvm/test/DebugInfo/symbolize-missing-file.test | 2 +- .../JITLink/X86/ELF_skip_debug_sections.s | 241 + llvm/test/MC/AArch64/armv8.7a-ls64.s | 4 +- llvm/test/MC/AArch64/armv8.7a-xs.s | 6 +- llvm/test/MC/AArch64/lit.local.cfg | 8 + llvm/test/MC/AMDGPU/gfx10_err_pos.s | 97 +- llvm/test/MC/AMDGPU/regression/bug28538.s | 4 +- llvm/test/MC/ARM/ldr-pseudo-cond-darwin.s | 4 +- llvm/test/MC/ARM/ldr-pseudo-cond.s | 4 +- llvm/test/MC/ARM/lit.local.cfg | 8 + llvm/test/MC/ARM/lsl-zero-errors.s | 6 +- llvm/test/MC/ARM/lsl-zero.s | 6 +- llvm/test/MC/ARM/mve-fp-registers.s | 22 +- llvm/test/MC/ARM/thumbv8m.s | 12 +- llvm/test/MC/AsmParser/directive_ascii.s | 8 + .../MC/Disassembler/PowerPC/ppc64-encoding-ext.txt | 11 +- llvm/test/MC/PowerPC/modern-aix-as.s | 25 + llvm/test/MC/RISCV/lit.local.cfg | 8 + llvm/test/MC/RISCV/rv32c-only-valid.s | 10 +- llvm/test/MC/RISCV/rv32zfh-valid.s | 4 +- llvm/test/MC/RISCV/rv64zfh-valid.s | 2 +- llvm/test/MC/WebAssembly/debug-info.ll | 24 +- llvm/test/MC/WebAssembly/debug-info64.ll | 24 +- llvm/test/MC/WebAssembly/function-alias.ll | 10 + llvm/test/MC/WebAssembly/global-ctor-dtor.ll | 5 + llvm/test/MC/WebAssembly/reloc-pic.s | 5 + llvm/test/MC/WebAssembly/type-index.s | 5 + llvm/test/MC/WebAssembly/weak-alias.s | 5 + llvm/test/MC/X86/align-via-padding-corner.s | 2 +- llvm/test/MC/X86/align-via-padding.s | 2 +- llvm/test/MC/X86/align-via-relaxation.s | 16 +- llvm/test/MC/X86/prefix-padding-32.s | 2 +- llvm/test/MC/X86/prefix-padding-64.s | 2 +- llvm/test/Other/new-pm-defaults.ll | 16 +- llvm/test/Other/new-pm-lto-defaults.ll | 5 - llvm/test/Other/new-pm-module-inliner-wrapper.ll | 7 - llvm/test/Other/new-pm-pgo-preinline.ll | 1 + llvm/test/Other/new-pm-thinlto-defaults.ll | 16 +- .../Other/new-pm-thinlto-postlink-pgo-defaults.ll | 14 +- .../new-pm-thinlto-postlink-samplepgo-defaults.ll | 12 +- .../Other/new-pm-thinlto-prelink-pgo-defaults.ll | 15 +- .../new-pm-thinlto-prelink-samplepgo-defaults.ll | 12 +- .../test/Other/scalable-vector-struct-intrinsic.ll | 18 + llvm/test/Other/scalable-vector-struct.ll | 8 - llvm/test/TableGen/cast-string.td | 59 + .../Transforms/Coroutines/coro-elide-musttail.ll | 74 + .../test/Transforms/HardwareLoops/ARM/structure.ll | 25 - .../test/Transforms/InferFunctionAttrs/annotate.ll | 527 +- llvm/test/Transforms/Inline/inline_stats.ll | 17 +- .../Inline/optimization-remarks-with-hotness.ll | 2 +- .../test/Transforms/Inline/optimization-remarks.ll | 4 +- llvm/test/Transforms/Inline/pr46945.ll | 8 +- .../test/Transforms/InstCombine/ashr-or-mul-abs.ll | 115 + llvm/test/Transforms/InstCombine/or.ll | 1 - .../Transforms/InstCombine/select-binop-cmp.ll | 136 +- .../InstCombine/select-safe-transforms.ll | 150 + llvm/test/Transforms/InstSimplify/icmp.ll | 151 + llvm/test/Transforms/InstSimplify/or.ll | 146 + llvm/test/Transforms/LICM/strlen.ll | 2 +- .../Transforms/LoopRotate/call-prepare-for-lto.ll | 36 + .../callbr-critical-edge-splitting.ll | 39 + .../callbr-critical-edge-splitting2.ll | 61 + .../X86/interleaved-accesses-large-gap.ll | 60 + .../LoopVectorize/interleaved-accesses.ll | 1100 +- llvm/test/Transforms/LoopVectorize/loop-form.ll | 134 + .../MemCpyOpt/aa-recursion-assertion-failure.ll | 86 + .../X86/vector-reductions-expanded.ll | 21 +- .../test/Transforms/SLPVectorizer/X86/bad_types.ll | 11 +- llvm/test/Transforms/SLPVectorizer/X86/fmaxnum.ll | 100 +- llvm/test/Transforms/SLPVectorizer/X86/fminnum.ll | 100 +- .../Transforms/SimplifyCFG/UnreachableEliminate.ll | 298 +- .../SimplifyCFG/pr48778-sdiv-speculation.ll | 29 + ...switchToSelect-domtree-preservation-edgecase.ll | 57 + llvm/test/Transforms/SimplifyCFG/switch_create.ll | 80 +- .../Transforms/Util/PredicateInfo/testandor.ll | 565 + llvm/test/Verifier/noalias_scope_decl.ll | 61 + llvm/test/Verifier/scalable-global-vars.ll | 6 +- .../test/Verifier/scalable-vector-struct-alloca.ll | 7 + llvm/test/Verifier/scalable-vector-struct-load.ll | 8 + llvm/test/Verifier/scalable-vector-struct-store.ll | 9 + .../tools/dsymutil/X86/papertrail-warnings.test | 6 +- .../test/tools/gold/X86/devirt_vcall_vis_public.ll | 30 +- .../tools/llvm-ar/missing-thin-archive-member.test | 2 +- llvm/test/tools/llvm-ar/replace.test | 2 +- llvm/test/tools/llvm-ar/response.test | 4 +- llvm/test/tools/llvm-cxxdump/trivial.test | 2 +- llvm/test/tools/llvm-lto2/X86/stats-file-option.ll | 2 +- llvm/test/tools/llvm-mc/basic.test | 2 +- .../tools/llvm-mca/invalid_input_file_name.test | 2 +- llvm/test/tools/llvm-ml/basic.test | 2 +- llvm/test/tools/llvm-objcopy/COFF/add-section.test | 2 +- llvm/test/tools/llvm-objcopy/ELF/add-section.test | 2 +- llvm/test/tools/llvm-objcopy/ELF/error-format.test | 2 +- .../llvm-objcopy/MachO/add-section-error.test | 2 +- llvm/test/tools/llvm-objcopy/redefine-symbols.test | 2 +- llvm/test/tools/llvm-profdata/weight-instr.test | 2 +- llvm/test/tools/llvm-profdata/weight-sample.test | 2 +- llvm/test/tools/llvm-readobj/ELF/dyn-symbols.test | 10 +- .../tools/llvm-readobj/ELF/thin-archive-paths.test | 4 +- .../tools/llvm-readobj/ELF/verdef-invalid.test | 33 +- .../tools/llvm-readobj/ELF/verneed-invalid.test | 2 +- llvm/test/tools/llvm-readobj/ELF/versioninfo.test | 27 +- llvm/test/tools/llvm-readobj/basic.test | 2 +- llvm/test/tools/llvm-readobj/thin-archive.test | 2 +- llvm/test/tools/llvm-size/no-input.test | 2 +- llvm/test/tools/llvm-xray/X86/no-such-file.txt | 2 +- llvm/test/tools/obj2yaml/ELF/verdef-section.yaml | 99 +- llvm/test/tools/obj2yaml/invalid_input_file.test | 2 +- llvm/test/tools/yaml2obj/ELF/verdef-section.yaml | 71 +- llvm/test/tools/yaml2obj/output-file.yaml | 2 +- llvm/tools/llvm-cov/CoverageExporterJson.cpp | 19 +- llvm/tools/llvm-cov/CoverageExporterLcov.cpp | 2 +- llvm/tools/llvm-exegesis/lib/Target.cpp | 3 +- llvm/tools/llvm-jitlink/llvm-jitlink.cpp | 23 +- llvm/tools/llvm-lto/llvm-lto.cpp | 17 +- llvm/tools/llvm-mca/CodeRegion.cpp | 1 - llvm/tools/llvm-nm/llvm-nm.cpp | 961 +- llvm/tools/llvm-pdbutil/DumpOutputStyle.cpp | 1 - llvm/tools/llvm-profdata/llvm-profdata.cpp | 1 - llvm/tools/llvm-profgen/ProfiledBinary.cpp | 2 - llvm/tools/llvm-readobj/ELFDumper.cpp | 373 +- llvm/tools/llvm-readobj/WasmDumper.cpp | 2 +- llvm/tools/llvm-xray/xray-stacks.cpp | 3 +- llvm/tools/lto/lto.cpp | 23 +- llvm/tools/obj2yaml/elf2yaml.cpp | 17 +- llvm/unittests/ADT/OptionalTest.cpp | 21 +- llvm/unittests/ADT/STLExtrasTest.cpp | 11 + llvm/unittests/ADT/SmallVectorTest.cpp | 152 +- llvm/unittests/ADT/StringExtrasTest.cpp | 14 +- .../CodeGen/GlobalISel/PatternMatchTest.cpp | 21 +- llvm/unittests/Option/OptionMarshallingTest.cpp | 14 +- llvm/unittests/Option/Opts.td | 10 +- llvm/unittests/Support/KnownBitsTest.cpp | 20 + llvm/unittests/Support/ThreadPool.cpp | 101 +- llvm/utils/FileCheck/FileCheck.cpp | 96 +- llvm/utils/TableGen/CodeGenRegisters.cpp | 2 +- llvm/utils/TableGen/CodeGenRegisters.h | 2 +- llvm/utils/TableGen/CodeGenTarget.cpp | 4 +- llvm/utils/TableGen/CodeGenTarget.h | 2 +- llvm/utils/TableGen/DAGISelMatcher.h | 2 +- llvm/utils/TableGen/GlobalISel/GIMatchDag.cpp | 2 +- llvm/utils/TableGen/GlobalISel/GIMatchDagInstr.cpp | 2 +- llvm/utils/TableGen/GlobalISelEmitter.cpp | 12 +- llvm/utils/TableGen/OptParserEmitter.cpp | 7 +- llvm/utils/TableGen/RISCVCompressInstEmitter.cpp | 192 +- llvm/utils/TableGen/X86FoldTablesEmitter.cpp | 2 - .../gn/secondary/clang-tools-extra/clangd/BUILD.gn | 1 + .../clang-tools-extra/clangd/unittests/BUILD.gn | 1 + .../llvm/include/llvm/Frontend/OpenACC/BUILD.gn | 2 +- .../llvm/lib/Target/RISCV/AsmParser/BUILD.gn | 1 - .../gn/secondary/llvm/lib/Target/RISCV/BUILD.gn | 2 - .../llvm/lib/Target/RISCV/Disassembler/BUILD.gn | 1 - .../llvm/lib/Target/RISCV/MCTargetDesc/BUILD.gn | 11 +- .../secondary/llvm/lib/Target/RISCV/Utils/BUILD.gn | 27 - mlir/CMakeLists.txt | 1 + mlir/docs/Bindings/Python.md | 174 +- ...erization.md => BufferDeallocationInternals.md} | 404 +- mlir/docs/Bufferization.md | 1419 +- mlir/docs/ConversionToLLVMDialect.md | 2 + mlir/docs/Dialects/LLVM.md | 6 +- mlir/docs/Dialects/Linalg.md | 10 +- mlir/docs/Interfaces.md | 2 +- mlir/docs/LangRef.md | 2 +- mlir/docs/Tutorials/Toy/Ch-6.md | 4 +- mlir/include/mlir/Analysis/AffineStructures.h | 7 + mlir/include/mlir/Analysis/LinearTransform.h | 48 + mlir/include/mlir/Analysis/Presburger/Fraction.h | 2 + mlir/include/mlir/Analysis/Presburger/Matrix.h | 6 + mlir/include/mlir/Analysis/Presburger/Simplex.h | 30 +- mlir/include/mlir/Analysis/PresburgerSet.h | 5 +- .../mlir/Conversion/ComplexToLLVM/ComplexToLLVM.h | 29 + mlir/include/mlir/Conversion/Passes.h | 2 + mlir/include/mlir/Conversion/Passes.td | 24 + .../mlir/Conversion/TosaToLinalg/TosaToLinalg.h | 36 + mlir/include/mlir/Dialect/Affine/Utils.h | 10 + mlir/include/mlir/Dialect/CMakeLists.txt | 1 + .../mlir/Dialect/{PDL => Complex}/CMakeLists.txt | 0 .../include/mlir/Dialect/Complex/IR/CMakeLists.txt | 2 + mlir/include/mlir/Dialect/Complex/IR/Complex.h | 32 + .../include/mlir/Dialect/Complex/IR/ComplexBase.td | 23 + mlir/include/mlir/Dialect/Complex/IR/ComplexOps.td | 153 + mlir/include/mlir/Dialect/GPU/GPUOps.td | 13 +- mlir/include/mlir/Dialect/LLVMIR/LLVMTypes.h | 5 - mlir/include/mlir/Dialect/Linalg/IR/CMakeLists.txt | 10 +- mlir/include/mlir/Dialect/Linalg/IR/LinalgBase.td | 3 + .../Linalg/IR/LinalgStructuredOpsInterface.td | 56 + mlir/include/mlir/Dialect/Linalg/IR/LinalgTypes.h | 3 + mlir/include/mlir/Dialect/StandardOps/IR/Ops.td | 4 +- mlir/include/mlir/ExecutionEngine/CRunnerUtils.h | 16 +- mlir/include/mlir/IR/AffineExprVisitor.h | 30 +- mlir/include/mlir/IR/AffineMap.h | 15 + mlir/include/mlir/IR/Builders.h | 2 + mlir/include/mlir/IR/BuiltinTypes.h | 13 +- mlir/include/mlir/IR/BuiltinTypes.td | 14 + mlir/include/mlir/IR/OpBase.td | 22 +- mlir/include/mlir/IR/PatternMatch.h | 25 + mlir/include/mlir/IR/Types.h | 2 + mlir/include/mlir/InitAllDialects.h | 2 + mlir/include/mlir/Transforms/DialectConversion.h | 6 + mlir/integration_test/CMakeLists.txt | 1 + .../Dialect/Linalg/CPU/matmul-vs-matvec.mlir | 2 +- .../Sparse/CPU/frostt-example.mlir | 149 + .../Sparse/CPU/matrix-market-example.mlir | 129 +- mlir/integration_test/data/test.tns | 25 + mlir/lib/Analysis/AffineStructures.cpp | 151 +- mlir/lib/Analysis/CMakeLists.txt | 2 + mlir/lib/Analysis/LinearTransform.cpp | 156 + mlir/lib/Analysis/Presburger/CMakeLists.txt | 2 +- mlir/lib/Analysis/Presburger/Matrix.cpp | 13 + mlir/lib/Analysis/Presburger/Simplex.cpp | 31 +- mlir/lib/Analysis/PresburgerSet.cpp | 13 + mlir/lib/Conversion/CMakeLists.txt | 2 + mlir/lib/Conversion/ComplexToLLVM/CMakeLists.txt | 19 + .../lib/Conversion/ComplexToLLVM/ComplexToLLVM.cpp | 193 + mlir/lib/Conversion/PassDetail.h | 4 + mlir/lib/Conversion/TosaToLinalg/CMakeLists.txt | 20 + mlir/lib/Conversion/TosaToLinalg/TosaToLinalg.cpp | 188 + .../Conversion/TosaToLinalg/TosaToLinalgPass.cpp | 59 + mlir/lib/Dialect/Affine/Utils/Utils.cpp | 27 + mlir/lib/Dialect/CMakeLists.txt | 1 + .../PDL => lib/Dialect/Complex}/CMakeLists.txt | 0 mlir/lib/Dialect/Complex/IR/CMakeLists.txt | 14 + .../lib/Dialect/Complex/IR/ComplexDialect.cpp | 18 +- mlir/lib/Dialect/Complex/IR/ComplexOps.cpp | 19 + mlir/lib/Dialect/LLVMIR/IR/LLVMDialect.cpp | 2 - mlir/lib/Dialect/LLVMIR/IR/LLVMTypeSyntax.cpp | 14 +- mlir/lib/Dialect/LLVMIR/IR/LLVMTypes.cpp | 19 +- mlir/lib/Dialect/Linalg/IR/LinalgOps.cpp | 180 +- mlir/lib/Dialect/Linalg/IR/LinalgTypes.cpp | 3 - mlir/lib/Dialect/Linalg/Transforms/CMakeLists.txt | 1 + .../Dialect/Linalg/Transforms/Sparsification.cpp | 24 +- mlir/lib/Dialect/Linalg/Transforms/Tiling.cpp | 14 +- mlir/lib/Dialect/Linalg/Transforms/Transforms.cpp | 33 +- mlir/lib/ExecutionEngine/SparseUtils.cpp | 262 +- mlir/lib/IR/AsmPrinter.cpp | 17 +- mlir/lib/IR/Builders.cpp | 4 + mlir/lib/IR/BuiltinDialect.cpp | 6 +- mlir/lib/IR/BuiltinTypes.cpp | 8 + mlir/lib/IR/MLIRContext.cpp | 10 + mlir/lib/IR/PatternMatch.cpp | 35 + mlir/lib/IR/Types.cpp | 2 + mlir/lib/Parser/TokenKinds.def | 2 + mlir/lib/Parser/TypeParser.cpp | 8 +- mlir/lib/Target/LLVMIR/TypeTranslation.cpp | 12 +- mlir/lib/Transforms/Utils/DialectConversion.cpp | 15 + .../Utils/GreedyPatternRewriteDriver.cpp | 2 +- mlir/test/Analysis/test-dominance.mlir | 4 +- mlir/test/Analysis/test-liveness.mlir | 2 +- .../Conversion/AffineToStandard/lower-affine.mlir | 54 +- .../Conversion/ComplexToLLVM/convert-to-llvm.mlir | 61 + .../Conversion/LinalgToSPIRV/linalg-to-spirv.mlir | 2 +- .../Conversion/OpenMPToLLVM/convert-to-llvmir.mlir | 2 +- mlir/test/Conversion/SCFToGPU/parallel_loop.mlir | 4 +- .../Conversion/SCFToStandard/convert-to-cfg.mlir | 18 +- .../ShapeToStandard/convert-shape-constraints.mlir | 8 +- .../ShapeToStandard/shape-to-standard.mlir | 32 +- .../StandardToLLVM/convert-to-llvmir.mlir | 58 +- .../StandardToSPIRV/std-ops-to-spirv.mlir | 54 +- .../Conversion/TosaToLinalg/tosa-to-linalg.mlir | 140 + .../Conversion/VectorToSCF/vector-to-loops.mlir | 20 +- mlir/test/Dialect/Affine/parallelize.mlir | 4 +- mlir/test/Dialect/Complex/ops.mlir | 24 + mlir/test/Dialect/GPU/all-reduce-max.mlir | 48 +- mlir/test/Dialect/GPU/all-reduce.mlir | 8 +- mlir/test/Dialect/LLVMIR/roundtrip.mlir | 8 +- mlir/test/Dialect/LLVMIR/types.mlir | 12 - mlir/test/Dialect/Linalg/canonicalize.mlir | 237 +- .../Linalg/convert-elementwise-to-linalg.mlir | 8 +- mlir/test/Dialect/Linalg/loops.mlir | 18 +- mlir/test/Dialect/Linalg/sparse_1d.mlir | 115 +- mlir/test/Dialect/Linalg/sparse_2d.mlir | 195 +- mlir/test/Dialect/Linalg/sparse_3d.mlir | 75 +- mlir/test/Dialect/Linalg/sparse_nd.mlir | 94 + mlir/test/Dialect/Linalg/tile-and-distribute.mlir | 8 +- mlir/test/Dialect/Linalg/tile-tensors.mlir | 96 +- mlir/test/Dialect/Linalg/vectorization.mlir | 8 +- mlir/test/Dialect/SCF/for-loop-specialization.mlir | 2 +- mlir/test/Dialect/SCF/ops.mlir | 20 +- .../Dialect/SCF/parallel-loop-specialization.mlir | 4 +- mlir/test/Dialect/SPIRV/IR/availability.mlir | 2 +- mlir/test/Dialect/SPIRV/IR/barrier-ops.mlir | 18 +- mlir/test/Dialect/SPIRV/IR/group-ops.mlir | 18 +- mlir/test/Dialect/SPIRV/IR/non-uniform-ops.mlir | 26 +- mlir/test/Dialect/SPIRV/IR/target-env.mlir | 2 +- .../Dialect/SPIRV/Transforms/vce-deduction.mlir | 2 +- mlir/test/Dialect/Standard/canonicalize.mlir | 20 +- mlir/test/Dialect/Standard/expand-ops.mlir | 26 +- mlir/test/Dialect/Standard/expand-tanh.mlir | 2 +- .../Dialect/Vector/vector-contract-transforms.mlir | 10 +- .../Vector/vector-transfer-full-partial-split.mlir | 16 +- mlir/test/Dialect/Vector/vector-transforms.mlir | 10 +- mlir/test/EDSC/builder-api-test.cpp | 44 +- mlir/test/IR/core-ops.mlir | 48 +- mlir/test/IR/invalid-ops.mlir | 36 +- mlir/test/IR/invalid.mlir | 2 +- mlir/test/IR/locations.mlir | 14 + mlir/test/IR/parser.mlir | 2 + mlir/test/Target/SPIRV/barrier-ops.mlir | 16 +- mlir/test/Target/SPIRV/group-ops.mlir | 8 +- mlir/test/Target/SPIRV/non-uniform-ops.mlir | 12 +- mlir/test/Target/llvmir-types.mlir | 4 +- mlir/test/Transforms/buffer-deallocation.mlir | 18 +- mlir/test/Transforms/buffer-hoisting.mlir | 14 +- mlir/test/Transforms/buffer-loop-hoisting.mlir | 14 +- mlir/test/Transforms/canonicalize-block-merge.mlir | 4 +- mlir/test/Transforms/canonicalize.mlir | 16 +- mlir/test/Transforms/constant-fold.mlir | 116 +- mlir/test/Transforms/copy-removal.mlir | 6 +- mlir/test/Transforms/cse.mlir | 8 +- mlir/test/Transforms/parametric-tiling.mlir | 8 +- mlir/test/Transforms/promote-buffers-to-stack.mlir | 8 +- mlir/test/Transforms/sccp-callgraph.mlir | 2 +- mlir/test/Transforms/sccp-structured.mlir | 2 +- mlir/test/Transforms/sccp.mlir | 2 +- .../test-pattern-selective-replacement.mlir | 15 + mlir/test/lib/Dialect/Test/TestOps.td | 9 + mlir/test/lib/Dialect/Test/TestPatterns.cpp | 47 + .../mlir-linalg-ods-gen/test-linalg-ods-gen.tc | 37 + mlir/test/mlir-opt/commandline.mlir | 1 + mlir/test/mlir-tblgen/op-format.mlir | 9 +- mlir/tools/CMakeLists.txt | 3 +- mlir/tools/mlir-linalg-ods-gen/CMakeLists.txt | 15 + .../mlir-linalg-ods-gen/mlir-linalg-ods-gen.cpp | 129 +- mlir/tools/mlir-tblgen/OpFormatGen.cpp | 236 +- mlir/unittests/Analysis/AffineStructuresTest.cpp | 203 +- mlir/unittests/Analysis/CMakeLists.txt | 1 + mlir/unittests/Analysis/LinearTransformTest.cpp | 87 + mlir/unittests/Analysis/PresburgerSetTest.cpp | 80 +- mlir/utils/gdb-scripts/prettyprinters.py | 2 + openmp/docs/SupportAndFAQ.rst | 6 +- .../libomptarget/deviceRTLs/nvptx/CMakeLists.txt | 103 +- .../deviceRTLs/nvptx/src/target_impl.cu | 128 +- .../deviceRTLs/nvptx/src/target_impl.h | 140 +- .../deviceRTLs/nvptx/test/CMakeLists.txt | 2 +- openmp/libomptarget/plugins/amdgpu/src/rtl.cpp | 2 +- openmp/runtime/cmake/LibompGetArchitecture.cmake | 14 +- openmp/runtime/test/api/omp_alloc_null_fb.c | 4 +- runtimes/CMakeLists.txt | 15 +- 1063 files changed, 343069 insertions(+), 285304 deletions(-) create mode 100644 clang-tools-extra/clangd/ASTSignals.cpp create mode 100644 clang-tools-extra/clangd/ASTSignals.h create mode 100644 clang-tools-extra/clangd/unittests/ASTSignalsTests.cpp create mode 100644 clang/test/CodeGen/aarch64-ls64.c create mode 100644 clang/test/CodeGenCXX/debug-info-gline-tables-only-codeview.cpp create mode 100644 compiler-rt/lib/gwp_asan/optional/printf.h create mode 100644 compiler-rt/lib/gwp_asan/tests/options.cpp rename compiler-rt/lib/gwp_asan/tests/{optional => platform_specific}/printf_sanit [...] create mode 100644 compiler-rt/tools/gwp_asan/options_parser_fuzzer.cpp create mode 100644 flang/test/Semantics/modfile37.f90 create mode 100644 flang/test/Semantics/modfile38.f90 create mode 100644 flang/test/Semantics/modfile39.f90 create mode 100644 flang/test/Semantics/omp-do01-positivecase.f90 create mode 100644 flang/test/Semantics/omp-do05-positivecase.f90 delete mode 100644 flang/tools/f18/f18_version.h.in create mode 100644 libc/src/string/memmove.cpp copy libc/src/{ctype/isascii.h => string/memmove.h} (54%) create mode 100644 libc/test/src/string/memmove_test.cpp create mode 100644 lld/test/wasm/export-table-explicit.test create mode 100644 lld/wasm/InputTable.h create mode 100644 lldb/docs/_lldb/__init__.py create mode 100644 lldb/docs/python_api.rst create mode 100644 lldb/test/API/tools/lldb-server/TestGdbRemoteAttachWait.py create mode 100644 llvm/lib/Target/AArch64/AArch64SchedA64FX.td rename llvm/lib/Target/RISCV/{Utils => MCTargetDesc}/RISCVBaseInfo.cpp (100%) rename llvm/lib/Target/RISCV/{Utils => MCTargetDesc}/RISCVBaseInfo.h (98%) rename llvm/lib/Target/RISCV/{Utils => MCTargetDesc}/RISCVMatInt.cpp (100%) rename llvm/lib/Target/RISCV/{Utils => MCTargetDesc}/RISCVMatInt.h (100%) delete mode 100644 llvm/lib/Target/RISCV/Utils/CMakeLists.txt create mode 100644 llvm/test/Assembler/aarch64-intrinsics-attributes.ll create mode 100644 llvm/test/CodeGen/AArch64/aarch64-dup-ext-crash.ll create mode 100644 llvm/test/CodeGen/AArch64/ls64-intrinsics.ll create mode 100644 llvm/test/CodeGen/PowerPC/legalize-invert-br_cc.ll create mode 100644 llvm/test/CodeGen/PowerPC/sign-ext-atomics.ll create mode 100644 llvm/test/CodeGen/PowerPC/xxpermdi_mnemonics.s create mode 100644 llvm/test/CodeGen/RISCV/rvv/saddo-sdnode.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vtruncs-sdnode-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vtruncs-sdnode-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/scalable-vector-struct.ll rename llvm/test/CodeGen/RISCV/{bare-select.ll => select-bare.ll} (57%) create mode 100644 llvm/test/CodeGen/Thumb2/LowOverheadLoops/constbound.ll create mode 100644 llvm/test/CodeGen/Thumb2/aligned-nonfallthrough.ll create mode 100644 llvm/test/CodeGen/Thumb2/mve-blockplacement.ll create mode 100644 llvm/test/CodeGen/X86/statepoint-fixup-undef.mir create mode 100644 llvm/test/DebugInfo/MIR/Mips/call-site-info-update-delay-slot-f [...] create mode 100644 llvm/test/DebugInfo/X86/LLVM_implicit_pointer.ll create mode 100644 llvm/test/ExecutionEngine/JITLink/X86/ELF_skip_debug_sections.s create mode 100644 llvm/test/MC/PowerPC/modern-aix-as.s delete mode 100644 llvm/test/Other/new-pm-module-inliner-wrapper.ll create mode 100644 llvm/test/Other/scalable-vector-struct-intrinsic.ll delete mode 100644 llvm/test/Other/scalable-vector-struct.ll create mode 100644 llvm/test/TableGen/cast-string.td create mode 100644 llvm/test/Transforms/Coroutines/coro-elide-musttail.ll create mode 100644 llvm/test/Transforms/InstCombine/ashr-or-mul-abs.ll create mode 100644 llvm/test/Transforms/InstCombine/select-safe-transforms.ll create mode 100644 llvm/test/Transforms/LoopRotate/call-prepare-for-lto.ll create mode 100644 llvm/test/Transforms/LoopStrengthReduce/callbr-critical-edge-sp [...] create mode 100644 llvm/test/Transforms/LoopStrengthReduce/callbr-critical-edge-sp [...] create mode 100644 llvm/test/Transforms/MemCpyOpt/aa-recursion-assertion-failure.ll create mode 100644 llvm/test/Transforms/SimplifyCFG/pr48778-sdiv-speculation.ll create mode 100644 llvm/test/Transforms/SimplifyCFG/switchToSelect-domtree-preserv [...] create mode 100644 llvm/test/Verifier/noalias_scope_decl.ll create mode 100644 llvm/test/Verifier/scalable-vector-struct-alloca.ll create mode 100644 llvm/test/Verifier/scalable-vector-struct-load.ll create mode 100644 llvm/test/Verifier/scalable-vector-struct-store.ll delete mode 100644 llvm/utils/gn/secondary/llvm/lib/Target/RISCV/Utils/BUILD.gn copy mlir/docs/{Bufferization.md => BufferDeallocationInternals.md} (66%) create mode 100644 mlir/include/mlir/Analysis/LinearTransform.h create mode 100644 mlir/include/mlir/Conversion/ComplexToLLVM/ComplexToLLVM.h create mode 100644 mlir/include/mlir/Conversion/TosaToLinalg/TosaToLinalg.h copy mlir/include/mlir/Dialect/{PDL => Complex}/CMakeLists.txt (100%) create mode 100644 mlir/include/mlir/Dialect/Complex/IR/CMakeLists.txt create mode 100644 mlir/include/mlir/Dialect/Complex/IR/Complex.h create mode 100644 mlir/include/mlir/Dialect/Complex/IR/ComplexBase.td create mode 100644 mlir/include/mlir/Dialect/Complex/IR/ComplexOps.td create mode 100644 mlir/integration_test/Sparse/CPU/frostt-example.mlir create mode 100644 mlir/integration_test/data/test.tns create mode 100644 mlir/lib/Analysis/LinearTransform.cpp create mode 100644 mlir/lib/Conversion/ComplexToLLVM/CMakeLists.txt create mode 100644 mlir/lib/Conversion/ComplexToLLVM/ComplexToLLVM.cpp create mode 100644 mlir/lib/Conversion/TosaToLinalg/CMakeLists.txt create mode 100644 mlir/lib/Conversion/TosaToLinalg/TosaToLinalg.cpp create mode 100644 mlir/lib/Conversion/TosaToLinalg/TosaToLinalgPass.cpp copy mlir/{include/mlir/Dialect/PDL => lib/Dialect/Complex}/CMakeLists.txt (100%) create mode 100644 mlir/lib/Dialect/Complex/IR/CMakeLists.txt copy libc/src/ctype/isascii.h => mlir/lib/Dialect/Complex/IR/ComplexDialect.cpp (50%) create mode 100644 mlir/lib/Dialect/Complex/IR/ComplexOps.cpp create mode 100644 mlir/test/Conversion/ComplexToLLVM/convert-to-llvm.mlir create mode 100644 mlir/test/Conversion/TosaToLinalg/tosa-to-linalg.mlir create mode 100644 mlir/test/Dialect/Complex/ops.mlir create mode 100644 mlir/test/Dialect/Linalg/sparse_nd.mlir create mode 100644 mlir/test/Transforms/test-pattern-selective-replacement.mlir create mode 100644 mlir/unittests/Analysis/LinearTransformTest.cpp -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 10 months

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-allyesconfig updated (5a11fff005 -> a75a6a4164)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-allyesconfig in repository toolchain/ci/binutils-gdb. from 5a11fff005 gdb/tui: compare pointer to nullptr, not 0 adds e403a898b5 Automatic date update in version.in adds 1368b914e9 sim: testsuite: flatten tree adds eb6e6af8c1 PR26002 undefined symbol VER_NDX_GLOBAL vs. VER_NDX_LOCAL adds ad92f33d38 Tidy inflateEnd calls adds 68b007788a ld/x86: Add -z report-relative-reloc adds 75a933f399 ld/elf/x86: Don't compare IFUNC address in the shared object adds 514fca98df Automatic date update in version.in adds edf0f284b1 PR binutils/23460: Increase the max number of open files to 20 adds d46153313b Automatic date update in version.in adds 25294ff049 gold: Remove the circular IFUNC dependency in ifuncmain6pie adds 994b251328 ld/elf: Ignore section symbols when matching linkonce with comdat adds 44365e88c0 PR27198, segv in S_IS_WEAK adds cecb191290 gdb: const-ify unpack_* functions in remote.c adds e3b2741b16 gdb: const-ify remote_target::add_current_inferior_and_threa [...] adds b5c8f22d28 gdb: move remote_target::start_remote variable to narrower scope adds aa2838ccc5 gdb: const-ify hostio methods parameter in remote.c adds d3d7d1ba3b [gdb/tdep] Handle si_addr_bnd in compat_siginfo_from_siginfo adds 326adec374 PR26378, sections initialised only by linker scripts are alw [...] adds 6a9ad81c44 gdb/riscv: use a single regset supply function for riscv fbs [...] adds 705989f19a as: Automatically enable DWARF5 support adds 02baa13385 gdb/testsuite: remove actual addresses from some test names adds 4cfcd3b333 sim: common: modernize gennltvals.sh adds 5e25901fcc sim: common: delete configure & Makefile adds f89f33e57c sim: common: simplify version script adds f0c1efa53d Automatic date update in version.in adds 85e963f185 ld: Just xfail riscv little endian targets for compressed1d.d test. new 0e7620dcdc sim: bfin: delete accidental ADI copyright new a75a6a4164 [GOLD] powerpc assertion failure The 2 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: bfd/ChangeLog | 36 + bfd/compress.c | 3 +- bfd/elf-linker-x86.h | 3 + bfd/elf32-i386.c | 36 + bfd/elf64-x86-64.c | 33 + bfd/elflink.c | 8 +- bfd/elfxx-x86.c | 50 +- bfd/elfxx-x86.h | 4 + bfd/version.h | 2 +- binutils/ChangeLog | 4 + binutils/readelf.c | 4 +- gas/ChangeLog | 20 + gas/config/tc-i386.c | 3 + gas/dwarf2dbg.c | 24 +- gas/testsuite/gas/elf/dwarf-5-file0.d | 2 +- gas/testsuite/gas/i386/i386.exp | 1 + gas/testsuite/gas/i386/pr27198.d | 2 + gas/testsuite/gas/i386/pr27198.err | 5 + gas/testsuite/gas/i386/pr27198.s | 1 + gas/testsuite/gas/lns/lns-diag-1.l | 2 - gdb/ChangeLog | 60 + gdb/copyright.py | 2 +- gdb/nat/amd64-linux-siginfo.c | 13 + gdb/remote.c | 82 +- gdb/riscv-fbsd-tdep.c | 20 +- gdb/riscv-linux-tdep.c | 4 +- gdb/riscv-tdep.c | 50 + gdb/riscv-tdep.h | 23 + gdb/testsuite/ChangeLog | 5 + gdb/testsuite/gdb.fortran/array-slices.exp | 3 +- gold/ChangeLog | 12 + gold/powerpc.cc | 1 - gold/testsuite/ifuncmain6pie.c | 14 +- gold/testsuite/ifuncmod6.c | 10 +- ld/ChangeLog | 62 + ld/NEWS | 3 + ld/emulparams/elf32_x86_64.sh | 1 + ld/emulparams/elf_i386.sh | 1 + ld/emulparams/elf_x86_64.sh | 1 + ld/emulparams/x86-report-relative.sh | 11 + ld/ld.texi | 4 + ld/ldlang.c | 2 +- ld/testsuite/ld-elf/compressed1d.d | 5 +- ld/testsuite/ld-elf/elf.exp | 13 + ld/testsuite/ld-elf/size-2.d | 2 +- ld/testsuite/ld-elfvers/vers16.dsym | 2 +- ld/testsuite/ld-elfvers/vers6.dsym | 2 +- ld/testsuite/ld-i386/i386.exp | 6 + ld/testsuite/ld-i386/pr27193.dd | 5 + ld/testsuite/ld-i386/pr27193a.o.bz2 | Bin 0 -> 468 bytes ld/testsuite/ld-i386/pr27193b.s | 8 + ld/testsuite/ld-i386/report-reloc-1.d | 10 + ld/testsuite/ld-i386/report-reloc-1.l | 2 + ld/testsuite/ld-i386/report-reloc-1.s | 12 + ld/testsuite/ld-ifunc/ifunc.exp | 22 +- ld/testsuite/ld-ifunc/pr23169a.c | 2 +- ld/testsuite/ld-plugin/lto.exp | 2 +- ld/testsuite/ld-x86-64/report-reloc-1-x32.d | 10 + ld/testsuite/ld-x86-64/report-reloc-1.d | 10 + ld/testsuite/ld-x86-64/report-reloc-1.l | 2 + ld/testsuite/ld-x86-64/report-reloc-1.s | 12 + ld/testsuite/ld-x86-64/x86-64.exp | 2 + sim/ChangeLog | 15 + sim/Makefile.in | 14 + sim/README-HACKING | 6 +- sim/common/ChangeLog | 10 + sim/common/Make-common.in | 5 +- sim/common/Makefile.in | 135 - sim/common/configure | 3718 -------------------- sim/common/configure.ac | 34 - sim/common/create-version.sh | 17 +- sim/common/gennltvals.sh | 321 +- sim/common/gentvals.sh | 74 - sim/common/nltvals.def | 7 + sim/configure | 179 +- sim/configure.ac | 1 + sim/testsuite/ChangeLog | 5 + sim/testsuite/Makefile.in | 1 - sim/testsuite/{sim => }/aarch64/ChangeLog | 0 sim/testsuite/{sim => }/aarch64/adds.s | 0 sim/testsuite/{sim => }/aarch64/addv.s | 0 sim/testsuite/{sim => }/aarch64/allinsn.exp | 0 sim/testsuite/{sim => }/aarch64/bit.s | 0 sim/testsuite/{sim => }/aarch64/cmtst.s | 0 sim/testsuite/{sim => }/aarch64/cnt.s | 0 sim/testsuite/{sim => }/aarch64/fcmXX.s | 0 sim/testsuite/{sim => }/aarch64/fcmp.s | 0 sim/testsuite/{sim => }/aarch64/fcsel.s | 0 sim/testsuite/{sim => }/aarch64/fcvtl.s | 0 sim/testsuite/{sim => }/aarch64/fcvtz.s | 0 sim/testsuite/{sim => }/aarch64/fminnm.s | 0 sim/testsuite/{sim => }/aarch64/fstur.s | 0 sim/testsuite/{sim => }/aarch64/ldn_multiple.s | 0 sim/testsuite/{sim => }/aarch64/ldn_single.s | 0 sim/testsuite/{sim => }/aarch64/ldnr.s | 0 sim/testsuite/{sim => }/aarch64/mla.s | 0 sim/testsuite/{sim => }/aarch64/mls.s | 0 sim/testsuite/{sim => }/aarch64/mul.s | 0 sim/testsuite/{sim => }/aarch64/pass.s | 0 sim/testsuite/{sim => }/aarch64/stn_multiple.s | 0 sim/testsuite/{sim => }/aarch64/stn_single.s | 0 sim/testsuite/{sim => }/aarch64/sumov.s | 0 sim/testsuite/{sim => }/aarch64/sumulh.s | 0 sim/testsuite/{sim => }/aarch64/tbnz.s | 0 sim/testsuite/{sim => }/aarch64/testutils.inc | 0 sim/testsuite/{sim => }/aarch64/uzp.s | 0 sim/testsuite/{sim => }/aarch64/xtl.s | 0 sim/testsuite/{sim => }/aarch64/xtn.s | 0 sim/testsuite/{sim => }/arm/ChangeLog | 0 sim/testsuite/{sim => }/arm/adc.cgs | 0 sim/testsuite/{sim => }/arm/add.cgs | 0 sim/testsuite/{sim => }/arm/allinsn.exp | 0 sim/testsuite/{sim => }/arm/and.cgs | 0 sim/testsuite/{sim => }/arm/b.cgs | 0 sim/testsuite/{sim => }/arm/bic.cgs | 0 sim/testsuite/{sim => }/arm/bl.cgs | 0 sim/testsuite/{sim => }/arm/bx.cgs | 0 sim/testsuite/{sim => }/arm/cmn.cgs | 0 sim/testsuite/{sim => }/arm/cmp.cgs | 0 sim/testsuite/{sim => }/arm/eor.cgs | 0 sim/testsuite/{sim => }/arm/hello.ms | 0 sim/testsuite/{sim => }/arm/iwmmxt/iwmmxt.exp | 0 sim/testsuite/{sim => }/arm/iwmmxt/tbcst.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/testutils.inc | 0 sim/testsuite/{sim => }/arm/iwmmxt/textrm.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/tinsr.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/tmia.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/tmiaph.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/tmiaxy.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/tmovmsk.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wacc.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wadd.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/waligni.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/walignr.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wand.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wandn.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wavg2.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wcmpeq.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wcmpgt.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wmac.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wmadd.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wmax.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wmin.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wmov.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wmul.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wor.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wpack.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wror.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wsad.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wshufh.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wsll.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wsra.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wsrl.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wsub.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wunpckeh.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wunpckel.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wunpckih.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wunpckil.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wxor.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wzero.cgs | 0 sim/testsuite/{sim => }/arm/ldm.cgs | 0 sim/testsuite/{sim => }/arm/ldr.cgs | 0 sim/testsuite/{sim => }/arm/ldrb.cgs | 0 sim/testsuite/{sim => }/arm/ldrh.cgs | 0 sim/testsuite/{sim => }/arm/ldrsb.cgs | 0 sim/testsuite/{sim => }/arm/ldrsh.cgs | 0 sim/testsuite/{sim => }/arm/misaligned1.ms | 0 sim/testsuite/{sim => }/arm/misaligned2.ms | 0 sim/testsuite/{sim => }/arm/misaligned3.ms | 0 sim/testsuite/{sim => }/arm/misc.exp | 0 sim/testsuite/{sim => }/arm/mla.cgs | 0 sim/testsuite/{sim => }/arm/mov.cgs | 0 sim/testsuite/{sim => }/arm/movw-movt.ms | 0 sim/testsuite/{sim => }/arm/mrs.cgs | 0 sim/testsuite/{sim => }/arm/msr.cgs | 0 sim/testsuite/{sim => }/arm/mul.cgs | 0 sim/testsuite/{sim => }/arm/mvn.cgs | 0 sim/testsuite/{sim => }/arm/orr.cgs | 0 sim/testsuite/{sim => }/arm/rsb.cgs | 0 sim/testsuite/{sim => }/arm/rsc.cgs | 0 sim/testsuite/{sim => }/arm/sbc.cgs | 0 sim/testsuite/{sim => }/arm/smlal.cgs | 0 sim/testsuite/{sim => }/arm/smull.cgs | 0 sim/testsuite/{sim => }/arm/stm.cgs | 0 sim/testsuite/{sim => }/arm/str.cgs | 0 sim/testsuite/{sim => }/arm/strb.cgs | 0 sim/testsuite/{sim => }/arm/strh.cgs | 0 sim/testsuite/{sim => }/arm/sub.cgs | 0 sim/testsuite/{sim => }/arm/swi.cgs | 0 sim/testsuite/{sim => }/arm/swp.cgs | 0 sim/testsuite/{sim => }/arm/swpb.cgs | 0 sim/testsuite/{sim => }/arm/teq.cgs | 0 sim/testsuite/{sim => }/arm/testutils.inc | 0 sim/testsuite/{sim => }/arm/thumb/adc.cgs | 0 sim/testsuite/{sim => }/arm/thumb/add-hd-hs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/add-hd-rs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/add-rd-hs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/add-sp.cgs | 0 sim/testsuite/{sim => }/arm/thumb/add.cgs | 0 sim/testsuite/{sim => }/arm/thumb/addi.cgs | 0 sim/testsuite/{sim => }/arm/thumb/addi8.cgs | 0 sim/testsuite/{sim => }/arm/thumb/allthumb.exp | 0 sim/testsuite/{sim => }/arm/thumb/and.cgs | 0 sim/testsuite/{sim => }/arm/thumb/asr.cgs | 0 sim/testsuite/{sim => }/arm/thumb/b.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bcc.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bcs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/beq.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bge.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bgt.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bhi.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bic.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bl-hi.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bl-lo.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ble.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bls.cgs | 0 sim/testsuite/{sim => }/arm/thumb/blt.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bmi.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bne.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bpl.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bvc.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bvs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bx-hs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bx-rs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/cmn.cgs | 0 sim/testsuite/{sim => }/arm/thumb/cmp-hd-hs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/cmp-hd-rs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/cmp-rd-hs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/cmp.cgs | 0 sim/testsuite/{sim => }/arm/thumb/eor.cgs | 0 sim/testsuite/{sim => }/arm/thumb/lda-pc.cgs | 0 sim/testsuite/{sim => }/arm/thumb/lda-sp.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ldmia.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ldr-imm.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ldr-pc.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ldr-sprel.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ldr.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ldrb-imm.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ldrb.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ldrh-imm.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ldrh.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ldsb.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ldsh.cgs | 0 sim/testsuite/{sim => }/arm/thumb/lsl.cgs | 0 sim/testsuite/{sim => }/arm/thumb/lsr.cgs | 0 sim/testsuite/{sim => }/arm/thumb/mov-hd-hs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/mov-hd-rs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/mov-rd-hs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/mov.cgs | 0 sim/testsuite/{sim => }/arm/thumb/mul.cgs | 0 sim/testsuite/{sim => }/arm/thumb/mvn.cgs | 0 sim/testsuite/{sim => }/arm/thumb/neg.cgs | 0 sim/testsuite/{sim => }/arm/thumb/orr.cgs | 0 sim/testsuite/{sim => }/arm/thumb/pop-pc.cgs | 0 sim/testsuite/{sim => }/arm/thumb/pop.cgs | 0 sim/testsuite/{sim => }/arm/thumb/push-lr.cgs | 0 sim/testsuite/{sim => }/arm/thumb/push.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ror.cgs | 0 sim/testsuite/{sim => }/arm/thumb/sbc.cgs | 0 sim/testsuite/{sim => }/arm/thumb/stmia.cgs | 0 sim/testsuite/{sim => }/arm/thumb/str-imm.cgs | 0 sim/testsuite/{sim => }/arm/thumb/str-sprel.cgs | 0 sim/testsuite/{sim => }/arm/thumb/str.cgs | 0 sim/testsuite/{sim => }/arm/thumb/strb-imm.cgs | 0 sim/testsuite/{sim => }/arm/thumb/strb.cgs | 0 sim/testsuite/{sim => }/arm/thumb/strh-imm.cgs | 0 sim/testsuite/{sim => }/arm/thumb/strh.cgs | 0 sim/testsuite/{sim => }/arm/thumb/sub-sp.cgs | 0 sim/testsuite/{sim => }/arm/thumb/sub.cgs | 0 sim/testsuite/{sim => }/arm/thumb/subi.cgs | 0 sim/testsuite/{sim => }/arm/thumb/subi8.cgs | 0 sim/testsuite/{sim => }/arm/thumb/swi.cgs | 0 sim/testsuite/{sim => }/arm/thumb/testutils.inc | 0 sim/testsuite/{sim => }/arm/thumb/tst.cgs | 0 sim/testsuite/{sim => }/arm/tst.cgs | 0 sim/testsuite/{sim => }/arm/umlal.cgs | 0 sim/testsuite/{sim => }/arm/umull.cgs | 0 sim/testsuite/{sim => }/arm/xscale/blx.cgs | 0 sim/testsuite/{sim => }/arm/xscale/mia.cgs | 0 sim/testsuite/{sim => }/arm/xscale/miaph.cgs | 0 sim/testsuite/{sim => }/arm/xscale/miaxy.cgs | 0 sim/testsuite/{sim => }/arm/xscale/mra.cgs | 0 sim/testsuite/{sim => }/arm/xscale/testutils.inc | 0 sim/testsuite/{sim => }/arm/xscale/xscale.exp | 0 sim/testsuite/{sim => }/avr/ChangeLog | 0 sim/testsuite/{sim => }/avr/allinsn.exp | 0 sim/testsuite/{sim => }/avr/pass.s | 0 sim/testsuite/{sim => }/avr/testutils.inc | 0 sim/testsuite/{sim => }/bfin/.gitignore | 0 sim/testsuite/{sim => }/bfin/10272_small.s | 0 sim/testsuite/{sim => }/bfin/10436.s | 0 sim/testsuite/{sim => }/bfin/10622.s | 0 sim/testsuite/{sim => }/bfin/10742.s | 0 sim/testsuite/{sim => }/bfin/10799.s | 0 sim/testsuite/{sim => }/bfin/11080.s | 0 sim/testsuite/{sim => }/bfin/7641.s | 0 sim/testsuite/{sim => }/bfin/ChangeLog | 4 + sim/testsuite/{sim => }/bfin/PN_generator.s | 0 sim/testsuite/{sim => }/bfin/a0.s | 0 sim/testsuite/{sim => }/bfin/a0shift.S | 0 sim/testsuite/{sim => }/bfin/a1.s | 0 sim/testsuite/{sim => }/bfin/a10.s | 0 sim/testsuite/{sim => }/bfin/a11.S | 0 sim/testsuite/{sim => }/bfin/a12.s | 0 sim/testsuite/{sim => }/bfin/a2.s | 0 sim/testsuite/{sim => }/bfin/a20.S | 0 sim/testsuite/{sim => }/bfin/a21.s | 0 sim/testsuite/{sim => }/bfin/a22.s | 0 sim/testsuite/{sim => }/bfin/a23.s | 0 sim/testsuite/{sim => }/bfin/a24.s | 0 sim/testsuite/{sim => }/bfin/a25.s | 0 sim/testsuite/{sim => }/bfin/a26.s | 0 sim/testsuite/{sim => }/bfin/a3.s | 0 sim/testsuite/{sim => }/bfin/a30.s | 0 sim/testsuite/{sim => }/bfin/a4.s | 0 sim/testsuite/{sim => }/bfin/a5.s | 0 sim/testsuite/{sim => }/bfin/a6.s | 0 sim/testsuite/{sim => }/bfin/a7.s | 0 sim/testsuite/{sim => }/bfin/a8.s | 0 sim/testsuite/{sim => }/bfin/a9.s | 0 sim/testsuite/{sim => }/bfin/abs-2.S | 0 sim/testsuite/{sim => }/bfin/abs-3.S | 0 sim/testsuite/{sim => }/bfin/abs-4.S | 0 sim/testsuite/{sim => }/bfin/abs.S | 0 sim/testsuite/{sim => }/bfin/abs_acc.s | 0 sim/testsuite/{sim => }/bfin/acc-rot.s | 0 sim/testsuite/{sim => }/bfin/acp5_19.s | 0 sim/testsuite/{sim => }/bfin/acp5_4.s | 0 sim/testsuite/{sim => }/bfin/add_imm7.s | 0 sim/testsuite/{sim => }/bfin/add_shift.S | 0 sim/testsuite/{sim => }/bfin/add_sub_acc.s | 0 sim/testsuite/{sim => }/bfin/addsub_flags.S | 0 sim/testsuite/{sim => }/bfin/algnbug1.s | 0 sim/testsuite/{sim => }/bfin/algnbug2.s | 0 sim/testsuite/{sim => }/bfin/allinsn.exp | 0 sim/testsuite/{sim => }/bfin/argc.c | 0 sim/testsuite/{sim => }/bfin/ashift.s | 0 sim/testsuite/{sim => }/bfin/ashift_flags.s | 0 sim/testsuite/{sim => }/bfin/ashift_left.s | 0 sim/testsuite/{sim => }/bfin/b0.S | 0 sim/testsuite/{sim => }/bfin/b1.s | 0 sim/testsuite/{sim => }/bfin/b2.S | 0 sim/testsuite/{sim => }/bfin/brcc.s | 0 sim/testsuite/{sim => }/bfin/brevadd.s | 0 sim/testsuite/{sim => }/bfin/byteop16m.s | 0 sim/testsuite/{sim => }/bfin/byteop16p.s | 0 sim/testsuite/{sim => }/bfin/byteop1p.s | 0 sim/testsuite/{sim => }/bfin/byteop2p.s | 0 sim/testsuite/{sim => }/bfin/byteop3p.s | 0 sim/testsuite/{sim => }/bfin/byteunpack.s | 0 .../{sim => }/bfin/c_alu2op_arith_r_sft.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_conv_b.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_conv_h.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_conv_mix.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_conv_neg.s | 0 .../{sim => }/bfin/c_alu2op_conv_toggle.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_conv_xb.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_conv_xh.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_divq.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_divs.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_log_l_sft.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_log_r_sft.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_shadd_1.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_shadd_2.s | 0 sim/testsuite/{sim => }/bfin/c_br_preg_killed_ac.s | 0 .../{sim => }/bfin/c_br_preg_killed_ex1.s | 0 sim/testsuite/{sim => }/bfin/c_br_preg_stall_ac.s | 0 sim/testsuite/{sim => }/bfin/c_br_preg_stall_ex1.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_bp1.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_bp2.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_bp3.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_bp4.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_brf_bp.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_brf_brt_bp.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_brf_brt_nbp.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_brf_fbkwd.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_brf_nbp.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_brt_bp.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_brt_nbp.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_kills_dhits.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_kills_dmiss.s | 0 sim/testsuite/{sim => }/bfin/c_cactrl_iflush_pr.s | 0 .../{sim => }/bfin/c_cactrl_iflush_pr_pp.s | 0 sim/testsuite/{sim => }/bfin/c_calla_ljump.s | 0 sim/testsuite/{sim => }/bfin/c_calla_subr.s | 0 sim/testsuite/{sim => }/bfin/c_cc2dreg.s | 0 sim/testsuite/{sim => }/bfin/c_cc2stat_cc_ac.S | 0 sim/testsuite/{sim => }/bfin/c_cc2stat_cc_an.s | 0 sim/testsuite/{sim => }/bfin/c_cc2stat_cc_aq.s | 0 sim/testsuite/{sim => }/bfin/c_cc2stat_cc_av0.S | 0 sim/testsuite/{sim => }/bfin/c_cc2stat_cc_av1.S | 0 sim/testsuite/{sim => }/bfin/c_cc2stat_cc_az.s | 0 .../{sim => }/bfin/c_cc_flag_ccmv_depend.S | 0 .../{sim => }/bfin/c_cc_flagdreg_mvbrsft.s | 0 .../{sim => }/bfin/c_cc_flagdreg_mvbrsft_s1.s | 0 .../{sim => }/bfin/c_cc_flagdreg_mvbrsft_sn.s | 0 .../{sim => }/bfin/c_cc_regmvlogi_mvbrsft.s | 0 .../{sim => }/bfin/c_cc_regmvlogi_mvbrsft_s1.s | 0 .../{sim => }/bfin/c_cc_regmvlogi_mvbrsft_sn.S | 0 sim/testsuite/{sim => }/bfin/c_ccflag_a0a1.S | 0 sim/testsuite/{sim => }/bfin/c_ccflag_dr_dr.s | 0 sim/testsuite/{sim => }/bfin/c_ccflag_dr_dr_uu.s | 0 sim/testsuite/{sim => }/bfin/c_ccflag_dr_imm3.s | 0 sim/testsuite/{sim => }/bfin/c_ccflag_dr_imm3_uu.s | 0 sim/testsuite/{sim => }/bfin/c_ccflag_pr_imm3.s | 0 sim/testsuite/{sim => }/bfin/c_ccflag_pr_imm3_uu.s | 0 sim/testsuite/{sim => }/bfin/c_ccflag_pr_pr.s | 0 sim/testsuite/{sim => }/bfin/c_ccflag_pr_pr_uu.s | 0 sim/testsuite/{sim => }/bfin/c_ccmv_cc_dr_dr.s | 0 sim/testsuite/{sim => }/bfin/c_ccmv_cc_dr_pr.s | 0 sim/testsuite/{sim => }/bfin/c_ccmv_cc_pr_pr.s | 0 sim/testsuite/{sim => }/bfin/c_ccmv_ncc_dr_dr.s | 0 sim/testsuite/{sim => }/bfin/c_ccmv_ncc_dr_pr.s | 0 sim/testsuite/{sim => }/bfin/c_ccmv_ncc_pr_pr.s | 0 sim/testsuite/{sim => }/bfin/c_comp3op_dr_and_dr.s | 0 .../{sim => }/bfin/c_comp3op_dr_minus_dr.s | 0 sim/testsuite/{sim => }/bfin/c_comp3op_dr_mix.s | 0 sim/testsuite/{sim => }/bfin/c_comp3op_dr_or_dr.s | 0 .../{sim => }/bfin/c_comp3op_dr_plus_dr.s | 0 sim/testsuite/{sim => }/bfin/c_comp3op_dr_xor_dr.s | 0 .../{sim => }/bfin/c_comp3op_pr_plus_pr_sh1.s | 0 .../{sim => }/bfin/c_comp3op_pr_plus_pr_sh2.s | 0 .../{sim => }/bfin/c_compi2opd_dr_add_i7_n.s | 0 .../{sim => }/bfin/c_compi2opd_dr_add_i7_p.s | 0 .../{sim => }/bfin/c_compi2opd_dr_eq_i7_n.s | 0 .../{sim => }/bfin/c_compi2opd_dr_eq_i7_p.s | 0 sim/testsuite/{sim => }/bfin/c_compi2opd_flags.S | 0 sim/testsuite/{sim => }/bfin/c_compi2opd_flags_2.S | 0 .../{sim => }/bfin/c_compi2opp_pr_add_i7_n.s | 0 .../{sim => }/bfin/c_compi2opp_pr_add_i7_p.s | 0 .../{sim => }/bfin/c_compi2opp_pr_eq_i7_n.s | 0 .../{sim => }/bfin/c_compi2opp_pr_eq_i7_p.s | 0 .../{sim => }/bfin/c_dagmodik_lnz_imgebl.s | 0 .../{sim => }/bfin/c_dagmodik_lnz_imltbl.s | 0 .../{sim => }/bfin/c_dagmodik_lz_inc_dec.s | 0 .../{sim => }/bfin/c_dagmodim_lnz_imgebl.s | 0 .../{sim => }/bfin/c_dagmodim_lnz_imltbl.s | 0 .../{sim => }/bfin/c_dagmodim_lz_inc_dec.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_a0_pm_a1.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_a0a1s.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_a_abs_a.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_a_neg_a.s | 0 .../{sim => }/bfin/c_dsp32alu_aa_absabs.s | 0 .../{sim => }/bfin/c_dsp32alu_aa_negneg.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_abs.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_absabs.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_alhwx.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_awx.s | 0 .../{sim => }/bfin/c_dsp32alu_byteop1ew.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_byteop2.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_byteop3.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_bytepack.s | 0 .../{sim => }/bfin/c_dsp32alu_byteunpack.s | 0 .../{sim => }/bfin/c_dsp32alu_disalnexcpt.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_max.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_maxmax.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_min.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_minmin.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_mix.s | 0 .../{sim => }/bfin/c_dsp32alu_r_lh_a0pa1.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_r_negneg.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rh_m.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rh_p.s | 0 .../{sim => }/bfin/c_dsp32alu_rh_rnd12_m.s | 0 .../{sim => }/bfin/c_dsp32alu_rh_rnd12_p.s | 0 .../{sim => }/bfin/c_dsp32alu_rh_rnd20_m.s | 0 .../{sim => }/bfin/c_dsp32alu_rh_rnd20_p.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rl_m.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rl_p.s | 0 .../{sim => }/bfin/c_dsp32alu_rl_rnd12_m.s | 0 .../{sim => }/bfin/c_dsp32alu_rl_rnd12_p.s | 0 .../{sim => }/bfin/c_dsp32alu_rl_rnd20_m.s | 0 .../{sim => }/bfin/c_dsp32alu_rl_rnd20_p.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rlh_rnd.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rm.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rmm.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rmp.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rp.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rpm.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rpp.s | 0 .../{sim => }/bfin/c_dsp32alu_rr_lph_a1a0.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rrpm.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rrpm_aa.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rrpmmp.s | 0 .../{sim => }/bfin/c_dsp32alu_rrpmmp_sft.s | 0 .../{sim => }/bfin/c_dsp32alu_rrpmmp_sft_x.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rrppmm.s | 0 .../{sim => }/bfin/c_dsp32alu_rrppmm_sft.s | 0 .../{sim => }/bfin/c_dsp32alu_rrppmm_sft_x.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_saa.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_sat_aa.S | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_search.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_sgn.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_a1a0.s | 0 .../{sim => }/bfin/c_dsp32mac_a1a0_iuw32.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_a1a0_m.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_i.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_ih.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_is.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_iu.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_m.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_s.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_t.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_tu.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_u.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_i.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_ih.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_is.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_iu.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_m.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_s.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_t.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_tu.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_u.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1a0.s | 0 .../{sim => }/bfin/c_dsp32mac_dr_a1a0_iutsh.s | 0 .../{sim => }/bfin/c_dsp32mac_dr_a1a0_m.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_mix.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a0.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a0_i.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a0_is.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a0_m.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a0_s.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a0_u.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a1_i.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a1_is.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a1_m.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a1_s.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a1_u.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a1a0.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a1a0_i.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a1a0_is.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a1a0_m.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a1a0_s.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a1a0_u.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_mix.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_i.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_ih.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_is.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_iu.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_m.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_m_i.s | 0 .../{sim => }/bfin/c_dsp32mult_dr_m_iutsh.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_m_s.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_m_t.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_m_u.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_mix.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_s.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_t.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_tu.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_u.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_pair.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_i.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_is.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_m.s | 0 .../{sim => }/bfin/c_dsp32mult_pair_m_i.s | 0 .../{sim => }/bfin/c_dsp32mult_pair_m_is.s | 0 .../{sim => }/bfin/c_dsp32mult_pair_m_s.s | 0 .../{sim => }/bfin/c_dsp32mult_pair_m_u.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_s.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_u.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_a0alr.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_af.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_af_s.s | 0 .../{sim => }/bfin/c_dsp32shift_ahalf_ln.s | 0 .../{sim => }/bfin/c_dsp32shift_ahalf_ln_s.s | 0 .../{sim => }/bfin/c_dsp32shift_ahalf_lp.s | 0 .../{sim => }/bfin/c_dsp32shift_ahalf_lp_s.s | 0 .../{sim => }/bfin/c_dsp32shift_ahalf_rn.s | 0 .../{sim => }/bfin/c_dsp32shift_ahalf_rn_s.s | 0 .../{sim => }/bfin/c_dsp32shift_ahalf_rp.s | 0 .../{sim => }/bfin/c_dsp32shift_ahalf_rp_s.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_ahh.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_ahh_s.s | 0 .../{sim => }/bfin/c_dsp32shift_align16.s | 0 .../{sim => }/bfin/c_dsp32shift_align24.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_align8.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_amix.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_bitmux.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_bxor.s | 0 .../{sim => }/bfin/c_dsp32shift_expadj_h.s | 0 .../{sim => }/bfin/c_dsp32shift_expadj_l.s | 0 .../{sim => }/bfin/c_dsp32shift_expadj_r.s | 0 .../{sim => }/bfin/c_dsp32shift_expexp_r.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_fdepx.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_fextx.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_lf.s | 0 .../{sim => }/bfin/c_dsp32shift_lhalf_ln.s | 0 .../{sim => }/bfin/c_dsp32shift_lhalf_lp.s | 0 .../{sim => }/bfin/c_dsp32shift_lhalf_rn.s | 0 .../{sim => }/bfin/c_dsp32shift_lhalf_rp.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_lhh.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_lmix.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_ones.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_pack.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_rot.s | 0 .../{sim => }/bfin/c_dsp32shift_rot_mix.s | 0 .../{sim => }/bfin/c_dsp32shift_signbits_r.s | 0 .../{sim => }/bfin/c_dsp32shift_signbits_rh.s | 0 .../{sim => }/bfin/c_dsp32shift_signbits_rl.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_vmax.s | 0 .../{sim => }/bfin/c_dsp32shift_vmaxvmax.s | 0 .../{sim => }/bfin/c_dsp32shiftim_a0alr.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shiftim_af.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shiftim_af_s.s | 0 .../{sim => }/bfin/c_dsp32shiftim_ahalf_ln.s | 0 .../{sim => }/bfin/c_dsp32shiftim_ahalf_ln_s.s | 0 .../{sim => }/bfin/c_dsp32shiftim_ahalf_lp.s | 0 .../{sim => }/bfin/c_dsp32shiftim_ahalf_lp_s.s | 0 .../{sim => }/bfin/c_dsp32shiftim_ahalf_rn.s | 0 .../{sim => }/bfin/c_dsp32shiftim_ahalf_rn_s.s | 0 .../{sim => }/bfin/c_dsp32shiftim_ahalf_rp.s | 0 .../{sim => }/bfin/c_dsp32shiftim_ahalf_rp_s.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shiftim_ahh.s | 0 .../{sim => }/bfin/c_dsp32shiftim_ahh_s.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shiftim_amix.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shiftim_lf.s | 0 .../{sim => }/bfin/c_dsp32shiftim_lhalf_ln.s | 0 .../{sim => }/bfin/c_dsp32shiftim_lhalf_lp.s | 0 .../{sim => }/bfin/c_dsp32shiftim_lhalf_rn.s | 0 .../{sim => }/bfin/c_dsp32shiftim_lhalf_rp.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shiftim_lhh.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shiftim_lmix.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shiftim_rot.s | 0 sim/testsuite/{sim => }/bfin/c_dspldst_ld_dr_i.s | 0 sim/testsuite/{sim => }/bfin/c_dspldst_ld_dr_ipp.s | 0 .../{sim => }/bfin/c_dspldst_ld_dr_ippm.s | 0 sim/testsuite/{sim => }/bfin/c_dspldst_ld_drhi_i.s | 0 .../{sim => }/bfin/c_dspldst_ld_drhi_ipp.s | 0 sim/testsuite/{sim => }/bfin/c_dspldst_ld_drlo_i.s | 0 .../{sim => }/bfin/c_dspldst_ld_drlo_ipp.s | 0 sim/testsuite/{sim => }/bfin/c_dspldst_st_dr_i.s | 0 sim/testsuite/{sim => }/bfin/c_dspldst_st_dr_ipp.s | 0 .../{sim => }/bfin/c_dspldst_st_dr_ippm.s | 0 sim/testsuite/{sim => }/bfin/c_dspldst_st_drhi_i.s | 0 .../{sim => }/bfin/c_dspldst_st_drhi_ipp.s | 0 sim/testsuite/{sim => }/bfin/c_dspldst_st_drlo_i.s | 0 .../{sim => }/bfin/c_dspldst_st_drlo_ipp.s | 0 sim/testsuite/{sim => }/bfin/c_except_illopcode.S | 0 sim/testsuite/{sim => }/bfin/c_except_sys_sstep.S | 0 sim/testsuite/{sim => }/bfin/c_except_user_mode.S | 0 sim/testsuite/{sim => }/bfin/c_interr_disable.S | 0 .../{sim => }/bfin/c_interr_disable_enable.S | 0 sim/testsuite/{sim => }/bfin/c_interr_excpt.S | 0 .../{sim => }/bfin/c_interr_loopsetup_stld.S | 0 sim/testsuite/{sim => }/bfin/c_interr_nested.S | 0 sim/testsuite/{sim => }/bfin/c_interr_nmi.S | 0 sim/testsuite/{sim => }/bfin/c_interr_pending.S | 0 sim/testsuite/{sim => }/bfin/c_interr_pending_2.S | 0 sim/testsuite/{sim => }/bfin/c_interr_timer.S | 0 .../{sim => }/bfin/c_interr_timer_reload.S | 0 .../{sim => }/bfin/c_interr_timer_tcount.S | 0 .../{sim => }/bfin/c_interr_timer_tscale.S | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_dreg.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_drhi.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_drlo.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_h_dr.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_h_ibml.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_h_pr.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_l_dr.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_l_ibml.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_l_pr.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_lz_dr.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_lz_ibml.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_lz_pr.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_lzhi_dr.s | 0 .../{sim => }/bfin/c_ldimmhalf_lzhi_ibml.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_lzhi_pr.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_pibml.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_b.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_h.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_mm.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_mm_b.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_mm_h.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_mm_xb.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_mm_xh.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_pp.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_pp_b.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_pp_h.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_pp_xb.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_pp_xh.s | 0 .../{sim => }/bfin/c_ldst_ld_d_p_ppmm_hbx.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_xb.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_xh.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_p_p.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_p_p_mm.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_p_p_pp.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_d.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_b.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_h.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_mm.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_mm_b.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_mm_h.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_pp.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_pp_b.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_pp_h.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_p.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_p_mm.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_p_pp.s | 0 sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_dr_b.s | 0 sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_dr_h.s | 0 sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_dr_xb.s | 0 sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_dr_xh.s | 0 sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_dreg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_preg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstidxl_st_dr_b.s | 0 sim/testsuite/{sim => }/bfin/c_ldstidxl_st_dr_h.s | 0 sim/testsuite/{sim => }/bfin/c_ldstidxl_st_dreg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstidxl_st_preg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstii_ld_dr_h.s | 0 sim/testsuite/{sim => }/bfin/c_ldstii_ld_dr_xh.s | 0 sim/testsuite/{sim => }/bfin/c_ldstii_ld_dreg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstii_ld_preg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstii_st_dr_h.s | 0 sim/testsuite/{sim => }/bfin/c_ldstii_st_dreg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstii_st_preg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstiifp_ld_dreg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstiifp_ld_preg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstiifp_st_dreg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstiifp_st_preg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstpmod_ld_dr_hi.s | 0 sim/testsuite/{sim => }/bfin/c_ldstpmod_ld_dr_lo.s | 0 sim/testsuite/{sim => }/bfin/c_ldstpmod_ld_dreg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstpmod_ld_h_xh.s | 0 sim/testsuite/{sim => }/bfin/c_ldstpmod_ld_lohi.s | 0 sim/testsuite/{sim => }/bfin/c_ldstpmod_st_dr_hi.s | 0 sim/testsuite/{sim => }/bfin/c_ldstpmod_st_dr_lo.s | 0 sim/testsuite/{sim => }/bfin/c_ldstpmod_st_dreg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstpmod_st_lohi.s | 0 sim/testsuite/{sim => }/bfin/c_linkage.s | 0 .../{sim => }/bfin/c_logi2op_alshft_mix.s | 0 .../{sim => }/bfin/c_logi2op_arith_shft.s | 0 sim/testsuite/{sim => }/bfin/c_logi2op_bitclr.s | 0 sim/testsuite/{sim => }/bfin/c_logi2op_bitset.s | 0 sim/testsuite/{sim => }/bfin/c_logi2op_bittgl.s | 0 sim/testsuite/{sim => }/bfin/c_logi2op_bittst.s | 0 .../{sim => }/bfin/c_logi2op_log_l_shft.s | 0 .../{sim => }/bfin/c_logi2op_log_l_shft_astat.S | 0 .../{sim => }/bfin/c_logi2op_log_r_shft.s | 0 .../{sim => }/bfin/c_logi2op_log_r_shft_astat.S | 0 sim/testsuite/{sim => }/bfin/c_logi2op_nbittst.s | 0 sim/testsuite/{sim => }/bfin/c_loopsetup_nested.s | 0 .../{sim => }/bfin/c_loopsetup_nested_bot.s | 0 .../{sim => }/bfin/c_loopsetup_nested_prelc.s | 0 .../{sim => }/bfin/c_loopsetup_nested_top.s | 0 sim/testsuite/{sim => }/bfin/c_loopsetup_overlap.s | 0 .../{sim => }/bfin/c_loopsetup_preg_div2_lc0.s | 0 .../{sim => }/bfin/c_loopsetup_preg_div2_lc1.s | 0 .../{sim => }/bfin/c_loopsetup_preg_lc0.s | 0 .../{sim => }/bfin/c_loopsetup_preg_lc1.s | 0 .../{sim => }/bfin/c_loopsetup_preg_stld.s | 0 sim/testsuite/{sim => }/bfin/c_loopsetup_prelc.s | 0 .../{sim => }/bfin/c_loopsetup_topbotcntr.s | 0 sim/testsuite/{sim => }/bfin/c_mmr_interr_ctl.s | 0 sim/testsuite/{sim => }/bfin/c_mmr_loop.S | 0 .../{sim => }/bfin/c_mmr_loop_user_except.S | 0 .../{sim => }/bfin/c_mmr_ppop_illegal_adr.S | 0 .../{sim => }/bfin/c_mmr_ppopm_illegal_adr.S | 0 sim/testsuite/{sim => }/bfin/c_mmr_timer.S | 0 sim/testsuite/{sim => }/bfin/c_mode_supervisor.S | 0 sim/testsuite/{sim => }/bfin/c_mode_user.S | 0 .../{sim => }/bfin/c_mode_user_superivsor.S | 0 .../{sim => }/bfin/c_multi_issue_dsp_ld_ld.s | 0 .../{sim => }/bfin/c_multi_issue_dsp_ldst_1.s | 0 .../{sim => }/bfin/c_multi_issue_dsp_ldst_2.s | 0 .../{sim => }/bfin/c_progctrl_call_pcpr.s | 0 sim/testsuite/{sim => }/bfin/c_progctrl_call_pr.s | 0 .../{sim => }/bfin/c_progctrl_clisti_interr.S | 0 .../{sim => }/bfin/c_progctrl_csync_mmr.S | 0 .../{sim => }/bfin/c_progctrl_except_rtx.S | 0 sim/testsuite/{sim => }/bfin/c_progctrl_excpt.S | 0 .../{sim => }/bfin/c_progctrl_jump_pcpr.s | 0 sim/testsuite/{sim => }/bfin/c_progctrl_jump_pr.s | 0 sim/testsuite/{sim => }/bfin/c_progctrl_nop.s | 0 .../{sim => }/bfin/c_progctrl_raise_rt_i_n.S | 0 sim/testsuite/{sim => }/bfin/c_progctrl_rts.s | 0 sim/testsuite/{sim => }/bfin/c_ptr2op_pr_neg_pr.s | 0 sim/testsuite/{sim => }/bfin/c_ptr2op_pr_sft_2_1.s | 0 .../{sim => }/bfin/c_ptr2op_pr_shadd_1_2.s | 0 .../{sim => }/bfin/c_pushpopmultiple_dp.s | 0 .../{sim => }/bfin/c_pushpopmultiple_dp_pair.s | 0 .../{sim => }/bfin/c_pushpopmultiple_dreg.s | 0 .../{sim => }/bfin/c_pushpopmultiple_preg.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_acc_acc.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_dag_lz_dep.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_dr_acc_acc.s | 0 .../{sim => }/bfin/c_regmv_dr_dep_nostall.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_dr_dr.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_dr_imlb.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_dr_pr.s | 0 .../{sim => }/bfin/c_regmv_imlb_dep_nostall.s | 0 .../{sim => }/bfin/c_regmv_imlb_dep_stall.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_imlb_dr.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_imlb_imlb.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_imlb_pr.s | 0 .../{sim => }/bfin/c_regmv_pr_dep_nostall.s | 0 .../{sim => }/bfin/c_regmv_pr_dep_stall.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_pr_dr.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_pr_imlb.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_pr_pr.s | 0 sim/testsuite/{sim => }/bfin/c_seq_ac_raise_mv.S | 0 .../{sim => }/bfin/c_seq_ac_raise_mv_ppop.S | 0 .../{sim => }/bfin/c_seq_ac_regmv_pushpop.S | 0 .../{sim => }/bfin/c_seq_dec_raise_pushpop.S | 0 .../{sim => }/bfin/c_seq_ex1_brcc_mv_pop.S | 0 .../{sim => }/bfin/c_seq_ex1_call_mv_pop.S | 0 sim/testsuite/{sim => }/bfin/c_seq_ex1_j_mv_pop.S | 0 .../{sim => }/bfin/c_seq_ex1_raise_brcc_mv_pop.S | 0 .../{sim => }/bfin/c_seq_ex1_raise_call_mv_pop.S | 0 .../{sim => }/bfin/c_seq_ex1_raise_j_mv_pop.S | 0 .../{sim => }/bfin/c_seq_ex2_brcc_mp_mv_pop.S | 0 sim/testsuite/{sim => }/bfin/c_seq_ex2_mmr_mvpop.S | 0 .../{sim => }/bfin/c_seq_ex2_mmrj_mvpop.S | 0 .../{sim => }/bfin/c_seq_ex2_raise_mmr_mvpop.S | 0 .../{sim => }/bfin/c_seq_ex2_raise_mmrj_mvpop.S | 0 .../{sim => }/bfin/c_seq_ex3_ls_brcc_mvp.S | 0 .../{sim => }/bfin/c_seq_ex3_ls_mmr_mvp.S | 0 .../{sim => }/bfin/c_seq_ex3_ls_mmrj_mvp.S | 0 .../{sim => }/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S | 0 .../{sim => }/bfin/c_seq_wb_cs_lsmmrj_mvp.S | 0 .../{sim => }/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S | 0 .../{sim => }/bfin/c_seq_wb_rti_lsmmrj_mvp.S | 0 .../{sim => }/bfin/c_seq_wb_rtn_lsmmrj_mvp.S | 0 .../{sim => }/bfin/c_seq_wb_rtx_lsmmrj_mvp.S | 0 sim/testsuite/{sim => }/bfin/c_ujump.s | 0 sim/testsuite/{sim => }/bfin/cc-alu.S | 0 sim/testsuite/{sim => }/bfin/cc-astat-bits.s | 0 sim/testsuite/{sim => }/bfin/cc0.s | 0 sim/testsuite/{sim => }/bfin/cc1.s | 0 sim/testsuite/{sim => }/bfin/cc5.S | 0 sim/testsuite/{sim => }/bfin/cec-exact-exception.S | 0 sim/testsuite/{sim => }/bfin/cec-ifetch.S | 0 sim/testsuite/{sim => }/bfin/cec-multi-pending.S | 0 sim/testsuite/{sim => }/bfin/cec-no-snen-reti.S | 0 .../{sim => }/bfin/cec-non-operating-env.s | 0 sim/testsuite/{sim => }/bfin/cec-raise-reti.S | 0 sim/testsuite/{sim => }/bfin/cec-snen-reti.S | 0 sim/testsuite/{sim => }/bfin/cec-syscfg-ssstep.S | 0 sim/testsuite/{sim => }/bfin/cec-system-call.S | 0 sim/testsuite/{sim => }/bfin/cir.s | 0 sim/testsuite/{sim => }/bfin/cir1.s | 0 sim/testsuite/{sim => }/bfin/cli-sti.s | 0 sim/testsuite/{sim => }/bfin/cmpacc.s | 0 sim/testsuite/{sim => }/bfin/cmpdreg.S | 0 sim/testsuite/{sim => }/bfin/compare.s | 0 sim/testsuite/{sim => }/bfin/conv_enc_gen.s | 0 sim/testsuite/{sim => }/bfin/cycles.s | 0 sim/testsuite/{sim => }/bfin/d0.s | 0 sim/testsuite/{sim => }/bfin/d1.s | 0 sim/testsuite/{sim => }/bfin/d2.s | 0 .../{sim => }/bfin/dbg_brprd_ntkn_src_kill.S | 0 .../{sim => }/bfin/dbg_brtkn_nprd_src_kill.S | 0 sim/testsuite/{sim => }/bfin/dbg_jmp_src_kill.S | 0 sim/testsuite/{sim => }/bfin/dbg_tr_basic.S | 0 sim/testsuite/{sim => }/bfin/dbg_tr_simplejp.S | 0 sim/testsuite/{sim => }/bfin/dbg_tr_tbuf0.S | 0 sim/testsuite/{sim => }/bfin/dbg_tr_umode.S | 0 .../{sim => }/bfin/disalnexcpt_implicit.S | 0 sim/testsuite/{sim => }/bfin/div0.s | 0 sim/testsuite/{sim => }/bfin/divq.s | 0 sim/testsuite/{sim => }/bfin/dotproduct.s | 0 sim/testsuite/{sim => }/bfin/dotproduct2.s | 0 sim/testsuite/{sim => }/bfin/double_prec_mult.s | 0 sim/testsuite/{sim => }/bfin/dsp_a4.s | 0 sim/testsuite/{sim => }/bfin/dsp_a7.s | 0 sim/testsuite/{sim => }/bfin/dsp_a8.s | 0 sim/testsuite/{sim => }/bfin/dsp_d0.s | 0 sim/testsuite/{sim => }/bfin/dsp_d1.s | 0 sim/testsuite/{sim => }/bfin/dsp_neg.S | 0 sim/testsuite/{sim => }/bfin/dsp_s1.s | 0 sim/testsuite/{sim => }/bfin/e0.s | 0 sim/testsuite/{sim => }/bfin/edn_snafu.s | 0 sim/testsuite/{sim => }/bfin/eu_dsp32mac_s.s | 0 sim/testsuite/{sim => }/bfin/events.s | 0 sim/testsuite/{sim => }/bfin/f221.s | 0 sim/testsuite/{sim => }/bfin/fact.s | 0 sim/testsuite/{sim => }/bfin/fir.s | 0 sim/testsuite/{sim => }/bfin/fsm.s | 0 sim/testsuite/{sim => }/bfin/greg2.s | 0 sim/testsuite/{sim => }/bfin/hwloop-bits.S | 0 sim/testsuite/{sim => }/bfin/hwloop-branch-in.s | 0 sim/testsuite/{sim => }/bfin/hwloop-branch-out.s | 0 sim/testsuite/{sim => }/bfin/hwloop-lt-bits.s | 0 sim/testsuite/{sim => }/bfin/hwloop-nested.s | 0 sim/testsuite/{sim => }/bfin/i0.s | 0 sim/testsuite/{sim => }/bfin/iir.s | 0 sim/testsuite/{sim => }/bfin/issue103.s | 0 sim/testsuite/{sim => }/bfin/issue109.s | 0 sim/testsuite/{sim => }/bfin/issue112.s | 0 sim/testsuite/{sim => }/bfin/issue113.s | 0 sim/testsuite/{sim => }/bfin/issue117.s | 0 sim/testsuite/{sim => }/bfin/issue118.s | 0 sim/testsuite/{sim => }/bfin/issue119.s | 0 sim/testsuite/{sim => }/bfin/issue121.s | 0 sim/testsuite/{sim => }/bfin/issue123.s | 0 sim/testsuite/{sim => }/bfin/issue124.s | 0 sim/testsuite/{sim => }/bfin/issue125.s | 0 sim/testsuite/{sim => }/bfin/issue126.s | 0 sim/testsuite/{sim => }/bfin/issue127.s | 0 sim/testsuite/{sim => }/bfin/issue129.s | 0 sim/testsuite/{sim => }/bfin/issue139.S | 0 sim/testsuite/{sim => }/bfin/issue140.S | 0 sim/testsuite/{sim => }/bfin/issue142.s | 0 sim/testsuite/{sim => }/bfin/issue144.s | 0 sim/testsuite/{sim => }/bfin/issue146.S | 0 sim/testsuite/{sim => }/bfin/issue175.s | 0 sim/testsuite/{sim => }/bfin/issue205.s | 0 sim/testsuite/{sim => }/bfin/issue257.s | 0 sim/testsuite/{sim => }/bfin/issue272.S | 0 sim/testsuite/{sim => }/bfin/issue83.s | 0 sim/testsuite/{sim => }/bfin/issue89.s | 0 sim/testsuite/{sim => }/bfin/l0.s | 0 sim/testsuite/{sim => }/bfin/l0shift.s | 0 sim/testsuite/{sim => }/bfin/l2_loop.s | 0 sim/testsuite/{sim => }/bfin/link-2.s | 0 sim/testsuite/{sim => }/bfin/link.s | 0 sim/testsuite/{sim => }/bfin/lmu_cplb_multiple0.S | 0 sim/testsuite/{sim => }/bfin/lmu_cplb_multiple1.S | 0 sim/testsuite/{sim => }/bfin/lmu_excpt_align.S | 0 sim/testsuite/{sim => }/bfin/lmu_excpt_default.S | 0 sim/testsuite/{sim => }/bfin/lmu_excpt_illaddr.S | 0 sim/testsuite/{sim => }/bfin/lmu_excpt_prot0.S | 0 sim/testsuite/{sim => }/bfin/lmu_excpt_prot1.S | 0 sim/testsuite/{sim => }/bfin/load.s | 0 sim/testsuite/{sim => }/bfin/logic.s | 0 sim/testsuite/{sim => }/bfin/loop_snafu.s | 0 sim/testsuite/{sim => }/bfin/loop_strncpy.s | 0 sim/testsuite/{sim => }/bfin/lp0.s | 0 sim/testsuite/{sim => }/bfin/lp1.s | 0 sim/testsuite/{sim => }/bfin/lsetup.s | 0 sim/testsuite/{sim => }/bfin/m0boundary.s | 0 sim/testsuite/{sim => }/bfin/m1.S | 0 sim/testsuite/{sim => }/bfin/m10.s | 0 sim/testsuite/{sim => }/bfin/m11.s | 0 sim/testsuite/{sim => }/bfin/m12.s | 0 sim/testsuite/{sim => }/bfin/m13.s | 0 sim/testsuite/{sim => }/bfin/m14.s | 0 sim/testsuite/{sim => }/bfin/m15.s | 0 sim/testsuite/{sim => }/bfin/m16.s | 0 sim/testsuite/{sim => }/bfin/m17.s | 0 sim/testsuite/{sim => }/bfin/m2.s | 0 sim/testsuite/{sim => }/bfin/m3.s | 0 sim/testsuite/{sim => }/bfin/m4.s | 0 sim/testsuite/{sim => }/bfin/m5.s | 0 sim/testsuite/{sim => }/bfin/m6.s | 0 sim/testsuite/{sim => }/bfin/m7.s | 0 sim/testsuite/{sim => }/bfin/m8.s | 0 sim/testsuite/{sim => }/bfin/m9.s | 0 sim/testsuite/{sim => }/bfin/mac2halfreg.S | 0 sim/testsuite/{sim => }/bfin/math.s | 0 sim/testsuite/{sim => }/bfin/max_min_flags.s | 0 sim/testsuite/{sim => }/bfin/mc_s2.s | 0 .../{sim => }/bfin/mdma-32bit-1d-neg-count.c | 0 sim/testsuite/{sim => }/bfin/mdma-32bit-1d.c | 0 .../{sim => }/bfin/mdma-8bit-1d-neg-count.c | 0 sim/testsuite/{sim => }/bfin/mdma-8bit-1d.c | 0 sim/testsuite/{sim => }/bfin/mdma-skel.h | 0 sim/testsuite/{sim => }/bfin/mem3.s | 0 sim/testsuite/{sim => }/bfin/mmr-exception.s | 0 sim/testsuite/{sim => }/bfin/move.s | 0 sim/testsuite/{sim => }/bfin/msa_acp_5.10.S | 0 sim/testsuite/{sim => }/bfin/msa_acp_5.12_1.S | 0 sim/testsuite/{sim => }/bfin/msa_acp_5.12_2.S | 0 sim/testsuite/{sim => }/bfin/msa_acp_5_10.s | 0 sim/testsuite/{sim => }/bfin/mult.s | 0 sim/testsuite/{sim => }/bfin/neg-2.S | 0 sim/testsuite/{sim => }/bfin/neg-3.S | 0 sim/testsuite/{sim => }/bfin/neg.S | 0 sim/testsuite/{sim => }/bfin/nshift.s | 0 sim/testsuite/{sim => }/bfin/pr.s | 0 sim/testsuite/{sim => }/bfin/push-pop-multiple.s | 0 sim/testsuite/{sim => }/bfin/push-pop.s | 0 sim/testsuite/{sim => }/bfin/pushpopreg_1.s | 0 sim/testsuite/{sim => }/bfin/quadaddsub.s | 0 sim/testsuite/{sim => }/bfin/random_0001.s | 0 sim/testsuite/{sim => }/bfin/random_0002.S | 0 sim/testsuite/{sim => }/bfin/random_0003.S | 0 sim/testsuite/{sim => }/bfin/random_0004.S | 0 sim/testsuite/{sim => }/bfin/random_0005.S | 0 sim/testsuite/{sim => }/bfin/random_0006.S | 0 sim/testsuite/{sim => }/bfin/random_0007.S | 0 sim/testsuite/{sim => }/bfin/random_0008.S | 0 sim/testsuite/{sim => }/bfin/random_0009.S | 0 sim/testsuite/{sim => }/bfin/random_0010.S | 0 sim/testsuite/{sim => }/bfin/random_0011.S | 0 sim/testsuite/{sim => }/bfin/random_0012.S | 0 sim/testsuite/{sim => }/bfin/random_0013.S | 0 sim/testsuite/{sim => }/bfin/random_0014.S | 0 sim/testsuite/{sim => }/bfin/random_0015.S | 0 sim/testsuite/{sim => }/bfin/random_0016.S | 0 sim/testsuite/{sim => }/bfin/random_0017.S | 0 sim/testsuite/{sim => }/bfin/random_0018.S | 0 sim/testsuite/{sim => }/bfin/random_0019.S | 0 sim/testsuite/{sim => }/bfin/random_0020.S | 0 sim/testsuite/{sim => }/bfin/random_0021.S | 0 sim/testsuite/{sim => }/bfin/random_0022.S | 0 sim/testsuite/{sim => }/bfin/random_0023.S | 0 sim/testsuite/{sim => }/bfin/random_0024.S | 0 sim/testsuite/{sim => }/bfin/random_0025.S | 0 sim/testsuite/{sim => }/bfin/random_0026.S | 0 sim/testsuite/{sim => }/bfin/random_0027.S | 0 sim/testsuite/{sim => }/bfin/random_0028.S | 0 sim/testsuite/{sim => }/bfin/random_0029.S | 0 sim/testsuite/{sim => }/bfin/random_0030.S | 0 sim/testsuite/{sim => }/bfin/random_0031.S | 0 sim/testsuite/{sim => }/bfin/random_0032.S | 0 sim/testsuite/{sim => }/bfin/random_0033.S | 0 sim/testsuite/{sim => }/bfin/random_0034.S | 0 sim/testsuite/{sim => }/bfin/random_0035.S | 0 sim/testsuite/{sim => }/bfin/random_0036.S | 0 sim/testsuite/{sim => }/bfin/random_0037.S | 0 sim/testsuite/{sim => }/bfin/run-tests.sh | 0 sim/testsuite/{sim => }/bfin/s0.s | 0 sim/testsuite/{sim => }/bfin/s1.s | 0 sim/testsuite/{sim => }/bfin/s10.s | 0 sim/testsuite/{sim => }/bfin/s11.s | 0 sim/testsuite/{sim => }/bfin/s12.s | 0 sim/testsuite/{sim => }/bfin/s13.s | 0 sim/testsuite/{sim => }/bfin/s14.s | 0 sim/testsuite/{sim => }/bfin/s15.s | 0 sim/testsuite/{sim => }/bfin/s16.s | 0 sim/testsuite/{sim => }/bfin/s17.s | 0 sim/testsuite/{sim => }/bfin/s18.s | 0 sim/testsuite/{sim => }/bfin/s19.s | 0 sim/testsuite/{sim => }/bfin/s2.s | 0 sim/testsuite/{sim => }/bfin/s20.s | 0 sim/testsuite/{sim => }/bfin/s21.s | 1 - sim/testsuite/{sim => }/bfin/s3.s | 0 sim/testsuite/{sim => }/bfin/s30.s | 0 sim/testsuite/{sim => }/bfin/s4.s | 0 sim/testsuite/{sim => }/bfin/s5.s | 0 sim/testsuite/{sim => }/bfin/s6.s | 0 sim/testsuite/{sim => }/bfin/s7.s | 0 sim/testsuite/{sim => }/bfin/s8.s | 0 sim/testsuite/{sim => }/bfin/s9.s | 0 sim/testsuite/{sim => }/bfin/saatest.s | 0 sim/testsuite/{sim => }/bfin/se_all16bitopcodes.S | 0 sim/testsuite/{sim => }/bfin/se_all32bitopcodes.S | 0 .../{sim => }/bfin/se_all32bitopcodes.lds | 0 .../{sim => }/bfin/se_all64bitg0opcodes.S | 0 .../{sim => }/bfin/se_all64bitg1opcodes.S | 0 .../{sim => }/bfin/se_all64bitg2opcodes.S | 0 sim/testsuite/{sim => }/bfin/se_allopcodes.h | 0 sim/testsuite/{sim => }/bfin/se_brtarget_stall.S | 0 sim/testsuite/{sim => }/bfin/se_bug_ui.S | 0 sim/testsuite/{sim => }/bfin/se_bug_ui2.S | 0 sim/testsuite/{sim => }/bfin/se_bug_ui3.S | 0 sim/testsuite/{sim => }/bfin/se_cc2stat_haz.S | 0 sim/testsuite/{sim => }/bfin/se_cc_kill.S | 0 sim/testsuite/{sim => }/bfin/se_cof.S | 0 sim/testsuite/{sim => }/bfin/se_event_quad.S | 0 .../{sim => }/bfin/se_excpt_dagprotviol.S | 0 sim/testsuite/{sim => }/bfin/se_excpt_ifprotviol.S | 0 sim/testsuite/{sim => }/bfin/se_excpt_ssstep.S | 0 .../{sim => }/bfin/se_illegalcombination.S | 0 sim/testsuite/{sim => }/bfin/se_kill_wbbr.S | 0 sim/testsuite/{sim => }/bfin/se_kills2.S | 0 sim/testsuite/{sim => }/bfin/se_loop_disable.S | 0 sim/testsuite/{sim => }/bfin/se_loop_kill.S | 0 sim/testsuite/{sim => }/bfin/se_loop_kill_01.S | 0 sim/testsuite/{sim => }/bfin/se_loop_kill_dcr.S | 0 sim/testsuite/{sim => }/bfin/se_loop_kill_dcr_01.S | 0 sim/testsuite/{sim => }/bfin/se_loop_lr.S | 0 sim/testsuite/{sim => }/bfin/se_loop_mv2lb_stall.S | 0 sim/testsuite/{sim => }/bfin/se_loop_mv2lc.S | 0 sim/testsuite/{sim => }/bfin/se_loop_mv2lc_stall.S | 0 sim/testsuite/{sim => }/bfin/se_loop_mv2lt_stall.S | 0 sim/testsuite/{sim => }/bfin/se_loop_nest_ppm.S | 0 sim/testsuite/{sim => }/bfin/se_loop_nest_ppm_1.S | 0 sim/testsuite/{sim => }/bfin/se_loop_nest_ppm_2.S | 0 sim/testsuite/{sim => }/bfin/se_loop_ppm.S | 0 sim/testsuite/{sim => }/bfin/se_loop_ppm_1.S | 0 sim/testsuite/{sim => }/bfin/se_loop_ppm_int.S | 0 sim/testsuite/{sim => }/bfin/se_lsetup_kill.S | 0 sim/testsuite/{sim => }/bfin/se_misaligned_fetch.S | 0 sim/testsuite/{sim => }/bfin/se_more_ret_haz.S | 0 sim/testsuite/{sim => }/bfin/se_mv2lp.S | 0 sim/testsuite/{sim => }/bfin/se_oneins_zoff.S | 0 sim/testsuite/{sim => }/bfin/se_popkill.S | 0 sim/testsuite/{sim => }/bfin/se_regmv_usp_sysreg.S | 0 sim/testsuite/{sim => }/bfin/se_rets_hazard.s | 0 sim/testsuite/{sim => }/bfin/se_rts_rti.S | 0 .../{sim => }/bfin/se_ssstep_dagprotviol.S | 0 sim/testsuite/{sim => }/bfin/se_ssync.S | 0 sim/testsuite/{sim => }/bfin/se_stall_if2.S | 0 .../{sim => }/bfin/se_undefinedinstruction1.S | 0 .../{sim => }/bfin/se_undefinedinstruction2.S | 0 .../{sim => }/bfin/se_undefinedinstruction3.S | 0 .../{sim => }/bfin/se_undefinedinstruction4.S | 0 .../{sim => }/bfin/se_usermode_protviol.S | 0 sim/testsuite/{sim => }/bfin/seqstat.s | 0 sim/testsuite/{sim => }/bfin/sign.s | 0 sim/testsuite/{sim => }/bfin/simple0.s | 0 sim/testsuite/{sim => }/bfin/sri.s | 0 sim/testsuite/{sim => }/bfin/stk.s | 0 sim/testsuite/{sim => }/bfin/stk2.s | 0 sim/testsuite/{sim => }/bfin/stk3.s | 0 sim/testsuite/{sim => }/bfin/stk4.s | 0 sim/testsuite/{sim => }/bfin/stk5.s | 0 sim/testsuite/{sim => }/bfin/stk6.s | 0 sim/testsuite/{sim => }/bfin/syscfg.s | 0 sim/testsuite/{sim => }/bfin/tar10622.s | 0 sim/testsuite/{sim => }/bfin/test-dma.h | 0 sim/testsuite/{sim => }/bfin/test.h | 0 sim/testsuite/{sim => }/bfin/testset.s | 0 sim/testsuite/{sim => }/bfin/testset2.s | 0 sim/testsuite/{sim => }/bfin/testutils.inc | 0 sim/testsuite/{sim => }/bfin/unlink.S | 0 sim/testsuite/{sim => }/bfin/up0.s | 0 sim/testsuite/{sim => }/bfin/usp.S | 0 sim/testsuite/{sim => }/bfin/vec-abs-2.S | 0 sim/testsuite/{sim => }/bfin/vec-abs-3.S | 0 sim/testsuite/{sim => }/bfin/vec-abs.S | 0 sim/testsuite/{sim => }/bfin/vec-neg-2.S | 0 sim/testsuite/{sim => }/bfin/vec-neg-3.S | 0 sim/testsuite/{sim => }/bfin/vec-neg.S | 0 sim/testsuite/{sim => }/bfin/vecadd.s | 0 sim/testsuite/{sim => }/bfin/vit_max.s | 0 sim/testsuite/{sim => }/bfin/vit_max2.s | 0 sim/testsuite/{sim => }/bfin/viterbi2.s | 0 sim/testsuite/{sim => }/bfin/wtf.s | 0 sim/testsuite/{sim => }/bfin/x1.s | 0 sim/testsuite/{sim => }/bfin/zcall.s | 0 sim/testsuite/{sim => }/bfin/zeroflagrnd.s | 0 sim/testsuite/{sim => }/bpf/ChangeLog | 0 sim/testsuite/{sim => }/bpf/allinsn.exp | 0 sim/testsuite/{sim => }/bpf/alu.s | 0 sim/testsuite/{sim => }/bpf/alu32.s | 0 sim/testsuite/{sim => }/bpf/endbe.s | 0 sim/testsuite/{sim => }/bpf/endle.s | 0 sim/testsuite/{sim => }/bpf/jmp.s | 0 sim/testsuite/{sim => }/bpf/jmp32.s | 0 sim/testsuite/{sim => }/bpf/ldabs.s | 0 sim/testsuite/{sim => }/bpf/mem.s | 0 sim/testsuite/{sim => }/bpf/mov.s | 0 sim/testsuite/{sim => }/bpf/testutils.inc | 0 sim/testsuite/{sim => }/bpf/xadd.s | 0 sim/testsuite/{sim => }/cr16/ChangeLog | 0 sim/testsuite/{sim => }/cr16/addb.cgs | 0 sim/testsuite/{sim => }/cr16/addd.cgs | 0 sim/testsuite/{sim => }/cr16/addi.cgs | 0 sim/testsuite/{sim => }/cr16/addw.cgs | 0 sim/testsuite/{sim => }/cr16/allinsn.exp | 0 sim/testsuite/{sim => }/cr16/andb.cgs | 0 sim/testsuite/{sim => }/cr16/andd.cgs | 0 sim/testsuite/{sim => }/cr16/andw.cgs | 0 sim/testsuite/{sim => }/cr16/ashub.cgs | 0 sim/testsuite/{sim => }/cr16/ashub_i.cgs | 0 sim/testsuite/{sim => }/cr16/ashud.cgs | 0 sim/testsuite/{sim => }/cr16/ashud_i.cgs | 0 sim/testsuite/{sim => }/cr16/ashuw.cgs | 0 sim/testsuite/{sim => }/cr16/ashuw_i.cgs | 0 sim/testsuite/{sim => }/cr16/bal1_24.cgs | 0 sim/testsuite/{sim => }/cr16/bal2_24.cgs | 0 sim/testsuite/{sim => }/cr16/bcc.cgs | 0 sim/testsuite/{sim => }/cr16/bcs.cgs | 0 sim/testsuite/{sim => }/cr16/beq.cgs | 0 sim/testsuite/{sim => }/cr16/beq0b.cgs | 0 sim/testsuite/{sim => }/cr16/beq0w.cgs | 0 sim/testsuite/{sim => }/cr16/bge.cgs | 0 sim/testsuite/{sim => }/cr16/bgt.cgs | 0 sim/testsuite/{sim => }/cr16/bhi.cgs | 0 sim/testsuite/{sim => }/cr16/bhs.cgs | 0 sim/testsuite/{sim => }/cr16/bht.cgs | 0 sim/testsuite/{sim => }/cr16/blo.cgs | 0 sim/testsuite/{sim => }/cr16/bls.cgs | 0 sim/testsuite/{sim => }/cr16/blt.cgs | 0 sim/testsuite/{sim => }/cr16/bne.cgs | 0 sim/testsuite/{sim => }/cr16/bne0b.cgs | 0 sim/testsuite/{sim => }/cr16/bne0w.cgs | 0 sim/testsuite/{sim => }/cr16/br.cgs | 0 sim/testsuite/{sim => }/cr16/cbitb.cgs | 0 sim/testsuite/{sim => }/cr16/cbitw.cgs | 0 sim/testsuite/{sim => }/cr16/cmpb.cgs | 0 sim/testsuite/{sim => }/cr16/cmpb_i.cgs | 0 sim/testsuite/{sim => }/cr16/cmpd.cgs | 0 sim/testsuite/{sim => }/cr16/cmpd_i.cgs | 0 sim/testsuite/{sim => }/cr16/cmpi.cgs | 0 sim/testsuite/{sim => }/cr16/cmpw.cgs | 0 sim/testsuite/{sim => }/cr16/cmpw_i.cgs | 0 sim/testsuite/{sim => }/cr16/excp.cgs | 0 sim/testsuite/{sim => }/cr16/hello.ms | 0 sim/testsuite/{sim => }/cr16/hw-trap.ms | 0 sim/testsuite/{sim => }/cr16/jal.cgs | 0 sim/testsuite/{sim => }/cr16/jcc.cgs | 0 sim/testsuite/{sim => }/cr16/jcs.cgs | 0 sim/testsuite/{sim => }/cr16/jeq.cgs | 0 sim/testsuite/{sim => }/cr16/jfc.cgs | 0 sim/testsuite/{sim => }/cr16/jfs.cgs | 0 sim/testsuite/{sim => }/cr16/jge.cgs | 0 sim/testsuite/{sim => }/cr16/jgt.cgs | 0 sim/testsuite/{sim => }/cr16/jhi.cgs | 0 sim/testsuite/{sim => }/cr16/jhs.cgs | 0 sim/testsuite/{sim => }/cr16/jlo.cgs | 0 sim/testsuite/{sim => }/cr16/jls.cgs | 0 sim/testsuite/{sim => }/cr16/jlt.cgs | 0 sim/testsuite/{sim => }/cr16/jne.cgs | 0 sim/testsuite/{sim => }/cr16/jump.cgs | 0 sim/testsuite/{sim => }/cr16/loadb.cgs | 0 sim/testsuite/{sim => }/cr16/loadd.cgs | 0 sim/testsuite/{sim => }/cr16/loadm.cgs | 0 sim/testsuite/{sim => }/cr16/loadmp.cgs | 0 sim/testsuite/{sim => }/cr16/loadw.cgs | 0 sim/testsuite/{sim => }/cr16/lpr-spr.cgs | 0 sim/testsuite/{sim => }/cr16/lprd-sprd.cgs | 0 sim/testsuite/{sim => }/cr16/lshb.cgs | 0 sim/testsuite/{sim => }/cr16/lshb_i.cgs | 0 sim/testsuite/{sim => }/cr16/lshd.cgs | 0 sim/testsuite/{sim => }/cr16/lshd_i.cgs | 0 sim/testsuite/{sim => }/cr16/lshw.cgs | 0 sim/testsuite/{sim => }/cr16/lshw_i.cgs | 0 sim/testsuite/{sim => }/cr16/macqw.cgs | 0 sim/testsuite/{sim => }/cr16/macsw.cgs | 0 sim/testsuite/{sim => }/cr16/macuw.cgs | 0 sim/testsuite/{sim => }/cr16/misc.exp | 0 sim/testsuite/{sim => }/cr16/movb.cgs | 0 sim/testsuite/{sim => }/cr16/movd.cgs | 0 sim/testsuite/{sim => }/cr16/movw.cgs | 0 sim/testsuite/{sim => }/cr16/movxb.cgs | 0 sim/testsuite/{sim => }/cr16/movxw.cgs | 0 sim/testsuite/{sim => }/cr16/movzb.cgs | 0 sim/testsuite/{sim => }/cr16/movzw.cgs | 0 sim/testsuite/{sim => }/cr16/mulb.cgs | 0 sim/testsuite/{sim => }/cr16/mulsb.cgs | 0 sim/testsuite/{sim => }/cr16/mulsw.cgs | 0 sim/testsuite/{sim => }/cr16/muluw.cgs | 0 sim/testsuite/{sim => }/cr16/mulw.cgs | 0 sim/testsuite/{sim => }/cr16/nop.cgs | 0 sim/testsuite/{sim => }/cr16/orb.cgs | 0 sim/testsuite/{sim => }/cr16/ord.cgs | 0 sim/testsuite/{sim => }/cr16/orw.cgs | 0 sim/testsuite/{sim => }/cr16/pop1.cgs | 0 sim/testsuite/{sim => }/cr16/pop2.cgs | 0 sim/testsuite/{sim => }/cr16/pop3.cgs | 0 sim/testsuite/{sim => }/cr16/popret1.cgs | 0 sim/testsuite/{sim => }/cr16/popret2.cgs | 0 sim/testsuite/{sim => }/cr16/popret3.cgs | 0 sim/testsuite/{sim => }/cr16/push1.cgs | 0 sim/testsuite/{sim => }/cr16/push2.cgs | 0 sim/testsuite/{sim => }/cr16/push3.cgs | 0 sim/testsuite/{sim => }/cr16/sbitb.cgs | 0 sim/testsuite/{sim => }/cr16/sbitw.cgs | 0 sim/testsuite/{sim => }/cr16/scc.cgs | 0 sim/testsuite/{sim => }/cr16/scs.cgs | 0 sim/testsuite/{sim => }/cr16/seq.cgs | 0 sim/testsuite/{sim => }/cr16/sfc.cgs | 0 sim/testsuite/{sim => }/cr16/sfs.cgs | 0 sim/testsuite/{sim => }/cr16/sge.cgs | 0 sim/testsuite/{sim => }/cr16/sgt.cgs | 0 sim/testsuite/{sim => }/cr16/shi.cgs | 0 sim/testsuite/{sim => }/cr16/shs.cgs | 0 sim/testsuite/{sim => }/cr16/slo.cgs | 0 sim/testsuite/{sim => }/cr16/sls.cgs | 0 sim/testsuite/{sim => }/cr16/slt.cgs | 0 sim/testsuite/{sim => }/cr16/sne.cgs | 0 sim/testsuite/{sim => }/cr16/storb.cgs | 0 sim/testsuite/{sim => }/cr16/stord.cgs | 0 sim/testsuite/{sim => }/cr16/storw.cgs | 0 sim/testsuite/{sim => }/cr16/subb.cgs | 0 sim/testsuite/{sim => }/cr16/subd.cgs | 0 sim/testsuite/{sim => }/cr16/subi.cgs | 0 sim/testsuite/{sim => }/cr16/subw.cgs | 0 sim/testsuite/{sim => }/cr16/tbit.cgs | 0 sim/testsuite/{sim => }/cr16/tbitb.cgs | 0 sim/testsuite/{sim => }/cr16/tbitw.cgs | 0 sim/testsuite/{sim => }/cr16/testutils.inc | 0 sim/testsuite/{sim => }/cr16/uread16.ms | 0 sim/testsuite/{sim => }/cr16/uread32.ms | 0 sim/testsuite/{sim => }/cr16/xorb.cgs | 0 sim/testsuite/{sim => }/cr16/xord.cgs | 0 sim/testsuite/{sim => }/cr16/xorw.cgs | 0 sim/testsuite/{sim => }/cris/ChangeLog | 0 sim/testsuite/{sim => }/cris/asm/abs.ms | 0 sim/testsuite/{sim => }/cris/asm/addc.ms | 0 sim/testsuite/{sim => }/cris/asm/addcpc.ms | 0 sim/testsuite/{sim => }/cris/asm/addcv32c.ms | 0 sim/testsuite/{sim => }/cris/asm/addcv32m.ms | 0 sim/testsuite/{sim => }/cris/asm/addcv32r.ms | 0 sim/testsuite/{sim => }/cris/asm/addi.ms | 0 sim/testsuite/{sim => }/cris/asm/addiv32.ms | 0 sim/testsuite/{sim => }/cris/asm/addm.ms | 0 sim/testsuite/{sim => }/cris/asm/addoc.ms | 0 sim/testsuite/{sim => }/cris/asm/addom.ms | 0 sim/testsuite/{sim => }/cris/asm/addoq.ms | 0 sim/testsuite/{sim => }/cris/asm/addq.ms | 0 sim/testsuite/{sim => }/cris/asm/addqpc.ms | 0 sim/testsuite/{sim => }/cris/asm/addr.ms | 0 sim/testsuite/{sim => }/cris/asm/addswpc.ms | 0 sim/testsuite/{sim => }/cris/asm/addxc.ms | 0 sim/testsuite/{sim => }/cris/asm/addxm.ms | 0 sim/testsuite/{sim => }/cris/asm/addxr.ms | 0 sim/testsuite/{sim => }/cris/asm/andc.ms | 0 sim/testsuite/{sim => }/cris/asm/andm.ms | 0 sim/testsuite/{sim => }/cris/asm/andq.ms | 0 sim/testsuite/{sim => }/cris/asm/andr.ms | 0 sim/testsuite/{sim => }/cris/asm/asm.exp | 0 sim/testsuite/{sim => }/cris/asm/asr.ms | 0 sim/testsuite/{sim => }/cris/asm/ba.ms | 0 sim/testsuite/{sim => }/cris/asm/badarch1.ms | 0 sim/testsuite/{sim => }/cris/asm/bare1.ms | 0 sim/testsuite/{sim => }/cris/asm/bare2.ms | 0 sim/testsuite/{sim => }/cris/asm/bare3.ms | 0 sim/testsuite/{sim => }/cris/asm/bas.ms | 0 sim/testsuite/{sim => }/cris/asm/bccb.ms | 0 sim/testsuite/{sim => }/cris/asm/bdapc.ms | 0 sim/testsuite/{sim => }/cris/asm/bdapm.ms | 0 sim/testsuite/{sim => }/cris/asm/bdapq.ms | 0 sim/testsuite/{sim => }/cris/asm/bdapqpc.ms | 0 sim/testsuite/{sim => }/cris/asm/biap.ms | 0 sim/testsuite/{sim => }/cris/asm/boundc.ms | 0 sim/testsuite/{sim => }/cris/asm/boundm.ms | 0 sim/testsuite/{sim => }/cris/asm/boundmv32.ms | 0 sim/testsuite/{sim => }/cris/asm/boundr.ms | 0 sim/testsuite/{sim => }/cris/asm/break.ms | 0 sim/testsuite/{sim => }/cris/asm/btst.ms | 0 sim/testsuite/{sim => }/cris/asm/ccr-v10.ms | 0 sim/testsuite/{sim => }/cris/asm/ccs-v32.ms | 0 sim/testsuite/{sim => }/cris/asm/clearfv10.ms | 0 sim/testsuite/{sim => }/cris/asm/clearfv32.ms | 0 sim/testsuite/{sim => }/cris/asm/clrjmp1.ms | 0 sim/testsuite/{sim => }/cris/asm/cmpc.ms | 0 sim/testsuite/{sim => }/cris/asm/cmpm.ms | 0 sim/testsuite/{sim => }/cris/asm/cmpq.ms | 0 sim/testsuite/{sim => }/cris/asm/cmpr.ms | 0 sim/testsuite/{sim => }/cris/asm/cmpxc.ms | 0 sim/testsuite/{sim => }/cris/asm/cmpxm.ms | 0 sim/testsuite/{sim => }/cris/asm/dflags.ms | 0 sim/testsuite/{sim => }/cris/asm/dip.ms | 0 sim/testsuite/{sim => }/cris/asm/dstep.ms | 0 sim/testsuite/{sim => }/cris/asm/fidxd.ms | 0 sim/testsuite/{sim => }/cris/asm/fidxi.ms | 0 sim/testsuite/{sim => }/cris/asm/ftagd.ms | 0 sim/testsuite/{sim => }/cris/asm/ftagi.ms | 0 sim/testsuite/{sim => }/cris/asm/halt.ms | 0 sim/testsuite/{sim => }/cris/asm/io1.ms | 0 sim/testsuite/{sim => }/cris/asm/io2.ms | 0 sim/testsuite/{sim => }/cris/asm/io3.ms | 0 sim/testsuite/{sim => }/cris/asm/io4.ms | 0 sim/testsuite/{sim => }/cris/asm/io5.ms | 0 sim/testsuite/{sim => }/cris/asm/io6.ms | 0 sim/testsuite/{sim => }/cris/asm/io7.ms | 0 sim/testsuite/{sim => }/cris/asm/io8.ms | 0 sim/testsuite/{sim => }/cris/asm/io9.ms | 0 sim/testsuite/{sim => }/cris/asm/jsr.ms | 0 sim/testsuite/{sim => }/cris/asm/jsrmv10.ms | 0 sim/testsuite/{sim => }/cris/asm/jumpmp.ms | 0 sim/testsuite/{sim => }/cris/asm/jumppv32.ms | 0 sim/testsuite/{sim => }/cris/asm/lapc.ms | 0 sim/testsuite/{sim => }/cris/asm/lsl.ms | 0 sim/testsuite/{sim => }/cris/asm/lsr.ms | 0 sim/testsuite/{sim => }/cris/asm/lz.ms | 0 sim/testsuite/{sim => }/cris/asm/mcp.ms | 0 sim/testsuite/{sim => }/cris/asm/movdelsr1.ms | 0 sim/testsuite/{sim => }/cris/asm/movecpc.ms | 0 sim/testsuite/{sim => }/cris/asm/movecr.ms | 0 sim/testsuite/{sim => }/cris/asm/movecrt10.ms | 0 sim/testsuite/{sim => }/cris/asm/movecrt32.ms | 0 sim/testsuite/{sim => }/cris/asm/movect10.ms | 0 sim/testsuite/{sim => }/cris/asm/movei.ms | 0 sim/testsuite/{sim => }/cris/asm/movempc.ms | 0 sim/testsuite/{sim => }/cris/asm/movemr.ms | 0 sim/testsuite/{sim => }/cris/asm/movemrv10.ms | 0 sim/testsuite/{sim => }/cris/asm/movemrv32.ms | 0 sim/testsuite/{sim => }/cris/asm/movepcb.ms | 0 sim/testsuite/{sim => }/cris/asm/movepcd.ms | 0 sim/testsuite/{sim => }/cris/asm/movepcw.ms | 0 sim/testsuite/{sim => }/cris/asm/moveq.ms | 0 sim/testsuite/{sim => }/cris/asm/moveqpc.ms | 0 sim/testsuite/{sim => }/cris/asm/mover.ms | 0 sim/testsuite/{sim => }/cris/asm/moverbpc.ms | 0 sim/testsuite/{sim => }/cris/asm/moverdpc.ms | 0 sim/testsuite/{sim => }/cris/asm/moverm.ms | 0 sim/testsuite/{sim => }/cris/asm/moverpcb.ms | 0 sim/testsuite/{sim => }/cris/asm/moverpcd.ms | 0 sim/testsuite/{sim => }/cris/asm/moverpcw.ms | 0 sim/testsuite/{sim => }/cris/asm/moverwpc.ms | 0 sim/testsuite/{sim => }/cris/asm/movesmp.ms | 0 sim/testsuite/{sim => }/cris/asm/movmp.ms | 0 sim/testsuite/{sim => }/cris/asm/movmp8.ms | 0 sim/testsuite/{sim => }/cris/asm/movpmv10.ms | 0 sim/testsuite/{sim => }/cris/asm/movpmv32.ms | 0 sim/testsuite/{sim => }/cris/asm/movppc.ms | 0 sim/testsuite/{sim => }/cris/asm/movpr.ms | 0 sim/testsuite/{sim => }/cris/asm/movprv10.ms | 0 sim/testsuite/{sim => }/cris/asm/movprv32.ms | 0 sim/testsuite/{sim => }/cris/asm/movrss.ms | 0 sim/testsuite/{sim => }/cris/asm/movscpc.ms | 0 sim/testsuite/{sim => }/cris/asm/movscr.ms | 0 sim/testsuite/{sim => }/cris/asm/movsm.ms | 0 sim/testsuite/{sim => }/cris/asm/movsmpc.ms | 0 sim/testsuite/{sim => }/cris/asm/movsr.ms | 0 sim/testsuite/{sim => }/cris/asm/movsrpc.ms | 0 sim/testsuite/{sim => }/cris/asm/movssr.ms | 0 sim/testsuite/{sim => }/cris/asm/movucpc.ms | 0 sim/testsuite/{sim => }/cris/asm/movucr.ms | 0 sim/testsuite/{sim => }/cris/asm/movum.ms | 0 sim/testsuite/{sim => }/cris/asm/movumpc.ms | 0 sim/testsuite/{sim => }/cris/asm/movur.ms | 0 sim/testsuite/{sim => }/cris/asm/movurpc.ms | 0 sim/testsuite/{sim => }/cris/asm/mstep.ms | 0 sim/testsuite/{sim => }/cris/asm/msteppc1.ms | 0 sim/testsuite/{sim => }/cris/asm/msteppc2.ms | 0 sim/testsuite/{sim => }/cris/asm/msteppc3.ms | 0 sim/testsuite/{sim => }/cris/asm/mulv10.ms | 0 sim/testsuite/{sim => }/cris/asm/mulv32.ms | 0 sim/testsuite/{sim => }/cris/asm/mulx.ms | 0 sim/testsuite/{sim => }/cris/asm/neg.ms | 0 sim/testsuite/{sim => }/cris/asm/nonvcv32.ms | 0 sim/testsuite/{sim => }/cris/asm/nopv10t.ms | 0 sim/testsuite/{sim => }/cris/asm/nopv32t.ms | 0 sim/testsuite/{sim => }/cris/asm/nopv32t2.ms | 0 sim/testsuite/{sim => }/cris/asm/nopv32t3.ms | 0 sim/testsuite/{sim => }/cris/asm/nopv32t4.ms | 0 sim/testsuite/{sim => }/cris/asm/not.ms | 0 sim/testsuite/{sim => }/cris/asm/op3.ms | 0 sim/testsuite/{sim => }/cris/asm/opterr1.ms | 0 sim/testsuite/{sim => }/cris/asm/opterr2.ms | 0 sim/testsuite/{sim => }/cris/asm/opterr3.ms | 0 sim/testsuite/{sim => }/cris/asm/opterr4.ms | 0 sim/testsuite/{sim => }/cris/asm/opterr5.ms | 0 sim/testsuite/{sim => }/cris/asm/option1.ms | 0 sim/testsuite/{sim => }/cris/asm/option2.ms | 0 sim/testsuite/{sim => }/cris/asm/option3.ms | 0 sim/testsuite/{sim => }/cris/asm/option4.ms | 0 sim/testsuite/{sim => }/cris/asm/orc.ms | 0 sim/testsuite/{sim => }/cris/asm/orm.ms | 0 sim/testsuite/{sim => }/cris/asm/orq.ms | 0 sim/testsuite/{sim => }/cris/asm/orr.ms | 0 sim/testsuite/{sim => }/cris/asm/pcplus.ms | 0 sim/testsuite/{sim => }/cris/asm/pid1.ms | 0 sim/testsuite/{sim => }/cris/asm/raw1.ms | 0 sim/testsuite/{sim => }/cris/asm/raw10.ms | 0 sim/testsuite/{sim => }/cris/asm/raw11.ms | 0 sim/testsuite/{sim => }/cris/asm/raw12.ms | 0 sim/testsuite/{sim => }/cris/asm/raw13.ms | 0 sim/testsuite/{sim => }/cris/asm/raw14.ms | 0 sim/testsuite/{sim => }/cris/asm/raw15.ms | 0 sim/testsuite/{sim => }/cris/asm/raw16.ms | 0 sim/testsuite/{sim => }/cris/asm/raw17.ms | 0 sim/testsuite/{sim => }/cris/asm/raw2.ms | 0 sim/testsuite/{sim => }/cris/asm/raw3.ms | 0 sim/testsuite/{sim => }/cris/asm/raw4.ms | 0 sim/testsuite/{sim => }/cris/asm/raw5.ms | 0 sim/testsuite/{sim => }/cris/asm/raw6.ms | 0 sim/testsuite/{sim => }/cris/asm/raw7.ms | 0 sim/testsuite/{sim => }/cris/asm/raw8.ms | 0 sim/testsuite/{sim => }/cris/asm/raw9.ms | 0 sim/testsuite/{sim => }/cris/asm/ret.ms | 0 sim/testsuite/{sim => }/cris/asm/rfe.ms | 0 sim/testsuite/{sim => }/cris/asm/rfg.ms | 0 sim/testsuite/{sim => }/cris/asm/rfn.ms | 0 sim/testsuite/{sim => }/cris/asm/sbfs.ms | 0 sim/testsuite/{sim => }/cris/asm/scc.ms | 0 sim/testsuite/{sim => }/cris/asm/sfe.ms | 0 sim/testsuite/{sim => }/cris/asm/subc.ms | 0 sim/testsuite/{sim => }/cris/asm/subm.ms | 0 sim/testsuite/{sim => }/cris/asm/subq.ms | 0 sim/testsuite/{sim => }/cris/asm/subqpc.ms | 0 sim/testsuite/{sim => }/cris/asm/subr.ms | 0 sim/testsuite/{sim => }/cris/asm/subxc.ms | 0 sim/testsuite/{sim => }/cris/asm/subxm.ms | 0 sim/testsuite/{sim => }/cris/asm/subxr.ms | 0 sim/testsuite/{sim => }/cris/asm/swap.ms | 0 sim/testsuite/{sim => }/cris/asm/tb.ms | 0 sim/testsuite/{sim => }/cris/asm/test.ms | 0 sim/testsuite/{sim => }/cris/asm/testutils.inc | 0 sim/testsuite/{sim => }/cris/asm/tjmpsrv32-2.ms | 0 sim/testsuite/{sim => }/cris/asm/tjmpsrv32.ms | 0 sim/testsuite/{sim => }/cris/asm/tjsrcv10.ms | 0 sim/testsuite/{sim => }/cris/asm/tjsrcv32.ms | 0 sim/testsuite/{sim => }/cris/asm/tmemv10.ms | 0 sim/testsuite/{sim => }/cris/asm/tmemv32.ms | 0 sim/testsuite/{sim => }/cris/asm/tmulv10.ms | 0 sim/testsuite/{sim => }/cris/asm/tmulv32.ms | 0 sim/testsuite/{sim => }/cris/asm/tmvm1.ms | 0 sim/testsuite/{sim => }/cris/asm/tmvm2.ms | 0 sim/testsuite/{sim => }/cris/asm/tmvmrv10.ms | 0 sim/testsuite/{sim => }/cris/asm/tmvmrv32.ms | 0 sim/testsuite/{sim => }/cris/asm/tmvrmv10.ms | 0 sim/testsuite/{sim => }/cris/asm/tmvrmv32.ms | 0 sim/testsuite/{sim => }/cris/asm/user.ms | 0 sim/testsuite/{sim => }/cris/asm/x0-v10.ms | 0 sim/testsuite/{sim => }/cris/asm/x0-v32.ms | 0 sim/testsuite/{sim => }/cris/asm/x1-v10.ms | 0 sim/testsuite/{sim => }/cris/asm/x1-v32.ms | 0 sim/testsuite/{sim => }/cris/asm/x10-v10.ms | 0 sim/testsuite/{sim => }/cris/asm/x2-v10.ms | 0 sim/testsuite/{sim => }/cris/asm/x2-v32.ms | 0 sim/testsuite/{sim => }/cris/asm/x3-v10.ms | 0 sim/testsuite/{sim => }/cris/asm/x3-v32.ms | 0 sim/testsuite/{sim => }/cris/asm/x4-v32.ms | 0 sim/testsuite/{sim => }/cris/asm/x5-v10.ms | 0 sim/testsuite/{sim => }/cris/asm/x5-v32.ms | 0 sim/testsuite/{sim => }/cris/asm/x6-v10.ms | 0 sim/testsuite/{sim => }/cris/asm/x6-v32.ms | 0 sim/testsuite/{sim => }/cris/asm/x7-v10.ms | 0 sim/testsuite/{sim => }/cris/asm/x7-v32.ms | 0 sim/testsuite/{sim => }/cris/asm/x8-v10.ms | 0 sim/testsuite/{sim => }/cris/asm/x9-v10.ms | 0 sim/testsuite/{sim => }/cris/asm/xor.ms | 0 sim/testsuite/{sim => }/cris/c/access1.c | 0 sim/testsuite/{sim => }/cris/c/append1.c | 0 sim/testsuite/{sim => }/cris/c/badldso1.c | 0 sim/testsuite/{sim => }/cris/c/badldso2.c | 0 sim/testsuite/{sim => }/cris/c/badldso3.c | 0 sim/testsuite/{sim => }/cris/c/c.exp | 0 sim/testsuite/{sim => }/cris/c/clone1.c | 0 sim/testsuite/{sim => }/cris/c/clone2.c | 0 sim/testsuite/{sim => }/cris/c/clone3.c | 0 sim/testsuite/{sim => }/cris/c/clone4.c | 0 sim/testsuite/{sim => }/cris/c/clone5.c | 0 sim/testsuite/{sim => }/cris/c/clone6.c | 0 sim/testsuite/{sim => }/cris/c/ex1.c | 0 sim/testsuite/{sim => }/cris/c/exitg1.c | 0 sim/testsuite/{sim => }/cris/c/exitg2.c | 0 sim/testsuite/{sim => }/cris/c/fcntl1.c | 0 sim/testsuite/{sim => }/cris/c/fcntl2.c | 0 sim/testsuite/{sim => }/cris/c/fdopen1.c | 0 sim/testsuite/{sim => }/cris/c/fdopen2.c | 0 sim/testsuite/{sim => }/cris/c/freopen1.c | 0 sim/testsuite/{sim => }/cris/c/freopen2.c | 0 sim/testsuite/{sim => }/cris/c/ftruncate1.c | 0 sim/testsuite/{sim => }/cris/c/ftruncate2.c | 0 sim/testsuite/{sim => }/cris/c/getcwd1.c | 0 sim/testsuite/{sim => }/cris/c/gettod.c | 0 sim/testsuite/{sim => }/cris/c/hello.c | 0 sim/testsuite/{sim => }/cris/c/helloaout.c | 0 sim/testsuite/{sim => }/cris/c/hellodyn.c | 0 sim/testsuite/{sim => }/cris/c/hellodyn2.c | 0 sim/testsuite/{sim => }/cris/c/hellodyn3.c | 0 sim/testsuite/{sim => }/cris/c/kill1.c | 0 sim/testsuite/{sim => }/cris/c/kill2.c | 0 sim/testsuite/{sim => }/cris/c/kill3.c | 0 sim/testsuite/{sim => }/cris/c/mapbrk.c | 0 sim/testsuite/{sim => }/cris/c/mmap1.c | 0 sim/testsuite/{sim => }/cris/c/mmap2.c | 0 sim/testsuite/{sim => }/cris/c/mmap3.c | 0 sim/testsuite/{sim => }/cris/c/mmap4.c | 0 sim/testsuite/{sim => }/cris/c/mmap5.c | 0 sim/testsuite/{sim => }/cris/c/mmap6.c | 0 sim/testsuite/{sim => }/cris/c/mmap7.c | 0 sim/testsuite/{sim => }/cris/c/mmap8.c | 0 sim/testsuite/{sim => }/cris/c/mprotect1.c | 0 sim/testsuite/{sim => }/cris/c/mprotect2.c | 0 sim/testsuite/{sim => }/cris/c/mremap.c | 0 sim/testsuite/{sim => }/cris/c/openpf1.c | 0 sim/testsuite/{sim => }/cris/c/openpf2.c | 0 sim/testsuite/{sim => }/cris/c/openpf3.c | 0 sim/testsuite/{sim => }/cris/c/openpf4.c | 0 sim/testsuite/{sim => }/cris/c/openpf5.c | 0 sim/testsuite/{sim => }/cris/c/pipe1.c | 0 sim/testsuite/{sim => }/cris/c/pipe2.c | 0 sim/testsuite/{sim => }/cris/c/pipe3.c | 0 sim/testsuite/{sim => }/cris/c/pipe4.c | 0 sim/testsuite/{sim => }/cris/c/pipe5.c | 0 sim/testsuite/{sim => }/cris/c/pipe6.c | 0 sim/testsuite/{sim => }/cris/c/pipe7.c | 0 sim/testsuite/{sim => }/cris/c/readlink1.c | 0 sim/testsuite/{sim => }/cris/c/readlink10.c | 0 sim/testsuite/{sim => }/cris/c/readlink11.c | 0 sim/testsuite/{sim => }/cris/c/readlink2.c | 0 sim/testsuite/{sim => }/cris/c/readlink3.c | 0 sim/testsuite/{sim => }/cris/c/readlink4.c | 0 sim/testsuite/{sim => }/cris/c/readlink5.c | 0 sim/testsuite/{sim => }/cris/c/readlink6.c | 0 sim/testsuite/{sim => }/cris/c/readlink7.c | 0 sim/testsuite/{sim => }/cris/c/readlink8.c | 0 sim/testsuite/{sim => }/cris/c/readlink9.c | 0 sim/testsuite/{sim => }/cris/c/rename2.c | 0 sim/testsuite/{sim => }/cris/c/rtsigprocmask1.c | 0 sim/testsuite/{sim => }/cris/c/rtsigprocmask2.c | 0 sim/testsuite/{sim => }/cris/c/rtsigsuspend1.c | 0 sim/testsuite/{sim => }/cris/c/rtsigsuspend2.c | 0 sim/testsuite/{sim => }/cris/c/sched1.c | 0 sim/testsuite/{sim => }/cris/c/sched2.c | 0 sim/testsuite/{sim => }/cris/c/sched3.c | 0 sim/testsuite/{sim => }/cris/c/sched4.c | 0 sim/testsuite/{sim => }/cris/c/sched5.c | 0 sim/testsuite/{sim => }/cris/c/sched6.c | 0 sim/testsuite/{sim => }/cris/c/sched7.c | 0 sim/testsuite/{sim => }/cris/c/sched8.c | 0 sim/testsuite/{sim => }/cris/c/sched9.c | 0 sim/testsuite/{sim => }/cris/c/seek1.c | 0 sim/testsuite/{sim => }/cris/c/seek2.c | 0 sim/testsuite/{sim => }/cris/c/seek3.c | 0 sim/testsuite/{sim => }/cris/c/seek4.c | 0 sim/testsuite/{sim => }/cris/c/setrlimit1.c | 0 sim/testsuite/{sim => }/cris/c/settls1.c | 0 sim/testsuite/{sim => }/cris/c/sig1.c | 0 sim/testsuite/{sim => }/cris/c/sig10.c | 0 sim/testsuite/{sim => }/cris/c/sig11.c | 0 sim/testsuite/{sim => }/cris/c/sig12.c | 0 sim/testsuite/{sim => }/cris/c/sig13.c | 0 sim/testsuite/{sim => }/cris/c/sig2.c | 0 sim/testsuite/{sim => }/cris/c/sig3.c | 0 sim/testsuite/{sim => }/cris/c/sig4.c | 0 sim/testsuite/{sim => }/cris/c/sig5.c | 0 sim/testsuite/{sim => }/cris/c/sig6.c | 0 sim/testsuite/{sim => }/cris/c/sig7.c | 0 sim/testsuite/{sim => }/cris/c/sig8.c | 0 sim/testsuite/{sim => }/cris/c/sig9.c | 0 sim/testsuite/{sim => }/cris/c/sigreturn1.c | 0 sim/testsuite/{sim => }/cris/c/sigreturn2.c | 0 sim/testsuite/{sim => }/cris/c/sigreturn3.c | 0 sim/testsuite/{sim => }/cris/c/sigreturn4.c | 0 sim/testsuite/{sim => }/cris/c/sjlj.c | 0 sim/testsuite/{sim => }/cris/c/sock1.c | 0 sim/testsuite/{sim => }/cris/c/stat1.c | 0 sim/testsuite/{sim => }/cris/c/stat2.c | 0 sim/testsuite/{sim => }/cris/c/stat3.c | 0 sim/testsuite/{sim => }/cris/c/stat4.c | 0 sim/testsuite/{sim => }/cris/c/stat5.c | 0 sim/testsuite/{sim => }/cris/c/stat7.c | 0 sim/testsuite/{sim => }/cris/c/stat8.c | 0 sim/testsuite/{sim => }/cris/c/syscall1.c | 0 sim/testsuite/{sim => }/cris/c/syscall2.c | 0 sim/testsuite/{sim => }/cris/c/syscall3.c | 0 sim/testsuite/{sim => }/cris/c/syscall4.c | 0 sim/testsuite/{sim => }/cris/c/syscall5.c | 0 sim/testsuite/{sim => }/cris/c/syscall6.c | 0 sim/testsuite/{sim => }/cris/c/syscall7.c | 0 sim/testsuite/{sim => }/cris/c/syscall8.c | 0 sim/testsuite/{sim => }/cris/c/sysctl1.c | 0 sim/testsuite/{sim => }/cris/c/sysctl2.c | 0 sim/testsuite/{sim => }/cris/c/sysctl3.c | 0 sim/testsuite/{sim => }/cris/c/thread2.c | 0 sim/testsuite/{sim => }/cris/c/thread3.c | 0 sim/testsuite/{sim => }/cris/c/thread4.c | 0 sim/testsuite/{sim => }/cris/c/thread5.c | 0 sim/testsuite/{sim => }/cris/c/time1.c | 0 sim/testsuite/{sim => }/cris/c/time2.c | 0 sim/testsuite/{sim => }/cris/c/truncate1.c | 0 sim/testsuite/{sim => }/cris/c/truncate2.c | 0 sim/testsuite/{sim => }/cris/c/ugetrlimit1.c | 0 sim/testsuite/{sim => }/cris/c/uname1.c | 0 sim/testsuite/{sim => }/cris/c/writev1.c | 0 sim/testsuite/{sim => }/cris/c/writev2.c | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/host1.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq1.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq2.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq3.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq4.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq5.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq6.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/mbox1.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/mem1.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/mem2.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/poll1.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/quit.s | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/rvc.exp | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/std.dev | 0 .../{sim => }/cris/hw/rv-n-cris/testutils.inc | 0 .../{sim => }/cris/hw/rv-n-cris/trivial1.ms | 0 .../{sim => }/cris/hw/rv-n-cris/trivial2.ms | 0 .../{sim => }/cris/hw/rv-n-cris/trivial3.ms | 0 .../{sim => }/cris/hw/rv-n-cris/trivial4.ms | 0 .../{sim => }/cris/hw/rv-n-cris/trivial4.r | 0 .../{sim => }/cris/hw/rv-n-cris/trivial5.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/wd1.ms | 0 sim/testsuite/{sim => }/d10v/ChangeLog | 0 sim/testsuite/{sim => }/d10v/allinsn.exp | 0 sim/testsuite/{sim => }/d10v/exit47.s | 0 sim/testsuite/{sim => }/d10v/hello.s | 0 sim/testsuite/{sim => }/d10v/t-ae-ld-d.s | 0 sim/testsuite/{sim => }/d10v/t-ae-ld-i.s | 0 sim/testsuite/{sim => }/d10v/t-ae-ld-id.s | 0 sim/testsuite/{sim => }/d10v/t-ae-ld-im.s | 0 sim/testsuite/{sim => }/d10v/t-ae-ld-ip.s | 0 sim/testsuite/{sim => }/d10v/t-ae-ld2w-d.s | 0 sim/testsuite/{sim => }/d10v/t-ae-ld2w-i.s | 0 sim/testsuite/{sim => }/d10v/t-ae-ld2w-id.s | 0 sim/testsuite/{sim => }/d10v/t-ae-ld2w-im.s | 0 sim/testsuite/{sim => }/d10v/t-ae-ld2w-ip.s | 0 sim/testsuite/{sim => }/d10v/t-ae-st-d.s | 0 sim/testsuite/{sim => }/d10v/t-ae-st-i.s | 0 sim/testsuite/{sim => }/d10v/t-ae-st-id.s | 0 sim/testsuite/{sim => }/d10v/t-ae-st-im.s | 0 sim/testsuite/{sim => }/d10v/t-ae-st-ip.s | 0 sim/testsuite/{sim => }/d10v/t-ae-st-is.s | 0 sim/testsuite/{sim => }/d10v/t-ae-st2w-d.s | 0 sim/testsuite/{sim => }/d10v/t-ae-st2w-i.s | 0 sim/testsuite/{sim => }/d10v/t-ae-st2w-id.s | 0 sim/testsuite/{sim => }/d10v/t-ae-st2w-im.s | 0 sim/testsuite/{sim => }/d10v/t-ae-st2w-ip.s | 0 sim/testsuite/{sim => }/d10v/t-ae-st2w-is.s | 0 sim/testsuite/{sim => }/d10v/t-dbt.s | 0 sim/testsuite/{sim => }/d10v/t-ld-st.s | 0 sim/testsuite/{sim => }/d10v/t-mac.s | 0 sim/testsuite/{sim => }/d10v/t-macros.i | 0 sim/testsuite/{sim => }/d10v/t-mod-ld-pre.s | 0 sim/testsuite/{sim => }/d10v/t-msbu.s | 0 sim/testsuite/{sim => }/d10v/t-mulxu.s | 0 sim/testsuite/{sim => }/d10v/t-mvtac.s | 0 sim/testsuite/{sim => }/d10v/t-mvtc.s | 0 sim/testsuite/{sim => }/d10v/t-rac.s | 0 sim/testsuite/{sim => }/d10v/t-rachi.s | 0 sim/testsuite/{sim => }/d10v/t-rdt.s | 0 sim/testsuite/{sim => }/d10v/t-rep.s | 0 sim/testsuite/{sim => }/d10v/t-rie-xx.s | 0 sim/testsuite/{sim => }/d10v/t-rte.s | 0 sim/testsuite/{sim => }/d10v/t-sac.s | 0 sim/testsuite/{sim => }/d10v/t-sachi.s | 0 sim/testsuite/{sim => }/d10v/t-sadd.s | 0 sim/testsuite/{sim => }/d10v/t-slae.s | 0 sim/testsuite/{sim => }/d10v/t-sp.s | 0 sim/testsuite/{sim => }/d10v/t-sub.s | 0 sim/testsuite/{sim => }/d10v/t-sub2w.s | 0 sim/testsuite/{sim => }/d10v/t-subi.s | 0 sim/testsuite/{sim => }/d10v/t-trap.s | 0 sim/testsuite/{sim => }/frv/ChangeLog | 0 sim/testsuite/{sim => }/frv/add.cgs | 0 sim/testsuite/{sim => }/frv/add.pcgs | 0 sim/testsuite/{sim => }/frv/addcc.cgs | 0 sim/testsuite/{sim => }/frv/addi.cgs | 0 sim/testsuite/{sim => }/frv/addicc.cgs | 0 sim/testsuite/{sim => }/frv/addx.cgs | 0 sim/testsuite/{sim => }/frv/addxcc.cgs | 0 sim/testsuite/{sim => }/frv/addxi.cgs | 0 sim/testsuite/{sim => }/frv/addxicc.cgs | 0 sim/testsuite/{sim => }/frv/allinsn.exp | 0 sim/testsuite/{sim => }/frv/and.cgs | 0 sim/testsuite/{sim => }/frv/andcc.cgs | 0 sim/testsuite/{sim => }/frv/andcr.cgs | 0 sim/testsuite/{sim => }/frv/andi.cgs | 0 sim/testsuite/{sim => }/frv/andicc.cgs | 0 sim/testsuite/{sim => }/frv/andncr.cgs | 0 sim/testsuite/{sim => }/frv/bar.cgs | 0 sim/testsuite/{sim => }/frv/bc.cgs | 0 sim/testsuite/{sim => }/frv/bcclr.cgs | 0 sim/testsuite/{sim => }/frv/bceqlr.cgs | 0 sim/testsuite/{sim => }/frv/bcgelr.cgs | 0 sim/testsuite/{sim => }/frv/bcgtlr.cgs | 0 sim/testsuite/{sim => }/frv/bchilr.cgs | 0 sim/testsuite/{sim => }/frv/bclelr.cgs | 0 sim/testsuite/{sim => }/frv/bclr.cgs | 0 sim/testsuite/{sim => }/frv/bclslr.cgs | 0 sim/testsuite/{sim => }/frv/bcltlr.cgs | 0 sim/testsuite/{sim => }/frv/bcnclr.cgs | 0 sim/testsuite/{sim => }/frv/bcnelr.cgs | 0 sim/testsuite/{sim => }/frv/bcnlr.cgs | 0 sim/testsuite/{sim => }/frv/bcnolr.cgs | 0 sim/testsuite/{sim => }/frv/bcnvlr.cgs | 0 sim/testsuite/{sim => }/frv/bcplr.cgs | 0 sim/testsuite/{sim => }/frv/bcralr.cgs | 0 sim/testsuite/{sim => }/frv/bctrlr.cgs | 0 sim/testsuite/{sim => }/frv/bcvlr.cgs | 0 sim/testsuite/{sim => }/frv/beq.cgs | 0 sim/testsuite/{sim => }/frv/beqlr.cgs | 0 sim/testsuite/{sim => }/frv/bge.cgs | 0 sim/testsuite/{sim => }/frv/bgelr.cgs | 0 sim/testsuite/{sim => }/frv/bgt.cgs | 0 sim/testsuite/{sim => }/frv/bgtlr.cgs | 0 sim/testsuite/{sim => }/frv/bhi.cgs | 0 sim/testsuite/{sim => }/frv/bhilr.cgs | 0 sim/testsuite/{sim => }/frv/ble.cgs | 0 sim/testsuite/{sim => }/frv/blelr.cgs | 0 sim/testsuite/{sim => }/frv/bls.cgs | 0 sim/testsuite/{sim => }/frv/blslr.cgs | 0 sim/testsuite/{sim => }/frv/blt.cgs | 0 sim/testsuite/{sim => }/frv/bltlr.cgs | 0 sim/testsuite/{sim => }/frv/bn.cgs | 0 sim/testsuite/{sim => }/frv/bnc.cgs | 0 sim/testsuite/{sim => }/frv/bnclr.cgs | 0 sim/testsuite/{sim => }/frv/bne.cgs | 0 sim/testsuite/{sim => }/frv/bnelr.cgs | 0 sim/testsuite/{sim => }/frv/bnlr.cgs | 0 sim/testsuite/{sim => }/frv/bno.cgs | 0 sim/testsuite/{sim => }/frv/bnolr.cgs | 0 sim/testsuite/{sim => }/frv/bnv.cgs | 0 sim/testsuite/{sim => }/frv/bnvlr.cgs | 0 sim/testsuite/{sim => }/frv/bp.cgs | 0 sim/testsuite/{sim => }/frv/bplr.cgs | 0 sim/testsuite/{sim => }/frv/bra.cgs | 0 sim/testsuite/{sim => }/frv/bralr.cgs | 0 sim/testsuite/{sim => }/frv/branch.pcgs | 0 sim/testsuite/{sim => }/frv/break.cgs | 0 sim/testsuite/{sim => }/frv/bv.cgs | 0 sim/testsuite/{sim => }/frv/bvlr.cgs | 0 sim/testsuite/{sim => }/frv/cache.ms | 0 sim/testsuite/{sim => }/frv/cadd.cgs | 0 sim/testsuite/{sim => }/frv/caddcc.cgs | 0 sim/testsuite/{sim => }/frv/call.cgs | 0 sim/testsuite/{sim => }/frv/call.pcgs | 0 sim/testsuite/{sim => }/frv/callil.cgs | 0 sim/testsuite/{sim => }/frv/calll.cgs | 0 sim/testsuite/{sim => }/frv/cand.cgs | 0 sim/testsuite/{sim => }/frv/candcc.cgs | 0 sim/testsuite/{sim => }/frv/ccalll.cgs | 0 sim/testsuite/{sim => }/frv/cckc.cgs | 0 sim/testsuite/{sim => }/frv/cckeq.cgs | 0 sim/testsuite/{sim => }/frv/cckge.cgs | 0 sim/testsuite/{sim => }/frv/cckgt.cgs | 0 sim/testsuite/{sim => }/frv/cckhi.cgs | 0 sim/testsuite/{sim => }/frv/cckle.cgs | 0 sim/testsuite/{sim => }/frv/cckls.cgs | 0 sim/testsuite/{sim => }/frv/ccklt.cgs | 0 sim/testsuite/{sim => }/frv/cckn.cgs | 0 sim/testsuite/{sim => }/frv/ccknc.cgs | 0 sim/testsuite/{sim => }/frv/cckne.cgs | 0 sim/testsuite/{sim => }/frv/cckno.cgs | 0 sim/testsuite/{sim => }/frv/ccknv.cgs | 0 sim/testsuite/{sim => }/frv/cckp.cgs | 0 sim/testsuite/{sim => }/frv/cckra.cgs | 0 sim/testsuite/{sim => }/frv/cckv.cgs | 0 sim/testsuite/{sim => }/frv/ccmp.cgs | 0 sim/testsuite/{sim => }/frv/cfabss.cgs | 0 sim/testsuite/{sim => }/frv/cfadds.cgs | 0 sim/testsuite/{sim => }/frv/cfckeq.cgs | 0 sim/testsuite/{sim => }/frv/cfckge.cgs | 0 sim/testsuite/{sim => }/frv/cfckgt.cgs | 0 sim/testsuite/{sim => }/frv/cfckle.cgs | 0 sim/testsuite/{sim => }/frv/cfcklg.cgs | 0 sim/testsuite/{sim => }/frv/cfcklt.cgs | 0 sim/testsuite/{sim => }/frv/cfckne.cgs | 0 sim/testsuite/{sim => }/frv/cfckno.cgs | 0 sim/testsuite/{sim => }/frv/cfcko.cgs | 0 sim/testsuite/{sim => }/frv/cfckra.cgs | 0 sim/testsuite/{sim => }/frv/cfcku.cgs | 0 sim/testsuite/{sim => }/frv/cfckue.cgs | 0 sim/testsuite/{sim => }/frv/cfckug.cgs | 0 sim/testsuite/{sim => }/frv/cfckuge.cgs | 0 sim/testsuite/{sim => }/frv/cfckul.cgs | 0 sim/testsuite/{sim => }/frv/cfckule.cgs | 0 sim/testsuite/{sim => }/frv/cfcmps.cgs | 0 sim/testsuite/{sim => }/frv/cfdivs.cgs | 0 sim/testsuite/{sim => }/frv/cfitos.cgs | 0 sim/testsuite/{sim => }/frv/cfmadds.cgs | 0 sim/testsuite/{sim => }/frv/cfmas.cgs | 0 sim/testsuite/{sim => }/frv/cfmovs.cgs | 0 sim/testsuite/{sim => }/frv/cfmss.cgs | 0 sim/testsuite/{sim => }/frv/cfmsubs.cgs | 0 sim/testsuite/{sim => }/frv/cfmuls.cgs | 0 sim/testsuite/{sim => }/frv/cfnegs.cgs | 0 sim/testsuite/{sim => }/frv/cfsqrts.cgs | 0 sim/testsuite/{sim => }/frv/cfstoi.cgs | 0 sim/testsuite/{sim => }/frv/cfsubs.cgs | 0 sim/testsuite/{sim => }/frv/cjmpl.cgs | 0 sim/testsuite/{sim => }/frv/ckc.cgs | 0 sim/testsuite/{sim => }/frv/ckeq.cgs | 0 sim/testsuite/{sim => }/frv/ckge.cgs | 0 sim/testsuite/{sim => }/frv/ckgt.cgs | 0 sim/testsuite/{sim => }/frv/ckhi.cgs | 0 sim/testsuite/{sim => }/frv/ckle.cgs | 0 sim/testsuite/{sim => }/frv/ckls.cgs | 0 sim/testsuite/{sim => }/frv/cklt.cgs | 0 sim/testsuite/{sim => }/frv/ckn.cgs | 0 sim/testsuite/{sim => }/frv/cknc.cgs | 0 sim/testsuite/{sim => }/frv/ckne.cgs | 0 sim/testsuite/{sim => }/frv/ckno.cgs | 0 sim/testsuite/{sim => }/frv/cknv.cgs | 0 sim/testsuite/{sim => }/frv/ckp.cgs | 0 sim/testsuite/{sim => }/frv/ckra.cgs | 0 sim/testsuite/{sim => }/frv/ckv.cgs | 0 sim/testsuite/{sim => }/frv/cld.cgs | 0 sim/testsuite/{sim => }/frv/cldbf.cgs | 0 sim/testsuite/{sim => }/frv/cldbfu.cgs | 0 sim/testsuite/{sim => }/frv/cldd.cgs | 0 sim/testsuite/{sim => }/frv/clddf.cgs | 0 sim/testsuite/{sim => }/frv/clddfu.cgs | 0 sim/testsuite/{sim => }/frv/clddu.cgs | 0 sim/testsuite/{sim => }/frv/cldf.cgs | 0 sim/testsuite/{sim => }/frv/cldfu.cgs | 0 sim/testsuite/{sim => }/frv/cldhf.cgs | 0 sim/testsuite/{sim => }/frv/cldhfu.cgs | 0 sim/testsuite/{sim => }/frv/cldq.cgs | 0 sim/testsuite/{sim => }/frv/cldqu.cgs | 0 sim/testsuite/{sim => }/frv/cldsb.cgs | 0 sim/testsuite/{sim => }/frv/cldsbu.cgs | 0 sim/testsuite/{sim => }/frv/cldsh.cgs | 0 sim/testsuite/{sim => }/frv/cldshu.cgs | 0 sim/testsuite/{sim => }/frv/cldu.cgs | 0 sim/testsuite/{sim => }/frv/cldub.cgs | 0 sim/testsuite/{sim => }/frv/cldubu.cgs | 0 sim/testsuite/{sim => }/frv/clduh.cgs | 0 sim/testsuite/{sim => }/frv/clduhu.cgs | 0 sim/testsuite/{sim => }/frv/clrfa.cgs | 0 sim/testsuite/{sim => }/frv/clrfr.cgs | 0 sim/testsuite/{sim => }/frv/clrga.cgs | 0 sim/testsuite/{sim => }/frv/clrgr.cgs | 0 sim/testsuite/{sim => }/frv/cmaddhss.cgs | 0 sim/testsuite/{sim => }/frv/cmaddhus.cgs | 0 sim/testsuite/{sim => }/frv/cmand.cgs | 0 sim/testsuite/{sim => }/frv/cmbtoh.cgs | 0 sim/testsuite/{sim => }/frv/cmbtohe.cgs | 0 sim/testsuite/{sim => }/frv/cmcpxis.cgs | 0 sim/testsuite/{sim => }/frv/cmcpxiu.cgs | 0 sim/testsuite/{sim => }/frv/cmcpxrs.cgs | 0 sim/testsuite/{sim => }/frv/cmcpxru.cgs | 0 sim/testsuite/{sim => }/frv/cmexpdhd.cgs | 0 sim/testsuite/{sim => }/frv/cmexpdhw.cgs | 0 sim/testsuite/{sim => }/frv/cmhtob.cgs | 0 sim/testsuite/{sim => }/frv/cmmachs.cgs | 0 sim/testsuite/{sim => }/frv/cmmachu.cgs | 0 sim/testsuite/{sim => }/frv/cmmulhs.cgs | 0 sim/testsuite/{sim => }/frv/cmmulhu.cgs | 0 sim/testsuite/{sim => }/frv/cmnot.cgs | 0 sim/testsuite/{sim => }/frv/cmor.cgs | 0 sim/testsuite/{sim => }/frv/cmov.cgs | 0 sim/testsuite/{sim => }/frv/cmovfg.cgs | 0 sim/testsuite/{sim => }/frv/cmovfgd.cgs | 0 sim/testsuite/{sim => }/frv/cmovgf.cgs | 0 sim/testsuite/{sim => }/frv/cmovgfd.cgs | 0 sim/testsuite/{sim => }/frv/cmp.cgs | 0 sim/testsuite/{sim => }/frv/cmpb.cgs | 0 sim/testsuite/{sim => }/frv/cmpba.cgs | 0 sim/testsuite/{sim => }/frv/cmpi.cgs | 0 sim/testsuite/{sim => }/frv/cmqmachs.cgs | 0 sim/testsuite/{sim => }/frv/cmqmachu.cgs | 0 sim/testsuite/{sim => }/frv/cmqmulhs.cgs | 0 sim/testsuite/{sim => }/frv/cmqmulhu.cgs | 0 sim/testsuite/{sim => }/frv/cmsubhss.cgs | 0 sim/testsuite/{sim => }/frv/cmsubhus.cgs | 0 sim/testsuite/{sim => }/frv/cmxor.cgs | 0 sim/testsuite/{sim => }/frv/cnot.cgs | 0 sim/testsuite/{sim => }/frv/commitfa.cgs | 0 sim/testsuite/{sim => }/frv/commitfr.cgs | 0 sim/testsuite/{sim => }/frv/commitga.cgs | 0 sim/testsuite/{sim => }/frv/commitgr.cgs | 0 sim/testsuite/{sim => }/frv/cop1.cgs | 0 sim/testsuite/{sim => }/frv/cop2.cgs | 0 sim/testsuite/{sim => }/frv/cor.cgs | 0 sim/testsuite/{sim => }/frv/corcc.cgs | 0 sim/testsuite/{sim => }/frv/cscan.cgs | 0 sim/testsuite/{sim => }/frv/csdiv.cgs | 0 sim/testsuite/{sim => }/frv/csll.cgs | 0 sim/testsuite/{sim => }/frv/csllcc.cgs | 0 sim/testsuite/{sim => }/frv/csmul.cgs | 0 sim/testsuite/{sim => }/frv/csmulcc.cgs | 0 sim/testsuite/{sim => }/frv/csra.cgs | 0 sim/testsuite/{sim => }/frv/csracc.cgs | 0 sim/testsuite/{sim => }/frv/csrl.cgs | 0 sim/testsuite/{sim => }/frv/csrlcc.cgs | 0 sim/testsuite/{sim => }/frv/cst.cgs | 0 sim/testsuite/{sim => }/frv/cstb.cgs | 0 sim/testsuite/{sim => }/frv/cstbf.cgs | 0 sim/testsuite/{sim => }/frv/cstbfu.cgs | 0 sim/testsuite/{sim => }/frv/cstbu.cgs | 0 sim/testsuite/{sim => }/frv/cstd.cgs | 0 sim/testsuite/{sim => }/frv/cstdf.cgs | 0 sim/testsuite/{sim => }/frv/cstdfu.cgs | 0 sim/testsuite/{sim => }/frv/cstdu.cgs | 0 sim/testsuite/{sim => }/frv/cstf.cgs | 0 sim/testsuite/{sim => }/frv/cstfu.cgs | 0 sim/testsuite/{sim => }/frv/csth.cgs | 0 sim/testsuite/{sim => }/frv/csthf.cgs | 0 sim/testsuite/{sim => }/frv/csthfu.cgs | 0 sim/testsuite/{sim => }/frv/csthu.cgs | 0 sim/testsuite/{sim => }/frv/cstq.cgs | 0 sim/testsuite/{sim => }/frv/cstu.cgs | 0 sim/testsuite/{sim => }/frv/csub.cgs | 0 sim/testsuite/{sim => }/frv/csubcc.cgs | 0 sim/testsuite/{sim => }/frv/cswap.cgs | 0 sim/testsuite/{sim => }/frv/cudiv.cgs | 0 sim/testsuite/{sim => }/frv/cxor.cgs | 0 sim/testsuite/{sim => }/frv/cxorcc.cgs | 0 sim/testsuite/{sim => }/frv/dcef.cgs | 0 sim/testsuite/{sim => }/frv/dcei.cgs | 0 sim/testsuite/{sim => }/frv/dcf.cgs | 0 sim/testsuite/{sim => }/frv/dci.cgs | 0 sim/testsuite/{sim => }/frv/exit47.ms | 0 sim/testsuite/{sim => }/frv/fabsd.cgs | 0 sim/testsuite/{sim => }/frv/fabss.cgs | 0 sim/testsuite/{sim => }/frv/faddd.cgs | 0 sim/testsuite/{sim => }/frv/fadds.cgs | 0 sim/testsuite/{sim => }/frv/fbeq.cgs | 0 sim/testsuite/{sim => }/frv/fbeqlr.cgs | 0 sim/testsuite/{sim => }/frv/fbge.cgs | 0 sim/testsuite/{sim => }/frv/fbgelr.cgs | 0 sim/testsuite/{sim => }/frv/fbgt.cgs | 0 sim/testsuite/{sim => }/frv/fbgtlr.cgs | 0 sim/testsuite/{sim => }/frv/fble.cgs | 0 sim/testsuite/{sim => }/frv/fblelr.cgs | 0 sim/testsuite/{sim => }/frv/fblg.cgs | 0 sim/testsuite/{sim => }/frv/fblglr.cgs | 0 sim/testsuite/{sim => }/frv/fblt.cgs | 0 sim/testsuite/{sim => }/frv/fbltlr.cgs | 0 sim/testsuite/{sim => }/frv/fbne.cgs | 0 sim/testsuite/{sim => }/frv/fbnelr.cgs | 0 sim/testsuite/{sim => }/frv/fbno.cgs | 0 sim/testsuite/{sim => }/frv/fbnolr.cgs | 0 sim/testsuite/{sim => }/frv/fbo.cgs | 0 sim/testsuite/{sim => }/frv/fbolr.cgs | 0 sim/testsuite/{sim => }/frv/fbra.cgs | 0 sim/testsuite/{sim => }/frv/fbralr.cgs | 0 sim/testsuite/{sim => }/frv/fbu.cgs | 0 sim/testsuite/{sim => }/frv/fbue.cgs | 0 sim/testsuite/{sim => }/frv/fbuelr.cgs | 0 sim/testsuite/{sim => }/frv/fbug.cgs | 0 sim/testsuite/{sim => }/frv/fbuge.cgs | 0 sim/testsuite/{sim => }/frv/fbugelr.cgs | 0 sim/testsuite/{sim => }/frv/fbuglr.cgs | 0 sim/testsuite/{sim => }/frv/fbul.cgs | 0 sim/testsuite/{sim => }/frv/fbule.cgs | 0 sim/testsuite/{sim => }/frv/fbulelr.cgs | 0 sim/testsuite/{sim => }/frv/fbullr.cgs | 0 sim/testsuite/{sim => }/frv/fbulr.cgs | 0 sim/testsuite/{sim => }/frv/fcbeqlr.cgs | 0 sim/testsuite/{sim => }/frv/fcbgelr.cgs | 0 sim/testsuite/{sim => }/frv/fcbgtlr.cgs | 0 sim/testsuite/{sim => }/frv/fcblelr.cgs | 0 sim/testsuite/{sim => }/frv/fcblglr.cgs | 0 sim/testsuite/{sim => }/frv/fcbltlr.cgs | 0 sim/testsuite/{sim => }/frv/fcbnelr.cgs | 0 sim/testsuite/{sim => }/frv/fcbnolr.cgs | 0 sim/testsuite/{sim => }/frv/fcbolr.cgs | 0 sim/testsuite/{sim => }/frv/fcbralr.cgs | 0 sim/testsuite/{sim => }/frv/fcbuelr.cgs | 0 sim/testsuite/{sim => }/frv/fcbugelr.cgs | 0 sim/testsuite/{sim => }/frv/fcbuglr.cgs | 0 sim/testsuite/{sim => }/frv/fcbulelr.cgs | 0 sim/testsuite/{sim => }/frv/fcbullr.cgs | 0 sim/testsuite/{sim => }/frv/fcbulr.cgs | 0 sim/testsuite/{sim => }/frv/fckeq.cgs | 0 sim/testsuite/{sim => }/frv/fckge.cgs | 0 sim/testsuite/{sim => }/frv/fckgt.cgs | 0 sim/testsuite/{sim => }/frv/fckle.cgs | 0 sim/testsuite/{sim => }/frv/fcklg.cgs | 0 sim/testsuite/{sim => }/frv/fcklt.cgs | 0 sim/testsuite/{sim => }/frv/fckne.cgs | 0 sim/testsuite/{sim => }/frv/fckno.cgs | 0 sim/testsuite/{sim => }/frv/fcko.cgs | 0 sim/testsuite/{sim => }/frv/fckra.cgs | 0 sim/testsuite/{sim => }/frv/fcku.cgs | 0 sim/testsuite/{sim => }/frv/fckue.cgs | 0 sim/testsuite/{sim => }/frv/fckug.cgs | 0 sim/testsuite/{sim => }/frv/fckuge.cgs | 0 sim/testsuite/{sim => }/frv/fckul.cgs | 0 sim/testsuite/{sim => }/frv/fckule.cgs | 0 sim/testsuite/{sim => }/frv/fcmpd.cgs | 0 sim/testsuite/{sim => }/frv/fcmps.cgs | 0 sim/testsuite/{sim => }/frv/fdabss.cgs | 0 sim/testsuite/{sim => }/frv/fdadds.cgs | 0 sim/testsuite/{sim => }/frv/fdcmps.cgs | 0 sim/testsuite/{sim => }/frv/fddivs.cgs | 0 sim/testsuite/{sim => }/frv/fditos.cgs | 0 sim/testsuite/{sim => }/frv/fdivd.cgs | 0 sim/testsuite/{sim => }/frv/fdivs.cgs | 0 sim/testsuite/{sim => }/frv/fdmadds.cgs | 0 sim/testsuite/{sim => }/frv/fdmas.cgs | 0 sim/testsuite/{sim => }/frv/fdmovs.cgs | 0 sim/testsuite/{sim => }/frv/fdmss.cgs | 0 sim/testsuite/{sim => }/frv/fdmulcs.cgs | 0 sim/testsuite/{sim => }/frv/fdmuls.cgs | 0 sim/testsuite/{sim => }/frv/fdnegs.cgs | 0 sim/testsuite/{sim => }/frv/fdsads.cgs | 0 sim/testsuite/{sim => }/frv/fdsqrts.cgs | 0 sim/testsuite/{sim => }/frv/fdstoi.cgs | 0 sim/testsuite/{sim => }/frv/fdsubs.cgs | 0 sim/testsuite/{sim => }/frv/fdtoi.cgs | 0 sim/testsuite/{sim => }/frv/fitod.cgs | 0 sim/testsuite/{sim => }/frv/fitos.cgs | 0 sim/testsuite/{sim => }/frv/fmad.cgs | 0 sim/testsuite/{sim => }/frv/fmaddd.cgs | 0 sim/testsuite/{sim => }/frv/fmadds.cgs | 0 sim/testsuite/{sim => }/frv/fmas.cgs | 0 sim/testsuite/{sim => }/frv/fmovd.cgs | 0 sim/testsuite/{sim => }/frv/fmovs.cgs | 0 sim/testsuite/{sim => }/frv/fmsd.cgs | 0 sim/testsuite/{sim => }/frv/fmss.cgs | 0 sim/testsuite/{sim => }/frv/fmsubd.cgs | 0 sim/testsuite/{sim => }/frv/fmsubs.cgs | 0 sim/testsuite/{sim => }/frv/fmuld.cgs | 0 sim/testsuite/{sim => }/frv/fmuls.cgs | 0 sim/testsuite/{sim => }/frv/fnegd.cgs | 0 sim/testsuite/{sim => }/frv/fnegs.cgs | 0 sim/testsuite/{sim => }/frv/fnop.cgs | 0 sim/testsuite/{sim => }/frv/fr400/addss.cgs | 0 sim/testsuite/{sim => }/frv/fr400/allinsn.exp | 0 sim/testsuite/{sim => }/frv/fr400/csdiv.cgs | 0 sim/testsuite/{sim => }/frv/fr400/maddaccs.cgs | 0 sim/testsuite/{sim => }/frv/fr400/masaccs.cgs | 0 sim/testsuite/{sim => }/frv/fr400/maveh.cgs | 0 sim/testsuite/{sim => }/frv/fr400/mclracc.cgs | 0 sim/testsuite/{sim => }/frv/fr400/mhdseth.cgs | 0 sim/testsuite/{sim => }/frv/fr400/mhdsets.cgs | 0 sim/testsuite/{sim => }/frv/fr400/mhsethih.cgs | 0 sim/testsuite/{sim => }/frv/fr400/mhsethis.cgs | 0 sim/testsuite/{sim => }/frv/fr400/mhsetloh.cgs | 0 sim/testsuite/{sim => }/frv/fr400/mhsetlos.cgs | 0 sim/testsuite/{sim => }/frv/fr400/movgs.cgs | 0 sim/testsuite/{sim => }/frv/fr400/movsg.cgs | 0 sim/testsuite/{sim => }/frv/fr400/msubaccs.cgs | 0 sim/testsuite/{sim => }/frv/fr400/scutss.cgs | 0 sim/testsuite/{sim => }/frv/fr400/sdiv.cgs | 0 sim/testsuite/{sim => }/frv/fr400/sdivi.cgs | 0 sim/testsuite/{sim => }/frv/fr400/slass.cgs | 0 sim/testsuite/{sim => }/frv/fr400/smass.cgs | 0 sim/testsuite/{sim => }/frv/fr400/smsss.cgs | 0 sim/testsuite/{sim => }/frv/fr400/smu.cgs | 0 sim/testsuite/{sim => }/frv/fr400/subss.cgs | 0 sim/testsuite/{sim => }/frv/fr400/udiv.cgs | 0 sim/testsuite/{sim => }/frv/fr400/udivi.cgs | 0 sim/testsuite/{sim => }/frv/fr500/allinsn.exp | 0 sim/testsuite/{sim => }/frv/fr500/cmqaddhss.cgs | 0 sim/testsuite/{sim => }/frv/fr500/cmqaddhus.cgs | 0 sim/testsuite/{sim => }/frv/fr500/cmqsubhss.cgs | 0 sim/testsuite/{sim => }/frv/fr500/cmqsubhus.cgs | 0 sim/testsuite/{sim => }/frv/fr500/dcpl.cgs | 0 sim/testsuite/{sim => }/frv/fr500/dcul.cgs | 0 sim/testsuite/{sim => }/frv/fr500/mclracc.cgs | 0 sim/testsuite/{sim => }/frv/fr500/mqaddhss.cgs | 0 sim/testsuite/{sim => }/frv/fr500/mqaddhus.cgs | 0 sim/testsuite/{sim => }/frv/fr500/mqsubhss.cgs | 0 sim/testsuite/{sim => }/frv/fr500/mqsubhus.cgs | 0 sim/testsuite/{sim => }/frv/fr550/allinsn.exp | 0 sim/testsuite/{sim => }/frv/fr550/cmaddhss.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmaddhus.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmcpxiu.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmcpxru.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmmachs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmmachu.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmqaddhss.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmqaddhus.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmqmachs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmqmachu.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmqsubhss.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmqsubhus.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmsubhss.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmsubhus.cgs | 0 sim/testsuite/{sim => }/frv/fr550/dcpl.cgs | 0 sim/testsuite/{sim => }/frv/fr550/dcul.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mabshs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/maddaccs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/maddhss.cgs | 0 sim/testsuite/{sim => }/frv/fr550/maddhus.cgs | 0 sim/testsuite/{sim => }/frv/fr550/masaccs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mdaddaccs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mdasaccs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mdsubaccs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mmachs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mmachu.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mmrdhs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mmrdhu.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mqaddhss.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mqaddhus.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mqmachs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mqmachu.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mqmacxhs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mqsubhss.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mqsubhus.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mqxmachs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mqxmacxhs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/msubaccs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/msubhss.cgs | 0 sim/testsuite/{sim => }/frv/fr550/msubhus.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mtrap.cgs | 0 sim/testsuite/{sim => }/frv/fr550/udiv.cgs | 0 sim/testsuite/{sim => }/frv/fr550/udivi.cgs | 0 sim/testsuite/{sim => }/frv/fsqrtd.cgs | 0 sim/testsuite/{sim => }/frv/fsqrts.cgs | 0 sim/testsuite/{sim => }/frv/fstoi.cgs | 0 sim/testsuite/{sim => }/frv/fsubd.cgs | 0 sim/testsuite/{sim => }/frv/fsubs.cgs | 0 sim/testsuite/{sim => }/frv/fteq.cgs | 0 sim/testsuite/{sim => }/frv/ftge.cgs | 0 sim/testsuite/{sim => }/frv/ftgt.cgs | 0 sim/testsuite/{sim => }/frv/ftieq.cgs | 0 sim/testsuite/{sim => }/frv/ftige.cgs | 0 sim/testsuite/{sim => }/frv/ftigt.cgs | 0 sim/testsuite/{sim => }/frv/ftile.cgs | 0 sim/testsuite/{sim => }/frv/ftilg.cgs | 0 sim/testsuite/{sim => }/frv/ftilt.cgs | 0 sim/testsuite/{sim => }/frv/ftine.cgs | 0 sim/testsuite/{sim => }/frv/ftino.cgs | 0 sim/testsuite/{sim => }/frv/ftio.cgs | 0 sim/testsuite/{sim => }/frv/ftira.cgs | 0 sim/testsuite/{sim => }/frv/ftiu.cgs | 0 sim/testsuite/{sim => }/frv/ftiue.cgs | 0 sim/testsuite/{sim => }/frv/ftiug.cgs | 0 sim/testsuite/{sim => }/frv/ftiuge.cgs | 0 sim/testsuite/{sim => }/frv/ftiul.cgs | 0 sim/testsuite/{sim => }/frv/ftle.cgs | 0 sim/testsuite/{sim => }/frv/ftlg.cgs | 0 sim/testsuite/{sim => }/frv/ftlt.cgs | 0 sim/testsuite/{sim => }/frv/ftne.cgs | 0 sim/testsuite/{sim => }/frv/ftno.cgs | 0 sim/testsuite/{sim => }/frv/fto.cgs | 0 sim/testsuite/{sim => }/frv/ftra.cgs | 0 sim/testsuite/{sim => }/frv/ftu.cgs | 0 sim/testsuite/{sim => }/frv/ftue.cgs | 0 sim/testsuite/{sim => }/frv/ftug.cgs | 0 sim/testsuite/{sim => }/frv/ftuge.cgs | 0 sim/testsuite/{sim => }/frv/ftul.cgs | 0 sim/testsuite/{sim => }/frv/ftule.cgs | 0 sim/testsuite/{sim => }/frv/grloop.ms | 0 sim/testsuite/{sim => }/frv/hello.ms | 0 sim/testsuite/{sim => }/frv/icei.cgs | 0 sim/testsuite/{sim => }/frv/ici.cgs | 0 sim/testsuite/{sim => }/frv/icpl.cgs | 0 sim/testsuite/{sim => }/frv/icul.cgs | 0 sim/testsuite/{sim => }/frv/interrupts.exp | 0 .../{sim => }/frv/interrupts/Ipipe-fr400.cgs | 0 .../{sim => }/frv/interrupts/Ipipe-fr500.cgs | 0 .../{sim => }/frv/interrupts/badalign-fr550.cgs | 0 .../{sim => }/frv/interrupts/badalign.cgs | 0 .../{sim => }/frv/interrupts/compound-fr550.cgs | 0 .../{sim => }/frv/interrupts/compound.cgs | 0 .../frv/interrupts/data_store_error-fr550.cgs | 0 .../{sim => }/frv/interrupts/data_store_error.cgs | 0 .../frv/interrupts/fp_exception-fr550.cgs | 0 .../{sim => }/frv/interrupts/fp_exception.cgs | 0 sim/testsuite/{sim => }/frv/interrupts/illinsn.cgs | 0 .../frv/interrupts/insn_access_error-fr550.cgs | 0 .../{sim => }/frv/interrupts/insn_access_error.cgs | 0 .../{sim => }/frv/interrupts/mp_exception.cgs | 0 .../frv/interrupts/privileged_instruction.cgs | 0 .../{sim => }/frv/interrupts/regalign.cgs | 0 sim/testsuite/{sim => }/frv/interrupts/reset.cgs | 0 .../{sim => }/frv/interrupts/shadow_regs.cgs | 0 sim/testsuite/{sim => }/frv/interrupts/timer.cgs | 0 sim/testsuite/{sim => }/frv/jmpil.cgs | 0 sim/testsuite/{sim => }/frv/jmpl.cgs | 0 sim/testsuite/{sim => }/frv/jmpl.pcgs | 0 sim/testsuite/{sim => }/frv/ld.cgs | 0 sim/testsuite/{sim => }/frv/ldbf.cgs | 0 sim/testsuite/{sim => }/frv/ldbfi.cgs | 0 sim/testsuite/{sim => }/frv/ldbfu.cgs | 0 sim/testsuite/{sim => }/frv/ldc.cgs | 0 sim/testsuite/{sim => }/frv/ldcu.cgs | 0 sim/testsuite/{sim => }/frv/ldd.cgs | 0 sim/testsuite/{sim => }/frv/lddc.cgs | 0 sim/testsuite/{sim => }/frv/lddcu.cgs | 0 sim/testsuite/{sim => }/frv/lddf.cgs | 0 sim/testsuite/{sim => }/frv/lddfi.cgs | 0 sim/testsuite/{sim => }/frv/lddfu.cgs | 0 sim/testsuite/{sim => }/frv/lddi.cgs | 0 sim/testsuite/{sim => }/frv/lddu.cgs | 0 sim/testsuite/{sim => }/frv/ldf.cgs | 0 sim/testsuite/{sim => }/frv/ldfi.cgs | 0 sim/testsuite/{sim => }/frv/ldfu.cgs | 0 sim/testsuite/{sim => }/frv/ldhf.cgs | 0 sim/testsuite/{sim => }/frv/ldhfi.cgs | 0 sim/testsuite/{sim => }/frv/ldhfu.cgs | 0 sim/testsuite/{sim => }/frv/ldi.cgs | 0 sim/testsuite/{sim => }/frv/ldq.cgs | 0 sim/testsuite/{sim => }/frv/ldqc.cgs | 0 sim/testsuite/{sim => }/frv/ldqcu.cgs | 0 sim/testsuite/{sim => }/frv/ldqf.cgs | 0 sim/testsuite/{sim => }/frv/ldqfi.cgs | 0 sim/testsuite/{sim => }/frv/ldqfu.cgs | 0 sim/testsuite/{sim => }/frv/ldqi.cgs | 0 sim/testsuite/{sim => }/frv/ldqu.cgs | 0 sim/testsuite/{sim => }/frv/ldsb.cgs | 0 sim/testsuite/{sim => }/frv/ldsbi.cgs | 0 sim/testsuite/{sim => }/frv/ldsbu.cgs | 0 sim/testsuite/{sim => }/frv/ldsh.cgs | 0 sim/testsuite/{sim => }/frv/ldshi.cgs | 0 sim/testsuite/{sim => }/frv/ldshu.cgs | 0 sim/testsuite/{sim => }/frv/ldu.cgs | 0 sim/testsuite/{sim => }/frv/ldub.cgs | 0 sim/testsuite/{sim => }/frv/ldubi.cgs | 0 sim/testsuite/{sim => }/frv/ldubu.cgs | 0 sim/testsuite/{sim => }/frv/lduh.cgs | 0 sim/testsuite/{sim => }/frv/lduhi.cgs | 0 sim/testsuite/{sim => }/frv/lduhu.cgs | 0 sim/testsuite/{sim => }/frv/lrbranch.pcgs | 0 sim/testsuite/{sim => }/frv/mabshs.cgs | 0 sim/testsuite/{sim => }/frv/maddhss.cgs | 0 sim/testsuite/{sim => }/frv/maddhus.cgs | 0 sim/testsuite/{sim => }/frv/mand.cgs | 0 sim/testsuite/{sim => }/frv/maveh.cgs | 0 sim/testsuite/{sim => }/frv/mbtoh.cgs | 0 sim/testsuite/{sim => }/frv/mbtohe.cgs | 0 sim/testsuite/{sim => }/frv/mclracc.cgs | 0 sim/testsuite/{sim => }/frv/mcmpsh.cgs | 0 sim/testsuite/{sim => }/frv/mcmpuh.cgs | 0 sim/testsuite/{sim => }/frv/mcop1.cgs | 0 sim/testsuite/{sim => }/frv/mcop2.cgs | 0 sim/testsuite/{sim => }/frv/mcplhi.cgs | 0 sim/testsuite/{sim => }/frv/mcpli.cgs | 0 sim/testsuite/{sim => }/frv/mcpxis.cgs | 0 sim/testsuite/{sim => }/frv/mcpxiu.cgs | 0 sim/testsuite/{sim => }/frv/mcpxrs.cgs | 0 sim/testsuite/{sim => }/frv/mcpxru.cgs | 0 sim/testsuite/{sim => }/frv/mcut.cgs | 0 sim/testsuite/{sim => }/frv/mcuti.cgs | 0 sim/testsuite/{sim => }/frv/mcutss.cgs | 0 sim/testsuite/{sim => }/frv/mcutssi.cgs | 0 sim/testsuite/{sim => }/frv/mdaddaccs.cgs | 0 sim/testsuite/{sim => }/frv/mdasaccs.cgs | 0 sim/testsuite/{sim => }/frv/mdcutssi.cgs | 0 sim/testsuite/{sim => }/frv/mdpackh.cgs | 0 sim/testsuite/{sim => }/frv/mdrotli.cgs | 0 sim/testsuite/{sim => }/frv/mdsubaccs.cgs | 0 sim/testsuite/{sim => }/frv/mdunpackh.cgs | 0 sim/testsuite/{sim => }/frv/membar.cgs | 0 sim/testsuite/{sim => }/frv/mexpdhd.cgs | 0 sim/testsuite/{sim => }/frv/mexpdhw.cgs | 0 sim/testsuite/{sim => }/frv/mhdseth.cgs | 0 sim/testsuite/{sim => }/frv/mhdsets.cgs | 0 sim/testsuite/{sim => }/frv/mhsethih.cgs | 0 sim/testsuite/{sim => }/frv/mhsethis.cgs | 0 sim/testsuite/{sim => }/frv/mhsetloh.cgs | 0 sim/testsuite/{sim => }/frv/mhsetlos.cgs | 0 sim/testsuite/{sim => }/frv/mhtob.cgs | 0 sim/testsuite/{sim => }/frv/misc.exp | 0 sim/testsuite/{sim => }/frv/mmachs.cgs | 0 sim/testsuite/{sim => }/frv/mmachu.cgs | 0 sim/testsuite/{sim => }/frv/mmrdhs.cgs | 0 sim/testsuite/{sim => }/frv/mmrdhu.cgs | 0 sim/testsuite/{sim => }/frv/mmulhs.cgs | 0 sim/testsuite/{sim => }/frv/mmulhu.cgs | 0 sim/testsuite/{sim => }/frv/mmulxhs.cgs | 0 sim/testsuite/{sim => }/frv/mmulxhu.cgs | 0 sim/testsuite/{sim => }/frv/mnop.cgs | 0 sim/testsuite/{sim => }/frv/mnot.cgs | 0 sim/testsuite/{sim => }/frv/mor.cgs | 0 sim/testsuite/{sim => }/frv/mov.cgs | 0 sim/testsuite/{sim => }/frv/movfg.cgs | 0 sim/testsuite/{sim => }/frv/movfgd.cgs | 0 sim/testsuite/{sim => }/frv/movfgq.cgs | 0 sim/testsuite/{sim => }/frv/movgf.cgs | 0 sim/testsuite/{sim => }/frv/movgfd.cgs | 0 sim/testsuite/{sim => }/frv/movgfq.cgs | 0 sim/testsuite/{sim => }/frv/movgs.cgs | 0 sim/testsuite/{sim => }/frv/movsg.cgs | 0 sim/testsuite/{sim => }/frv/mpackh.cgs | 0 sim/testsuite/{sim => }/frv/mqcpxis.cgs | 0 sim/testsuite/{sim => }/frv/mqcpxiu.cgs | 0 sim/testsuite/{sim => }/frv/mqcpxrs.cgs | 0 sim/testsuite/{sim => }/frv/mqcpxru.cgs | 0 sim/testsuite/{sim => }/frv/mqlclrhs.cgs | 0 sim/testsuite/{sim => }/frv/mqlmths.cgs | 0 sim/testsuite/{sim => }/frv/mqmachs.cgs | 0 sim/testsuite/{sim => }/frv/mqmachu.cgs | 0 sim/testsuite/{sim => }/frv/mqmacxhs.cgs | 0 sim/testsuite/{sim => }/frv/mqmulhs.cgs | 0 sim/testsuite/{sim => }/frv/mqmulhu.cgs | 0 sim/testsuite/{sim => }/frv/mqmulxhs.cgs | 0 sim/testsuite/{sim => }/frv/mqmulxhu.cgs | 0 sim/testsuite/{sim => }/frv/mqsaths.cgs | 0 sim/testsuite/{sim => }/frv/mqsllhi.cgs | 0 sim/testsuite/{sim => }/frv/mqsrahi.cgs | 0 sim/testsuite/{sim => }/frv/mqxmachs.cgs | 0 sim/testsuite/{sim => }/frv/mqxmacxhs.cgs | 0 sim/testsuite/{sim => }/frv/mrdacc.cgs | 0 sim/testsuite/{sim => }/frv/mrdaccg.cgs | 0 sim/testsuite/{sim => }/frv/mrotli.cgs | 0 sim/testsuite/{sim => }/frv/mrotri.cgs | 0 sim/testsuite/{sim => }/frv/msaths.cgs | 0 sim/testsuite/{sim => }/frv/msathu.cgs | 0 sim/testsuite/{sim => }/frv/msllhi.cgs | 0 sim/testsuite/{sim => }/frv/msrahi.cgs | 0 sim/testsuite/{sim => }/frv/msrlhi.cgs | 0 sim/testsuite/{sim => }/frv/msubhss.cgs | 0 sim/testsuite/{sim => }/frv/msubhus.cgs | 0 sim/testsuite/{sim => }/frv/mtrap.cgs | 0 sim/testsuite/{sim => }/frv/munpackh.cgs | 0 sim/testsuite/{sim => }/frv/mwcut.cgs | 0 sim/testsuite/{sim => }/frv/mwcuti.cgs | 0 sim/testsuite/{sim => }/frv/mwtacc.cgs | 0 sim/testsuite/{sim => }/frv/mwtaccg.cgs | 0 sim/testsuite/{sim => }/frv/mxor.cgs | 0 sim/testsuite/{sim => }/frv/nandcr.cgs | 0 sim/testsuite/{sim => }/frv/nandncr.cgs | 0 sim/testsuite/{sim => }/frv/nfadds.cgs | 0 sim/testsuite/{sim => }/frv/nfdadds.cgs | 0 sim/testsuite/{sim => }/frv/nfdcmps.cgs | 0 sim/testsuite/{sim => }/frv/nfddivs.cgs | 0 sim/testsuite/{sim => }/frv/nfditos.cgs | 0 sim/testsuite/{sim => }/frv/nfdivs.cgs | 0 sim/testsuite/{sim => }/frv/nfdmadds.cgs | 0 sim/testsuite/{sim => }/frv/nfdmas.cgs | 0 sim/testsuite/{sim => }/frv/nfdmss.cgs | 0 sim/testsuite/{sim => }/frv/nfdmulcs.cgs | 0 sim/testsuite/{sim => }/frv/nfdmuls.cgs | 0 sim/testsuite/{sim => }/frv/nfdsads.cgs | 0 sim/testsuite/{sim => }/frv/nfdsqrts.cgs | 0 sim/testsuite/{sim => }/frv/nfdstoi.cgs | 0 sim/testsuite/{sim => }/frv/nfdsubs.cgs | 0 sim/testsuite/{sim => }/frv/nfitos.cgs | 0 sim/testsuite/{sim => }/frv/nfmadds.cgs | 0 sim/testsuite/{sim => }/frv/nfmas.cgs | 0 sim/testsuite/{sim => }/frv/nfmss.cgs | 0 sim/testsuite/{sim => }/frv/nfmsubs.cgs | 0 sim/testsuite/{sim => }/frv/nfmuls.cgs | 0 sim/testsuite/{sim => }/frv/nfsqrts.cgs | 0 sim/testsuite/{sim => }/frv/nfstoi.cgs | 0 sim/testsuite/{sim => }/frv/nfsubs.cgs | 0 sim/testsuite/{sim => }/frv/nld.cgs | 0 sim/testsuite/{sim => }/frv/nldbf.cgs | 0 sim/testsuite/{sim => }/frv/nldbfi.cgs | 0 sim/testsuite/{sim => }/frv/nldbfu.cgs | 0 sim/testsuite/{sim => }/frv/nldd.cgs | 0 sim/testsuite/{sim => }/frv/nlddf.cgs | 0 sim/testsuite/{sim => }/frv/nlddfi.cgs | 0 sim/testsuite/{sim => }/frv/nlddfu.cgs | 0 sim/testsuite/{sim => }/frv/nlddi.cgs | 0 sim/testsuite/{sim => }/frv/nlddu.cgs | 0 sim/testsuite/{sim => }/frv/nldf.cgs | 0 sim/testsuite/{sim => }/frv/nldfi.cgs | 0 sim/testsuite/{sim => }/frv/nldfu.cgs | 0 sim/testsuite/{sim => }/frv/nldhf.cgs | 0 sim/testsuite/{sim => }/frv/nldhfi.cgs | 0 sim/testsuite/{sim => }/frv/nldhfu.cgs | 0 sim/testsuite/{sim => }/frv/nldi.cgs | 0 sim/testsuite/{sim => }/frv/nldq.cgs | 0 sim/testsuite/{sim => }/frv/nldqf.cgs | 0 sim/testsuite/{sim => }/frv/nldqfi.cgs | 0 sim/testsuite/{sim => }/frv/nldqfu.cgs | 0 sim/testsuite/{sim => }/frv/nldqu.cgs | 0 sim/testsuite/{sim => }/frv/nldsb.cgs | 0 sim/testsuite/{sim => }/frv/nldsbi.cgs | 0 sim/testsuite/{sim => }/frv/nldsbu.cgs | 0 sim/testsuite/{sim => }/frv/nldsh.cgs | 0 sim/testsuite/{sim => }/frv/nldshi.cgs | 0 sim/testsuite/{sim => }/frv/nldshu.cgs | 0 sim/testsuite/{sim => }/frv/nldu.cgs | 0 sim/testsuite/{sim => }/frv/nldub.cgs | 0 sim/testsuite/{sim => }/frv/nldubi.cgs | 0 sim/testsuite/{sim => }/frv/nldubu.cgs | 0 sim/testsuite/{sim => }/frv/nlduh.cgs | 0 sim/testsuite/{sim => }/frv/nlduhi.cgs | 0 sim/testsuite/{sim => }/frv/nlduhu.cgs | 0 sim/testsuite/{sim => }/frv/nop.cgs | 0 sim/testsuite/{sim => }/frv/norcr.cgs | 0 sim/testsuite/{sim => }/frv/norncr.cgs | 0 sim/testsuite/{sim => }/frv/not.cgs | 0 sim/testsuite/{sim => }/frv/notcr.cgs | 0 sim/testsuite/{sim => }/frv/nsdiv.cgs | 0 sim/testsuite/{sim => }/frv/nsdivi.cgs | 0 sim/testsuite/{sim => }/frv/nudiv.cgs | 0 sim/testsuite/{sim => }/frv/nudivi.cgs | 0 sim/testsuite/{sim => }/frv/or.cgs | 0 sim/testsuite/{sim => }/frv/orcc.cgs | 0 sim/testsuite/{sim => }/frv/orcr.cgs | 0 sim/testsuite/{sim => }/frv/ori.cgs | 0 sim/testsuite/{sim => }/frv/oricc.cgs | 0 sim/testsuite/{sim => }/frv/orncr.cgs | 0 sim/testsuite/{sim => }/frv/parallel.exp | 0 sim/testsuite/{sim => }/frv/ret.cgs | 0 sim/testsuite/{sim => }/frv/rett.cgs | 0 sim/testsuite/{sim => }/frv/scan.cgs | 0 sim/testsuite/{sim => }/frv/scani.cgs | 0 sim/testsuite/{sim => }/frv/sdiv.cgs | 0 sim/testsuite/{sim => }/frv/sdivi.cgs | 0 sim/testsuite/{sim => }/frv/sethi.cgs | 0 sim/testsuite/{sim => }/frv/sethilo.pcgs | 0 sim/testsuite/{sim => }/frv/setlo.cgs | 0 sim/testsuite/{sim => }/frv/setlos.cgs | 0 sim/testsuite/{sim => }/frv/sll.cgs | 0 sim/testsuite/{sim => }/frv/sllcc.cgs | 0 sim/testsuite/{sim => }/frv/slli.cgs | 0 sim/testsuite/{sim => }/frv/sllicc.cgs | 0 sim/testsuite/{sim => }/frv/smul.cgs | 0 sim/testsuite/{sim => }/frv/smulcc.cgs | 0 sim/testsuite/{sim => }/frv/smuli.cgs | 0 sim/testsuite/{sim => }/frv/smulicc.cgs | 0 sim/testsuite/{sim => }/frv/sra.cgs | 0 sim/testsuite/{sim => }/frv/sracc.cgs | 0 sim/testsuite/{sim => }/frv/srai.cgs | 0 sim/testsuite/{sim => }/frv/sraicc.cgs | 0 sim/testsuite/{sim => }/frv/srl.cgs | 0 sim/testsuite/{sim => }/frv/srlcc.cgs | 0 sim/testsuite/{sim => }/frv/srli.cgs | 0 sim/testsuite/{sim => }/frv/srlicc.cgs | 0 sim/testsuite/{sim => }/frv/st.cgs | 0 sim/testsuite/{sim => }/frv/stb.cgs | 0 sim/testsuite/{sim => }/frv/stbf.cgs | 0 sim/testsuite/{sim => }/frv/stbfi.cgs | 0 sim/testsuite/{sim => }/frv/stbfu.cgs | 0 sim/testsuite/{sim => }/frv/stbi.cgs | 0 sim/testsuite/{sim => }/frv/stbu.cgs | 0 sim/testsuite/{sim => }/frv/stc.cgs | 0 sim/testsuite/{sim => }/frv/stcu.cgs | 0 sim/testsuite/{sim => }/frv/std.cgs | 0 sim/testsuite/{sim => }/frv/std.pcgs | 0 sim/testsuite/{sim => }/frv/stdc.cgs | 0 sim/testsuite/{sim => }/frv/stdc.pcgs | 0 sim/testsuite/{sim => }/frv/stdcu.cgs | 0 sim/testsuite/{sim => }/frv/stdf.cgs | 0 sim/testsuite/{sim => }/frv/stdf.pcgs | 0 sim/testsuite/{sim => }/frv/stdfi.cgs | 0 sim/testsuite/{sim => }/frv/stdfu.cgs | 0 sim/testsuite/{sim => }/frv/stdi.cgs | 0 sim/testsuite/{sim => }/frv/stdu.cgs | 0 sim/testsuite/{sim => }/frv/stf.cgs | 0 sim/testsuite/{sim => }/frv/stfi.cgs | 0 sim/testsuite/{sim => }/frv/stfu.cgs | 0 sim/testsuite/{sim => }/frv/sth.cgs | 0 sim/testsuite/{sim => }/frv/sthf.cgs | 0 sim/testsuite/{sim => }/frv/sthfi.cgs | 0 sim/testsuite/{sim => }/frv/sthfu.cgs | 0 sim/testsuite/{sim => }/frv/sthi.cgs | 0 sim/testsuite/{sim => }/frv/sthu.cgs | 0 sim/testsuite/{sim => }/frv/sti.cgs | 0 sim/testsuite/{sim => }/frv/stq.cgs | 0 sim/testsuite/{sim => }/frv/stq.pcgs | 0 sim/testsuite/{sim => }/frv/stqc.cgs | 0 sim/testsuite/{sim => }/frv/stqc.pcgs | 0 sim/testsuite/{sim => }/frv/stqcu.cgs | 0 sim/testsuite/{sim => }/frv/stqf.cgs | 0 sim/testsuite/{sim => }/frv/stqf.pcgs | 0 sim/testsuite/{sim => }/frv/stqfi.cgs | 0 sim/testsuite/{sim => }/frv/stqfu.cgs | 0 sim/testsuite/{sim => }/frv/stqi.cgs | 0 sim/testsuite/{sim => }/frv/stqu.cgs | 0 sim/testsuite/{sim => }/frv/stu.cgs | 0 sim/testsuite/{sim => }/frv/sub.cgs | 0 sim/testsuite/{sim => }/frv/subcc.cgs | 0 sim/testsuite/{sim => }/frv/subi.cgs | 0 sim/testsuite/{sim => }/frv/subicc.cgs | 0 sim/testsuite/{sim => }/frv/subx.cgs | 0 sim/testsuite/{sim => }/frv/subxcc.cgs | 0 sim/testsuite/{sim => }/frv/subxi.cgs | 0 sim/testsuite/{sim => }/frv/subxicc.cgs | 0 sim/testsuite/{sim => }/frv/swap.cgs | 0 sim/testsuite/{sim => }/frv/swapi.cgs | 0 sim/testsuite/{sim => }/frv/tc.cgs | 0 sim/testsuite/{sim => }/frv/teq.cgs | 0 sim/testsuite/{sim => }/frv/testutils.inc | 0 sim/testsuite/{sim => }/frv/tge.cgs | 0 sim/testsuite/{sim => }/frv/tgt.cgs | 0 sim/testsuite/{sim => }/frv/thi.cgs | 0 sim/testsuite/{sim => }/frv/tic.cgs | 0 sim/testsuite/{sim => }/frv/tieq.cgs | 0 sim/testsuite/{sim => }/frv/tige.cgs | 0 sim/testsuite/{sim => }/frv/tigt.cgs | 0 sim/testsuite/{sim => }/frv/tihi.cgs | 0 sim/testsuite/{sim => }/frv/tile.cgs | 0 sim/testsuite/{sim => }/frv/tils.cgs | 0 sim/testsuite/{sim => }/frv/tilt.cgs | 0 sim/testsuite/{sim => }/frv/tin.cgs | 0 sim/testsuite/{sim => }/frv/tinc.cgs | 0 sim/testsuite/{sim => }/frv/tine.cgs | 0 sim/testsuite/{sim => }/frv/tino.cgs | 0 sim/testsuite/{sim => }/frv/tinv.cgs | 0 sim/testsuite/{sim => }/frv/tip.cgs | 0 sim/testsuite/{sim => }/frv/tira.cgs | 0 sim/testsuite/{sim => }/frv/tiv.cgs | 0 sim/testsuite/{sim => }/frv/tle.cgs | 0 sim/testsuite/{sim => }/frv/tls.cgs | 0 sim/testsuite/{sim => }/frv/tlt.cgs | 0 sim/testsuite/{sim => }/frv/tn.cgs | 0 sim/testsuite/{sim => }/frv/tnc.cgs | 0 sim/testsuite/{sim => }/frv/tne.cgs | 0 sim/testsuite/{sim => }/frv/tno.cgs | 0 sim/testsuite/{sim => }/frv/tnv.cgs | 0 sim/testsuite/{sim => }/frv/tp.cgs | 0 sim/testsuite/{sim => }/frv/tra.cgs | 0 sim/testsuite/{sim => }/frv/tv.cgs | 0 sim/testsuite/{sim => }/frv/udiv.cgs | 0 sim/testsuite/{sim => }/frv/udivi.cgs | 0 sim/testsuite/{sim => }/frv/umul.cgs | 0 sim/testsuite/{sim => }/frv/umulcc.cgs | 0 sim/testsuite/{sim => }/frv/umuli.cgs | 0 sim/testsuite/{sim => }/frv/umulicc.cgs | 0 sim/testsuite/{sim => }/frv/xor.cgs | 0 sim/testsuite/{sim => }/frv/xorcc.cgs | 0 sim/testsuite/{sim => }/frv/xorcr.cgs | 0 sim/testsuite/{sim => }/frv/xori.cgs | 0 sim/testsuite/{sim => }/frv/xoricc.cgs | 0 sim/testsuite/{sim => }/ft32/ChangeLog | 0 sim/testsuite/{sim => }/ft32/allinsn.exp | 0 sim/testsuite/{sim => }/ft32/basic.s | 0 sim/testsuite/{sim => }/ft32/testutils.inc | 0 sim/testsuite/{sim => }/h8300/ChangeLog | 0 sim/testsuite/{sim => }/h8300/addb.s | 0 sim/testsuite/{sim => }/h8300/addl.s | 0 sim/testsuite/{sim => }/h8300/adds.s | 0 sim/testsuite/{sim => }/h8300/addw.s | 0 sim/testsuite/{sim => }/h8300/addx.s | 0 sim/testsuite/{sim => }/h8300/allinsn.exp | 0 sim/testsuite/{sim => }/h8300/andb.s | 0 sim/testsuite/{sim => }/h8300/andl.s | 0 sim/testsuite/{sim => }/h8300/andw.s | 0 sim/testsuite/{sim => }/h8300/band.s | 0 sim/testsuite/{sim => }/h8300/bfld.s | 0 sim/testsuite/{sim => }/h8300/biand.s | 0 sim/testsuite/{sim => }/h8300/bra.s | 0 sim/testsuite/{sim => }/h8300/brabc.s | 0 sim/testsuite/{sim => }/h8300/bset.s | 0 sim/testsuite/{sim => }/h8300/cmpb.s | 0 sim/testsuite/{sim => }/h8300/cmpl.s | 0 sim/testsuite/{sim => }/h8300/cmpw.s | 0 sim/testsuite/{sim => }/h8300/daa.s | 0 sim/testsuite/{sim => }/h8300/das.s | 0 sim/testsuite/{sim => }/h8300/dec.s | 0 sim/testsuite/{sim => }/h8300/div.s | 0 sim/testsuite/{sim => }/h8300/extl.s | 0 sim/testsuite/{sim => }/h8300/extw.s | 0 sim/testsuite/{sim => }/h8300/inc.s | 0 sim/testsuite/{sim => }/h8300/jmp.s | 0 sim/testsuite/{sim => }/h8300/ldc.s | 0 sim/testsuite/{sim => }/h8300/ldm.s | 0 sim/testsuite/{sim => }/h8300/mac.s | 0 sim/testsuite/{sim => }/h8300/mova.s | 0 sim/testsuite/{sim => }/h8300/movb.s | 0 sim/testsuite/{sim => }/h8300/movl.s | 0 sim/testsuite/{sim => }/h8300/movmd.s | 0 sim/testsuite/{sim => }/h8300/movsd.s | 0 sim/testsuite/{sim => }/h8300/movw.s | 0 sim/testsuite/{sim => }/h8300/mul.s | 0 sim/testsuite/{sim => }/h8300/neg.s | 0 sim/testsuite/{sim => }/h8300/nop.s | 0 sim/testsuite/{sim => }/h8300/not.s | 0 sim/testsuite/{sim => }/h8300/orb.s | 0 sim/testsuite/{sim => }/h8300/orl.s | 0 sim/testsuite/{sim => }/h8300/orw.s | 0 sim/testsuite/{sim => }/h8300/rotl.s | 0 sim/testsuite/{sim => }/h8300/rotr.s | 0 sim/testsuite/{sim => }/h8300/rotxl.s | 0 sim/testsuite/{sim => }/h8300/rotxr.s | 0 sim/testsuite/{sim => }/h8300/shal.s | 0 sim/testsuite/{sim => }/h8300/shar.s | 0 sim/testsuite/{sim => }/h8300/shll.s | 0 sim/testsuite/{sim => }/h8300/shlr.s | 0 sim/testsuite/{sim => }/h8300/stack.s | 0 sim/testsuite/{sim => }/h8300/stc.s | 0 sim/testsuite/{sim => }/h8300/subb.s | 0 sim/testsuite/{sim => }/h8300/subl.s | 0 sim/testsuite/{sim => }/h8300/subs.s | 0 sim/testsuite/{sim => }/h8300/subw.s | 0 sim/testsuite/{sim => }/h8300/subx.s | 0 sim/testsuite/{sim => }/h8300/tas.s | 0 sim/testsuite/{sim => }/h8300/testutils.inc | 0 sim/testsuite/{sim => }/h8300/xorb.s | 0 sim/testsuite/{sim => }/h8300/xorl.s | 0 sim/testsuite/{sim => }/h8300/xorw.s | 0 sim/testsuite/{sim => }/iq2000/ChangeLog | 0 sim/testsuite/{sim => }/iq2000/allinsn.exp | 0 sim/testsuite/{sim => }/iq2000/pass.s | 0 sim/testsuite/{sim => }/iq2000/testutils.inc | 0 sim/testsuite/{sim => }/lm32/ChangeLog | 0 sim/testsuite/{sim => }/lm32/allinsn.exp | 0 sim/testsuite/{sim => }/lm32/pass.s | 0 sim/testsuite/{sim => }/lm32/testutils.inc | 0 sim/testsuite/{sim => }/m32c/ChangeLog | 0 sim/testsuite/{sim => }/m32c/allinsn.exp | 0 sim/testsuite/{sim => }/m32c/blinky.s | 0 sim/testsuite/{sim => }/m32c/fail.s | 0 sim/testsuite/{sim => }/m32c/gloss.s | 0 sim/testsuite/{sim => }/m32c/pass.s | 0 sim/testsuite/{sim => }/m32c/sample.ld | 0 sim/testsuite/{sim => }/m32c/sample.s | 0 sim/testsuite/{sim => }/m32c/sample2.c | 0 sim/testsuite/{sim => }/m32c/testutils.inc | 0 sim/testsuite/{sim => }/m32r/ChangeLog | 0 sim/testsuite/{sim => }/m32r/add.cgs | 0 sim/testsuite/{sim => }/m32r/add3.cgs | 0 sim/testsuite/{sim => }/m32r/addi.cgs | 0 sim/testsuite/{sim => }/m32r/addv.cgs | 0 sim/testsuite/{sim => }/m32r/addv3.cgs | 0 sim/testsuite/{sim => }/m32r/addx.cgs | 0 sim/testsuite/{sim => }/m32r/allinsn.exp | 0 sim/testsuite/{sim => }/m32r/and.cgs | 0 sim/testsuite/{sim => }/m32r/and3.cgs | 0 sim/testsuite/{sim => }/m32r/bc24.cgs | 0 sim/testsuite/{sim => }/m32r/bc8.cgs | 0 sim/testsuite/{sim => }/m32r/beq.cgs | 0 sim/testsuite/{sim => }/m32r/beqz.cgs | 0 sim/testsuite/{sim => }/m32r/bgez.cgs | 0 sim/testsuite/{sim => }/m32r/bgtz.cgs | 0 sim/testsuite/{sim => }/m32r/bl24.cgs | 0 sim/testsuite/{sim => }/m32r/bl8.cgs | 0 sim/testsuite/{sim => }/m32r/blez.cgs | 0 sim/testsuite/{sim => }/m32r/bltz.cgs | 0 sim/testsuite/{sim => }/m32r/bnc24.cgs | 0 sim/testsuite/{sim => }/m32r/bnc8.cgs | 0 sim/testsuite/{sim => }/m32r/bne.cgs | 0 sim/testsuite/{sim => }/m32r/bnez.cgs | 0 sim/testsuite/{sim => }/m32r/bra24.cgs | 0 sim/testsuite/{sim => }/m32r/bra8.cgs | 0 sim/testsuite/{sim => }/m32r/cmp.cgs | 0 sim/testsuite/{sim => }/m32r/cmpi.cgs | 0 sim/testsuite/{sim => }/m32r/cmpu.cgs | 0 sim/testsuite/{sim => }/m32r/cmpui.cgs | 0 sim/testsuite/{sim => }/m32r/div.cgs | 0 sim/testsuite/{sim => }/m32r/divu.cgs | 0 sim/testsuite/{sim => }/m32r/exit47.ms | 0 sim/testsuite/{sim => }/m32r/hello.ms | 0 sim/testsuite/{sim => }/m32r/hw-trap.ms | 0 sim/testsuite/{sim => }/m32r/jl.cgs | 0 sim/testsuite/{sim => }/m32r/jmp.cgs | 0 sim/testsuite/{sim => }/m32r/ld-d.cgs | 0 sim/testsuite/{sim => }/m32r/ld-plus.cgs | 0 sim/testsuite/{sim => }/m32r/ld.cgs | 0 sim/testsuite/{sim => }/m32r/ld24.cgs | 0 sim/testsuite/{sim => }/m32r/ldb-d.cgs | 0 sim/testsuite/{sim => }/m32r/ldb.cgs | 0 sim/testsuite/{sim => }/m32r/ldh-d.cgs | 0 sim/testsuite/{sim => }/m32r/ldh.cgs | 0 sim/testsuite/{sim => }/m32r/ldi16.cgs | 0 sim/testsuite/{sim => }/m32r/ldi8.cgs | 0 sim/testsuite/{sim => }/m32r/ldub-d.cgs | 0 sim/testsuite/{sim => }/m32r/ldub.cgs | 0 sim/testsuite/{sim => }/m32r/lduh-d.cgs | 0 sim/testsuite/{sim => }/m32r/lduh.cgs | 0 sim/testsuite/{sim => }/m32r/lock.cgs | 0 sim/testsuite/{sim => }/m32r/machi.cgs | 0 sim/testsuite/{sim => }/m32r/maclo.cgs | 0 sim/testsuite/{sim => }/m32r/macwhi.cgs | 0 sim/testsuite/{sim => }/m32r/macwlo.cgs | 0 sim/testsuite/{sim => }/m32r/misc.exp | 0 sim/testsuite/{sim => }/m32r/mul.cgs | 0 sim/testsuite/{sim => }/m32r/mulhi.cgs | 0 sim/testsuite/{sim => }/m32r/mullo.cgs | 0 sim/testsuite/{sim => }/m32r/mulwhi.cgs | 0 sim/testsuite/{sim => }/m32r/mulwlo.cgs | 0 sim/testsuite/{sim => }/m32r/mv.cgs | 0 sim/testsuite/{sim => }/m32r/mvfachi.cgs | 0 sim/testsuite/{sim => }/m32r/mvfaclo.cgs | 0 sim/testsuite/{sim => }/m32r/mvfacmi.cgs | 0 sim/testsuite/{sim => }/m32r/mvfc.cgs | 0 sim/testsuite/{sim => }/m32r/mvtachi.cgs | 0 sim/testsuite/{sim => }/m32r/mvtaclo.cgs | 0 sim/testsuite/{sim => }/m32r/mvtc.cgs | 0 sim/testsuite/{sim => }/m32r/neg.cgs | 0 sim/testsuite/{sim => }/m32r/nop.cgs | 0 sim/testsuite/{sim => }/m32r/not.cgs | 0 sim/testsuite/{sim => }/m32r/or.cgs | 0 sim/testsuite/{sim => }/m32r/or3.cgs | 0 sim/testsuite/{sim => }/m32r/rac.cgs | 0 sim/testsuite/{sim => }/m32r/rach.cgs | 0 sim/testsuite/{sim => }/m32r/rem.cgs | 0 sim/testsuite/{sim => }/m32r/remu.cgs | 0 sim/testsuite/{sim => }/m32r/rte.cgs | 0 sim/testsuite/{sim => }/m32r/seth.cgs | 0 sim/testsuite/{sim => }/m32r/sll.cgs | 0 sim/testsuite/{sim => }/m32r/sll3.cgs | 0 sim/testsuite/{sim => }/m32r/slli.cgs | 0 sim/testsuite/{sim => }/m32r/sra.cgs | 0 sim/testsuite/{sim => }/m32r/sra3.cgs | 0 sim/testsuite/{sim => }/m32r/srai.cgs | 0 sim/testsuite/{sim => }/m32r/srl.cgs | 0 sim/testsuite/{sim => }/m32r/srl3.cgs | 0 sim/testsuite/{sim => }/m32r/srli.cgs | 0 sim/testsuite/{sim => }/m32r/st-d.cgs | 0 sim/testsuite/{sim => }/m32r/st-minus.cgs | 0 sim/testsuite/{sim => }/m32r/st-plus.cgs | 0 sim/testsuite/{sim => }/m32r/st.cgs | 0 sim/testsuite/{sim => }/m32r/stb-d.cgs | 0 sim/testsuite/{sim => }/m32r/stb.cgs | 0 sim/testsuite/{sim => }/m32r/sth-d.cgs | 0 sim/testsuite/{sim => }/m32r/sth.cgs | 0 sim/testsuite/{sim => }/m32r/sub.cgs | 0 sim/testsuite/{sim => }/m32r/subv.cgs | 0 sim/testsuite/{sim => }/m32r/subx.cgs | 0 sim/testsuite/{sim => }/m32r/testutils.inc | 0 sim/testsuite/{sim => }/m32r/trap.cgs | 0 sim/testsuite/{sim => }/m32r/unlock.cgs | 0 sim/testsuite/{sim => }/m32r/uread16.ms | 0 sim/testsuite/{sim => }/m32r/uread32.ms | 0 sim/testsuite/{sim => }/m32r/uwrite16.ms | 0 sim/testsuite/{sim => }/m32r/uwrite32.ms | 0 sim/testsuite/{sim => }/m32r/xor.cgs | 0 sim/testsuite/{sim => }/m32r/xor3.cgs | 0 sim/testsuite/{sim => }/m68hc11/ChangeLog | 0 sim/testsuite/{sim => }/m68hc11/allinsn.exp | 0 sim/testsuite/{sim => }/m68hc11/pass.s | 0 sim/testsuite/{sim => }/m68hc11/testutils.inc | 0 sim/testsuite/{sim => }/mcore/ChangeLog | 0 sim/testsuite/{sim => }/mcore/allinsn.exp | 0 sim/testsuite/{sim => }/mcore/fail.s | 0 sim/testsuite/{sim => }/mcore/pass.s | 0 sim/testsuite/{sim => }/mcore/testutils.inc | 0 sim/testsuite/{sim => }/microblaze/ChangeLog | 0 sim/testsuite/{sim => }/microblaze/allinsn.exp | 0 sim/testsuite/{sim => }/microblaze/pass.s | 0 sim/testsuite/{sim => }/microblaze/testutils.inc | 0 sim/testsuite/{sim => }/mips/ChangeLog | 0 sim/testsuite/{sim => }/mips/basic.exp | 0 sim/testsuite/{sim => }/mips/fpu64-ps-sb1.s | 0 sim/testsuite/{sim => }/mips/fpu64-ps.s | 0 sim/testsuite/{sim => }/mips/hilo-hazard-1.s | 0 sim/testsuite/{sim => }/mips/hilo-hazard-2.s | 0 sim/testsuite/{sim => }/mips/hilo-hazard-3.s | 0 sim/testsuite/{sim => }/mips/hilo-hazard-4.s | 0 sim/testsuite/{sim => }/mips/mdmx-ob-sb1.s | 0 sim/testsuite/{sim => }/mips/mdmx-ob.s | 0 sim/testsuite/{sim => }/mips/mips32-dsp.s | 0 sim/testsuite/{sim => }/mips/mips32-dsp2.s | 0 sim/testsuite/{sim => }/mips/sanity.s | 0 sim/testsuite/{sim => }/mips/testutils.inc | 0 sim/testsuite/{sim => }/mips/utils-dsp.inc | 0 sim/testsuite/{sim => }/mips/utils-fpu.inc | 0 sim/testsuite/{sim => }/mips/utils-mdmx.inc | 0 sim/testsuite/{sim => }/mn10300/ChangeLog | 0 sim/testsuite/{sim => }/mn10300/allinsn.exp | 0 sim/testsuite/{sim => }/mn10300/pass.s | 0 sim/testsuite/{sim => }/mn10300/testutils.inc | 0 sim/testsuite/{sim => }/moxie/ChangeLog | 0 sim/testsuite/{sim => }/moxie/allinsn.exp | 0 sim/testsuite/{sim => }/moxie/pass.s | 0 sim/testsuite/{sim => }/moxie/testutils.inc | 0 sim/testsuite/{sim => }/msp430/ChangeLog | 0 sim/testsuite/{sim => }/msp430/add.s | 0 sim/testsuite/{sim => }/msp430/allinsn.exp | 0 sim/testsuite/{sim => }/msp430/mpyull_hwmult.s | 0 sim/testsuite/{sim => }/msp430/rrux.s | 0 sim/testsuite/{sim => }/msp430/testutils.inc | 0 sim/testsuite/{sim => }/or1k/ChangeLog | 0 sim/testsuite/{sim => }/or1k/add.S | 0 sim/testsuite/{sim => }/or1k/adrp.S | 0 sim/testsuite/{sim => }/or1k/alltests.exp | 0 sim/testsuite/{sim => }/or1k/and.S | 0 sim/testsuite/{sim => }/or1k/basic.S | 0 sim/testsuite/{sim => }/or1k/div.S | 0 sim/testsuite/{sim => }/or1k/ext.S | 0 sim/testsuite/{sim => }/or1k/find.S | 0 sim/testsuite/{sim => }/or1k/flag.S | 0 sim/testsuite/{sim => }/or1k/fpu-unordered.S | 0 sim/testsuite/{sim => }/or1k/fpu.S | 0 sim/testsuite/{sim => }/or1k/fpu64a32-unordered.S | 0 sim/testsuite/{sim => }/or1k/fpu64a32.S | 0 sim/testsuite/{sim => }/or1k/jump.S | 0 sim/testsuite/{sim => }/or1k/load.S | 0 sim/testsuite/{sim => }/or1k/mac.S | 0 sim/testsuite/{sim => }/or1k/mfspr.S | 0 sim/testsuite/{sim => }/or1k/mul.S | 0 sim/testsuite/{sim => }/or1k/or.S | 0 sim/testsuite/{sim => }/or1k/or1k-asm-test-env.h | 0 .../{sim => }/or1k/or1k-asm-test-helpers.h | 0 sim/testsuite/{sim => }/or1k/or1k-asm-test.h | 0 sim/testsuite/{sim => }/or1k/or1k-asm.h | 0 sim/testsuite/{sim => }/or1k/or1k-test.ld | 0 sim/testsuite/{sim => }/or1k/ror.S | 0 sim/testsuite/{sim => }/or1k/shift.S | 0 sim/testsuite/{sim => }/or1k/spr-defs.h | 0 sim/testsuite/{sim => }/or1k/sub.S | 0 sim/testsuite/{sim => }/or1k/xor.S | 0 sim/testsuite/{sim => }/pru/ChangeLog | 0 sim/testsuite/{sim => }/pru/add.s | 0 sim/testsuite/{sim => }/pru/allinsn.exp | 0 sim/testsuite/{sim => }/pru/dmem-zero-pass.s | 0 sim/testsuite/{sim => }/pru/dmem-zero-trap.s | 0 sim/testsuite/{sim => }/pru/dram.s | 0 sim/testsuite/{sim => }/pru/jmp.s | 0 sim/testsuite/{sim => }/pru/lmbd.s | 0 sim/testsuite/{sim => }/pru/loop-imm.s | 0 sim/testsuite/{sim => }/pru/loop-reg.s | 0 sim/testsuite/{sim => }/pru/mul.s | 0 sim/testsuite/{sim => }/pru/subreg.s | 0 sim/testsuite/{sim => }/pru/testutils.inc | 0 sim/testsuite/{sim => }/sh/ChangeLog | 0 sim/testsuite/{sim => }/sh/add.s | 0 sim/testsuite/{sim => }/sh/allinsn.exp | 0 sim/testsuite/{sim => }/sh/and.s | 0 sim/testsuite/{sim => }/sh/bandor.s | 0 sim/testsuite/{sim => }/sh/bandornot.s | 0 sim/testsuite/{sim => }/sh/bclr.s | 0 sim/testsuite/{sim => }/sh/bld.s | 0 sim/testsuite/{sim => }/sh/bldnot.s | 0 sim/testsuite/{sim => }/sh/bset.s | 0 sim/testsuite/{sim => }/sh/bst.s | 0 sim/testsuite/{sim => }/sh/bxor.s | 0 sim/testsuite/{sim => }/sh/clip.s | 0 sim/testsuite/{sim => }/sh/div.s | 0 sim/testsuite/{sim => }/sh/dmxy.s | 0 sim/testsuite/{sim => }/sh/fabs.s | 0 sim/testsuite/{sim => }/sh/fadd.s | 0 sim/testsuite/{sim => }/sh/fail.s | 0 sim/testsuite/{sim => }/sh/fcmpeq.s | 0 sim/testsuite/{sim => }/sh/fcmpgt.s | 0 sim/testsuite/{sim => }/sh/fcnvds.s | 0 sim/testsuite/{sim => }/sh/fcnvsd.s | 0 sim/testsuite/{sim => }/sh/fdiv.s | 0 sim/testsuite/{sim => }/sh/fipr.s | 0 sim/testsuite/{sim => }/sh/fldi0.s | 0 sim/testsuite/{sim => }/sh/fldi1.s | 0 sim/testsuite/{sim => }/sh/flds.s | 0 sim/testsuite/{sim => }/sh/float.s | 0 sim/testsuite/{sim => }/sh/fmac.s | 0 sim/testsuite/{sim => }/sh/fmov.s | 0 sim/testsuite/{sim => }/sh/fmul.s | 0 sim/testsuite/{sim => }/sh/fneg.s | 0 sim/testsuite/{sim => }/sh/fpchg.s | 0 sim/testsuite/{sim => }/sh/frchg.s | 0 sim/testsuite/{sim => }/sh/fsca.s | 0 sim/testsuite/{sim => }/sh/fschg.s | 0 sim/testsuite/{sim => }/sh/fsqrt.s | 0 sim/testsuite/{sim => }/sh/fsrra.s | 0 sim/testsuite/{sim => }/sh/fsub.s | 0 sim/testsuite/{sim => }/sh/ftrc.s | 0 sim/testsuite/{sim => }/sh/ldrc.s | 0 sim/testsuite/{sim => }/sh/loop.s | 0 sim/testsuite/{sim => }/sh/macl.s | 0 sim/testsuite/{sim => }/sh/macw.s | 0 sim/testsuite/{sim => }/sh/mov.s | 0 sim/testsuite/{sim => }/sh/movi.s | 0 sim/testsuite/{sim => }/sh/movli.s | 0 sim/testsuite/{sim => }/sh/movua.s | 0 sim/testsuite/{sim => }/sh/movxy.s | 0 sim/testsuite/{sim => }/sh/mulr.s | 0 sim/testsuite/{sim => }/sh/pabs.s | 0 sim/testsuite/{sim => }/sh/padd.s | 0 sim/testsuite/{sim => }/sh/paddc.s | 0 sim/testsuite/{sim => }/sh/pand.s | 0 sim/testsuite/{sim => }/sh/pass.s | 0 sim/testsuite/{sim => }/sh/pclr.s | 0 sim/testsuite/{sim => }/sh/pdec.s | 0 sim/testsuite/{sim => }/sh/pdmsb.s | 0 sim/testsuite/{sim => }/sh/pinc.s | 0 sim/testsuite/{sim => }/sh/pmuls.s | 0 sim/testsuite/{sim => }/sh/prnd.s | 0 sim/testsuite/{sim => }/sh/pshai.s | 0 sim/testsuite/{sim => }/sh/pshar.s | 0 sim/testsuite/{sim => }/sh/pshli.s | 0 sim/testsuite/{sim => }/sh/pshlr.s | 0 sim/testsuite/{sim => }/sh/psub.s | 0 sim/testsuite/{sim => }/sh/pswap.s | 0 sim/testsuite/{sim => }/sh/pushpop.s | 0 sim/testsuite/{sim => }/sh/resbank.s | 0 sim/testsuite/{sim => }/sh/sett.s | 0 sim/testsuite/{sim => }/sh/shll.s | 0 sim/testsuite/{sim => }/sh/shll16.s | 0 sim/testsuite/{sim => }/sh/shll2.s | 0 sim/testsuite/{sim => }/sh/shll8.s | 0 sim/testsuite/{sim => }/sh/shlr.s | 0 sim/testsuite/{sim => }/sh/shlr16.s | 0 sim/testsuite/{sim => }/sh/shlr2.s | 0 sim/testsuite/{sim => }/sh/shlr8.s | 0 sim/testsuite/{sim => }/sh/swap.s | 0 sim/testsuite/{sim => }/sh/testutils.inc | 0 sim/testsuite/{sim => }/v850/ChangeLog | 0 sim/testsuite/{sim => }/v850/allinsns.exp | 0 sim/testsuite/{sim => }/v850/bsh.cgs | 0 sim/testsuite/{sim => }/v850/div.cgs | 0 sim/testsuite/{sim => }/v850/divh.cgs | 0 sim/testsuite/{sim => }/v850/divh_3.cgs | 0 sim/testsuite/{sim => }/v850/divhu.cgs | 0 sim/testsuite/{sim => }/v850/divu.cgs | 0 sim/testsuite/{sim => }/v850/sar.cgs | 0 sim/testsuite/{sim => }/v850/satadd.cgs | 0 sim/testsuite/{sim => }/v850/satsub.cgs | 0 sim/testsuite/{sim => }/v850/satsubi.cgs | 0 sim/testsuite/{sim => }/v850/satsubr.cgs | 0 sim/testsuite/{sim => }/v850/shl.cgs | 0 sim/testsuite/{sim => }/v850/shr.cgs | 0 sim/testsuite/{sim => }/v850/testutils.cgs | 0 sim/testsuite/{sim => }/v850/testutils.inc | 0 2936 files changed, 1103 insertions(+), 4200 deletions(-) create mode 100644 gas/testsuite/gas/i386/pr27198.d create mode 100644 gas/testsuite/gas/i386/pr27198.err create mode 100644 gas/testsuite/gas/i386/pr27198.s create mode 100644 ld/emulparams/x86-report-relative.sh create mode 100644 ld/testsuite/ld-i386/pr27193.dd create mode 100644 ld/testsuite/ld-i386/pr27193a.o.bz2 create mode 100644 ld/testsuite/ld-i386/pr27193b.s create mode 100644 ld/testsuite/ld-i386/report-reloc-1.d create mode 100644 ld/testsuite/ld-i386/report-reloc-1.l create mode 100644 ld/testsuite/ld-i386/report-reloc-1.s create mode 100644 ld/testsuite/ld-x86-64/report-reloc-1-x32.d create mode 100644 ld/testsuite/ld-x86-64/report-reloc-1.d create mode 100644 ld/testsuite/ld-x86-64/report-reloc-1.l create mode 100644 ld/testsuite/ld-x86-64/report-reloc-1.s delete mode 100644 sim/common/Makefile.in delete mode 100755 sim/common/configure delete mode 100644 sim/common/configure.ac delete mode 100755 sim/common/gentvals.sh rename sim/testsuite/{sim => }/aarch64/ChangeLog (100%) rename sim/testsuite/{sim => }/aarch64/adds.s (100%) rename sim/testsuite/{sim => }/aarch64/addv.s (100%) rename sim/testsuite/{sim => }/aarch64/allinsn.exp (100%) rename sim/testsuite/{sim => }/aarch64/bit.s (100%) rename sim/testsuite/{sim => }/aarch64/cmtst.s (100%) rename sim/testsuite/{sim => }/aarch64/cnt.s (100%) rename sim/testsuite/{sim => }/aarch64/fcmXX.s (100%) rename sim/testsuite/{sim => }/aarch64/fcmp.s (100%) rename sim/testsuite/{sim => }/aarch64/fcsel.s (100%) rename sim/testsuite/{sim => }/aarch64/fcvtl.s (100%) rename sim/testsuite/{sim => }/aarch64/fcvtz.s (100%) rename sim/testsuite/{sim => }/aarch64/fminnm.s (100%) rename sim/testsuite/{sim => }/aarch64/fstur.s (100%) rename sim/testsuite/{sim => }/aarch64/ldn_multiple.s (100%) rename sim/testsuite/{sim => }/aarch64/ldn_single.s (100%) rename sim/testsuite/{sim => }/aarch64/ldnr.s (100%) rename sim/testsuite/{sim => }/aarch64/mla.s (100%) rename sim/testsuite/{sim => }/aarch64/mls.s (100%) rename sim/testsuite/{sim => }/aarch64/mul.s (100%) rename sim/testsuite/{sim => }/aarch64/pass.s (100%) rename sim/testsuite/{sim => }/aarch64/stn_multiple.s (100%) rename sim/testsuite/{sim => }/aarch64/stn_single.s (100%) rename sim/testsuite/{sim => }/aarch64/sumov.s (100%) rename sim/testsuite/{sim => }/aarch64/sumulh.s (100%) rename sim/testsuite/{sim => }/aarch64/tbnz.s (100%) rename sim/testsuite/{sim => }/aarch64/testutils.inc (100%) rename sim/testsuite/{sim => }/aarch64/uzp.s (100%) rename sim/testsuite/{sim => }/aarch64/xtl.s (100%) rename sim/testsuite/{sim => }/aarch64/xtn.s (100%) rename sim/testsuite/{sim => }/arm/ChangeLog (100%) rename sim/testsuite/{sim => }/arm/adc.cgs (100%) rename sim/testsuite/{sim => }/arm/add.cgs (100%) rename sim/testsuite/{sim => }/arm/allinsn.exp (100%) rename sim/testsuite/{sim => }/arm/and.cgs (100%) rename sim/testsuite/{sim => }/arm/b.cgs (100%) rename sim/testsuite/{sim => }/arm/bic.cgs (100%) rename sim/testsuite/{sim => }/arm/bl.cgs (100%) rename sim/testsuite/{sim => }/arm/bx.cgs (100%) rename sim/testsuite/{sim => }/arm/cmn.cgs (100%) rename sim/testsuite/{sim => }/arm/cmp.cgs (100%) rename sim/testsuite/{sim => }/arm/eor.cgs (100%) rename sim/testsuite/{sim => }/arm/hello.ms (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/iwmmxt.exp (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/tbcst.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/testutils.inc (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/textrm.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/tinsr.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/tmia.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/tmiaph.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/tmiaxy.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/tmovmsk.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wacc.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wadd.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/waligni.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/walignr.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wand.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wandn.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wavg2.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wcmpeq.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wcmpgt.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wmac.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wmadd.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wmax.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wmin.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wmov.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wmul.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wor.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wpack.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wror.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wsad.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wshufh.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wsll.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wsra.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wsrl.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wsub.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wunpckeh.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wunpckel.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wunpckih.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wunpckil.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wxor.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wzero.cgs (100%) rename sim/testsuite/{sim => }/arm/ldm.cgs (100%) rename sim/testsuite/{sim => }/arm/ldr.cgs (100%) rename sim/testsuite/{sim => }/arm/ldrb.cgs (100%) rename sim/testsuite/{sim => }/arm/ldrh.cgs (100%) rename sim/testsuite/{sim => }/arm/ldrsb.cgs (100%) rename sim/testsuite/{sim => }/arm/ldrsh.cgs (100%) rename sim/testsuite/{sim => }/arm/misaligned1.ms (100%) rename sim/testsuite/{sim => }/arm/misaligned2.ms (100%) rename sim/testsuite/{sim => }/arm/misaligned3.ms (100%) rename sim/testsuite/{sim => }/arm/misc.exp (100%) rename sim/testsuite/{sim => }/arm/mla.cgs (100%) rename sim/testsuite/{sim => }/arm/mov.cgs (100%) rename sim/testsuite/{sim => }/arm/movw-movt.ms (100%) rename sim/testsuite/{sim => }/arm/mrs.cgs (100%) rename sim/testsuite/{sim => }/arm/msr.cgs (100%) rename sim/testsuite/{sim => }/arm/mul.cgs (100%) rename sim/testsuite/{sim => }/arm/mvn.cgs (100%) rename sim/testsuite/{sim => }/arm/orr.cgs (100%) rename sim/testsuite/{sim => }/arm/rsb.cgs (100%) rename sim/testsuite/{sim => }/arm/rsc.cgs (100%) rename sim/testsuite/{sim => }/arm/sbc.cgs (100%) rename sim/testsuite/{sim => }/arm/smlal.cgs (100%) rename sim/testsuite/{sim => }/arm/smull.cgs (100%) rename sim/testsuite/{sim => }/arm/stm.cgs (100%) rename sim/testsuite/{sim => }/arm/str.cgs (100%) rename sim/testsuite/{sim => }/arm/strb.cgs (100%) rename sim/testsuite/{sim => }/arm/strh.cgs (100%) rename sim/testsuite/{sim => }/arm/sub.cgs (100%) rename sim/testsuite/{sim => }/arm/swi.cgs (100%) rename sim/testsuite/{sim => }/arm/swp.cgs (100%) rename sim/testsuite/{sim => }/arm/swpb.cgs (100%) rename sim/testsuite/{sim => }/arm/teq.cgs (100%) rename sim/testsuite/{sim => }/arm/testutils.inc (100%) rename sim/testsuite/{sim => }/arm/thumb/adc.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/add-hd-hs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/add-hd-rs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/add-rd-hs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/add-sp.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/add.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/addi.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/addi8.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/allthumb.exp (100%) rename sim/testsuite/{sim => }/arm/thumb/and.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/asr.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/b.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bcc.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bcs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/beq.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bge.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bgt.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bhi.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bic.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bl-hi.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bl-lo.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ble.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bls.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/blt.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bmi.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bne.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bpl.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bvc.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bvs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bx-hs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bx-rs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/cmn.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/cmp-hd-hs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/cmp-hd-rs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/cmp-rd-hs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/cmp.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/eor.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/lda-pc.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/lda-sp.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ldmia.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ldr-imm.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ldr-pc.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ldr-sprel.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ldr.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ldrb-imm.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ldrb.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ldrh-imm.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ldrh.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ldsb.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ldsh.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/lsl.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/lsr.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/mov-hd-hs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/mov-hd-rs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/mov-rd-hs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/mov.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/mul.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/mvn.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/neg.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/orr.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/pop-pc.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/pop.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/push-lr.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/push.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ror.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/sbc.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/stmia.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/str-imm.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/str-sprel.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/str.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/strb-imm.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/strb.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/strh-imm.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/strh.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/sub-sp.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/sub.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/subi.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/subi8.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/swi.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/testutils.inc (100%) rename sim/testsuite/{sim => }/arm/thumb/tst.cgs (100%) rename sim/testsuite/{sim => }/arm/tst.cgs (100%) rename sim/testsuite/{sim => }/arm/umlal.cgs (100%) rename sim/testsuite/{sim => }/arm/umull.cgs (100%) rename sim/testsuite/{sim => }/arm/xscale/blx.cgs (100%) rename sim/testsuite/{sim => }/arm/xscale/mia.cgs (100%) rename sim/testsuite/{sim => }/arm/xscale/miaph.cgs (100%) rename sim/testsuite/{sim => }/arm/xscale/miaxy.cgs (100%) rename sim/testsuite/{sim => }/arm/xscale/mra.cgs (100%) rename sim/testsuite/{sim => }/arm/xscale/testutils.inc (100%) rename sim/testsuite/{sim => }/arm/xscale/xscale.exp (100%) rename sim/testsuite/{sim => }/avr/ChangeLog (100%) rename sim/testsuite/{sim => }/avr/allinsn.exp (100%) rename sim/testsuite/{sim => }/avr/pass.s (100%) rename sim/testsuite/{sim => }/avr/testutils.inc (100%) rename sim/testsuite/{sim => }/bfin/.gitignore (100%) rename sim/testsuite/{sim => }/bfin/10272_small.s (100%) rename sim/testsuite/{sim => }/bfin/10436.s (100%) rename sim/testsuite/{sim => }/bfin/10622.s (100%) rename sim/testsuite/{sim => }/bfin/10742.s (100%) rename sim/testsuite/{sim => }/bfin/10799.s (100%) rename sim/testsuite/{sim => }/bfin/11080.s (100%) rename sim/testsuite/{sim => }/bfin/7641.s (100%) rename sim/testsuite/{sim => }/bfin/ChangeLog (99%) rename sim/testsuite/{sim => }/bfin/PN_generator.s (100%) rename sim/testsuite/{sim => }/bfin/a0.s (100%) rename sim/testsuite/{sim => }/bfin/a0shift.S (100%) rename sim/testsuite/{sim => }/bfin/a1.s (100%) rename sim/testsuite/{sim => }/bfin/a10.s (100%) rename sim/testsuite/{sim => }/bfin/a11.S (100%) rename sim/testsuite/{sim => }/bfin/a12.s (100%) rename sim/testsuite/{sim => }/bfin/a2.s (100%) rename sim/testsuite/{sim => }/bfin/a20.S (100%) rename sim/testsuite/{sim => }/bfin/a21.s (100%) rename sim/testsuite/{sim => }/bfin/a22.s (100%) rename sim/testsuite/{sim => }/bfin/a23.s (100%) rename sim/testsuite/{sim => }/bfin/a24.s (100%) rename sim/testsuite/{sim => }/bfin/a25.s (100%) rename sim/testsuite/{sim => }/bfin/a26.s (100%) rename sim/testsuite/{sim => }/bfin/a3.s (100%) rename sim/testsuite/{sim => }/bfin/a30.s (100%) rename sim/testsuite/{sim => }/bfin/a4.s (100%) rename sim/testsuite/{sim => }/bfin/a5.s (100%) rename sim/testsuite/{sim => }/bfin/a6.s (100%) rename sim/testsuite/{sim => }/bfin/a7.s (100%) rename sim/testsuite/{sim => }/bfin/a8.s (100%) rename sim/testsuite/{sim => }/bfin/a9.s (100%) rename sim/testsuite/{sim => }/bfin/abs-2.S (100%) rename sim/testsuite/{sim => }/bfin/abs-3.S (100%) rename sim/testsuite/{sim => }/bfin/abs-4.S (100%) rename sim/testsuite/{sim => }/bfin/abs.S (100%) rename sim/testsuite/{sim => }/bfin/abs_acc.s (100%) rename sim/testsuite/{sim => }/bfin/acc-rot.s (100%) rename sim/testsuite/{sim => }/bfin/acp5_19.s (100%) rename sim/testsuite/{sim => }/bfin/acp5_4.s (100%) rename sim/testsuite/{sim => }/bfin/add_imm7.s (100%) rename sim/testsuite/{sim => }/bfin/add_shift.S (100%) rename sim/testsuite/{sim => }/bfin/add_sub_acc.s (100%) rename sim/testsuite/{sim => }/bfin/addsub_flags.S (100%) rename sim/testsuite/{sim => }/bfin/algnbug1.s (100%) rename sim/testsuite/{sim => }/bfin/algnbug2.s (100%) rename sim/testsuite/{sim => }/bfin/allinsn.exp (100%) rename sim/testsuite/{sim => }/bfin/argc.c (100%) rename sim/testsuite/{sim => }/bfin/ashift.s (100%) rename sim/testsuite/{sim => }/bfin/ashift_flags.s (100%) rename sim/testsuite/{sim => }/bfin/ashift_left.s (100%) rename sim/testsuite/{sim => }/bfin/b0.S (100%) rename sim/testsuite/{sim => }/bfin/b1.s (100%) rename sim/testsuite/{sim => }/bfin/b2.S (100%) rename sim/testsuite/{sim => }/bfin/brcc.s (100%) rename sim/testsuite/{sim => }/bfin/brevadd.s (100%) rename sim/testsuite/{sim => }/bfin/byteop16m.s (100%) rename sim/testsuite/{sim => }/bfin/byteop16p.s (100%) rename sim/testsuite/{sim => }/bfin/byteop1p.s (100%) rename sim/testsuite/{sim => }/bfin/byteop2p.s (100%) rename sim/testsuite/{sim => }/bfin/byteop3p.s (100%) rename sim/testsuite/{sim => }/bfin/byteunpack.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_arith_r_sft.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_conv_b.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_conv_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_conv_mix.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_conv_neg.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_conv_toggle.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_conv_xb.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_conv_xh.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_divq.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_divs.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_log_l_sft.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_log_r_sft.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_shadd_1.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_shadd_2.s (100%) rename sim/testsuite/{sim => }/bfin/c_br_preg_killed_ac.s (100%) rename sim/testsuite/{sim => }/bfin/c_br_preg_killed_ex1.s (100%) rename sim/testsuite/{sim => }/bfin/c_br_preg_stall_ac.s (100%) rename sim/testsuite/{sim => }/bfin/c_br_preg_stall_ex1.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_bp1.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_bp2.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_bp3.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_bp4.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_brf_bp.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_brf_brt_bp.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_brf_brt_nbp.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_brf_fbkwd.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_brf_nbp.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_brt_bp.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_brt_nbp.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_kills_dhits.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_kills_dmiss.s (100%) rename sim/testsuite/{sim => }/bfin/c_cactrl_iflush_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_cactrl_iflush_pr_pp.s (100%) rename sim/testsuite/{sim => }/bfin/c_calla_ljump.s (100%) rename sim/testsuite/{sim => }/bfin/c_calla_subr.s (100%) rename sim/testsuite/{sim => }/bfin/c_cc2dreg.s (100%) rename sim/testsuite/{sim => }/bfin/c_cc2stat_cc_ac.S (100%) rename sim/testsuite/{sim => }/bfin/c_cc2stat_cc_an.s (100%) rename sim/testsuite/{sim => }/bfin/c_cc2stat_cc_aq.s (100%) rename sim/testsuite/{sim => }/bfin/c_cc2stat_cc_av0.S (100%) rename sim/testsuite/{sim => }/bfin/c_cc2stat_cc_av1.S (100%) rename sim/testsuite/{sim => }/bfin/c_cc2stat_cc_az.s (100%) rename sim/testsuite/{sim => }/bfin/c_cc_flag_ccmv_depend.S (100%) rename sim/testsuite/{sim => }/bfin/c_cc_flagdreg_mvbrsft.s (100%) rename sim/testsuite/{sim => }/bfin/c_cc_flagdreg_mvbrsft_s1.s (100%) rename sim/testsuite/{sim => }/bfin/c_cc_flagdreg_mvbrsft_sn.s (100%) rename sim/testsuite/{sim => }/bfin/c_cc_regmvlogi_mvbrsft.s (100%) rename sim/testsuite/{sim => }/bfin/c_cc_regmvlogi_mvbrsft_s1.s (100%) rename sim/testsuite/{sim => }/bfin/c_cc_regmvlogi_mvbrsft_sn.S (100%) rename sim/testsuite/{sim => }/bfin/c_ccflag_a0a1.S (100%) rename sim/testsuite/{sim => }/bfin/c_ccflag_dr_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccflag_dr_dr_uu.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccflag_dr_imm3.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccflag_dr_imm3_uu.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccflag_pr_imm3.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccflag_pr_imm3_uu.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccflag_pr_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccflag_pr_pr_uu.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccmv_cc_dr_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccmv_cc_dr_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccmv_cc_pr_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccmv_ncc_dr_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccmv_ncc_dr_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccmv_ncc_pr_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_comp3op_dr_and_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_comp3op_dr_minus_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_comp3op_dr_mix.s (100%) rename sim/testsuite/{sim => }/bfin/c_comp3op_dr_or_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_comp3op_dr_plus_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_comp3op_dr_xor_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_comp3op_pr_plus_pr_sh1.s (100%) rename sim/testsuite/{sim => }/bfin/c_comp3op_pr_plus_pr_sh2.s (100%) rename sim/testsuite/{sim => }/bfin/c_compi2opd_dr_add_i7_n.s (100%) rename sim/testsuite/{sim => }/bfin/c_compi2opd_dr_add_i7_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_compi2opd_dr_eq_i7_n.s (100%) rename sim/testsuite/{sim => }/bfin/c_compi2opd_dr_eq_i7_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_compi2opd_flags.S (100%) rename sim/testsuite/{sim => }/bfin/c_compi2opd_flags_2.S (100%) rename sim/testsuite/{sim => }/bfin/c_compi2opp_pr_add_i7_n.s (100%) rename sim/testsuite/{sim => }/bfin/c_compi2opp_pr_add_i7_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_compi2opp_pr_eq_i7_n.s (100%) rename sim/testsuite/{sim => }/bfin/c_compi2opp_pr_eq_i7_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_dagmodik_lnz_imgebl.s (100%) rename sim/testsuite/{sim => }/bfin/c_dagmodik_lnz_imltbl.s (100%) rename sim/testsuite/{sim => }/bfin/c_dagmodik_lz_inc_dec.s (100%) rename sim/testsuite/{sim => }/bfin/c_dagmodim_lnz_imgebl.s (100%) rename sim/testsuite/{sim => }/bfin/c_dagmodim_lnz_imltbl.s (100%) rename sim/testsuite/{sim => }/bfin/c_dagmodim_lz_inc_dec.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_a0_pm_a1.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_a0a1s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_a_abs_a.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_a_neg_a.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_aa_absabs.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_aa_negneg.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_abs.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_absabs.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_alhwx.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_awx.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_byteop1ew.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_byteop2.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_byteop3.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_bytepack.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_byteunpack.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_disalnexcpt.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_max.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_maxmax.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_min.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_minmin.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_mix.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_r_lh_a0pa1.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_r_negneg.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rh_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rh_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rh_rnd12_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rh_rnd12_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rh_rnd20_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rh_rnd20_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rl_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rl_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rl_rnd12_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rl_rnd12_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rl_rnd20_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rl_rnd20_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rlh_rnd.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rm.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rmm.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rmp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rpm.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rpp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rr_lph_a1a0.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rrpm.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rrpm_aa.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rrpmmp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rrpmmp_sft.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rrpmmp_sft_x.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rrppmm.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rrppmm_sft.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rrppmm_sft_x.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_saa.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_sat_aa.S (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_search.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_sgn.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_a1a0.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_a1a0_iuw32.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_a1a0_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_ih.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_is.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_iu.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_t.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_tu.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_u.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_ih.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_is.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_iu.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_t.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_tu.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_u.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1a0.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1a0_iutsh.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1a0_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_mix.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a0.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a0_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a0_is.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a0_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a0_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a0_u.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1_is.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1_u.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1a0.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1a0_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1a0_is.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1a0_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1a0_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1a0_u.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_mix.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_ih.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_is.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_iu.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_m_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_m_iutsh.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_m_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_m_t.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_m_u.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_mix.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_t.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_tu.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_u.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_pair.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_is.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_m_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_m_is.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_m_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_m_u.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_u.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_a0alr.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_af.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_af_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_ahalf_ln.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_ahalf_ln_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_ahalf_lp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_ahalf_lp_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_ahalf_rn.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_ahalf_rn_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_ahalf_rp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_ahalf_rp_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_ahh.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_ahh_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_align16.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_align24.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_align8.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_amix.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_bitmux.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_bxor.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_expadj_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_expadj_l.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_expadj_r.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_expexp_r.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_fdepx.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_fextx.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_lf.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_lhalf_ln.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_lhalf_lp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_lhalf_rn.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_lhalf_rp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_lhh.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_lmix.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_ones.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_pack.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_rot.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_rot_mix.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_signbits_r.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_signbits_rh.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_signbits_rl.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_vmax.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_vmaxvmax.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_a0alr.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_af.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_af_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_ahalf_ln.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_ahalf_ln_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_ahalf_lp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_ahalf_lp_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_ahalf_rn.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_ahalf_rn_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_ahalf_rp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_ahalf_rp_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_ahh.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_ahh_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_amix.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_lf.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_lhalf_ln.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_lhalf_lp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_lhalf_rn.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_lhalf_rp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_lhh.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_lmix.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_rot.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_ld_dr_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_ld_dr_ipp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_ld_dr_ippm.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_ld_drhi_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_ld_drhi_ipp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_ld_drlo_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_ld_drlo_ipp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_st_dr_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_st_dr_ipp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_st_dr_ippm.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_st_drhi_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_st_drhi_ipp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_st_drlo_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_st_drlo_ipp.s (100%) rename sim/testsuite/{sim => }/bfin/c_except_illopcode.S (100%) rename sim/testsuite/{sim => }/bfin/c_except_sys_sstep.S (100%) rename sim/testsuite/{sim => }/bfin/c_except_user_mode.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_disable.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_disable_enable.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_excpt.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_loopsetup_stld.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_nested.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_nmi.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_pending.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_pending_2.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_timer.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_timer_reload.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_timer_tcount.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_timer_tscale.S (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_dreg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_drhi.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_drlo.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_h_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_h_ibml.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_h_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_l_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_l_ibml.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_l_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_lz_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_lz_ibml.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_lz_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_lzhi_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_lzhi_ibml.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_lzhi_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_pibml.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_b.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_mm.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_mm_b.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_mm_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_mm_xb.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_mm_xh.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_pp.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_pp_b.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_pp_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_pp_xb.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_pp_xh.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_ppmm_hbx.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_xb.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_xh.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_p_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_p_p_mm.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_p_p_pp.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_d.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_b.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_mm.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_mm_b.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_mm_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_pp.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_pp_b.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_pp_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_p_mm.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_p_pp.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_dr_b.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_dr_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_dr_xb.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_dr_xh.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_dreg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_preg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstidxl_st_dr_b.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstidxl_st_dr_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstidxl_st_dreg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstidxl_st_preg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstii_ld_dr_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstii_ld_dr_xh.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstii_ld_dreg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstii_ld_preg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstii_st_dr_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstii_st_dreg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstii_st_preg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstiifp_ld_dreg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstiifp_ld_preg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstiifp_st_dreg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstiifp_st_preg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstpmod_ld_dr_hi.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstpmod_ld_dr_lo.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstpmod_ld_dreg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstpmod_ld_h_xh.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstpmod_ld_lohi.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstpmod_st_dr_hi.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstpmod_st_dr_lo.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstpmod_st_dreg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstpmod_st_lohi.s (100%) rename sim/testsuite/{sim => }/bfin/c_linkage.s (100%) rename sim/testsuite/{sim => }/bfin/c_logi2op_alshft_mix.s (100%) rename sim/testsuite/{sim => }/bfin/c_logi2op_arith_shft.s (100%) rename sim/testsuite/{sim => }/bfin/c_logi2op_bitclr.s (100%) rename sim/testsuite/{sim => }/bfin/c_logi2op_bitset.s (100%) rename sim/testsuite/{sim => }/bfin/c_logi2op_bittgl.s (100%) rename sim/testsuite/{sim => }/bfin/c_logi2op_bittst.s (100%) rename sim/testsuite/{sim => }/bfin/c_logi2op_log_l_shft.s (100%) rename sim/testsuite/{sim => }/bfin/c_logi2op_log_l_shft_astat.S (100%) rename sim/testsuite/{sim => }/bfin/c_logi2op_log_r_shft.s (100%) rename sim/testsuite/{sim => }/bfin/c_logi2op_log_r_shft_astat.S (100%) rename sim/testsuite/{sim => }/bfin/c_logi2op_nbittst.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_nested.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_nested_bot.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_nested_prelc.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_nested_top.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_overlap.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_preg_div2_lc0.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_preg_div2_lc1.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_preg_lc0.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_preg_lc1.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_preg_stld.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_prelc.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_topbotcntr.s (100%) rename sim/testsuite/{sim => }/bfin/c_mmr_interr_ctl.s (100%) rename sim/testsuite/{sim => }/bfin/c_mmr_loop.S (100%) rename sim/testsuite/{sim => }/bfin/c_mmr_loop_user_except.S (100%) rename sim/testsuite/{sim => }/bfin/c_mmr_ppop_illegal_adr.S (100%) rename sim/testsuite/{sim => }/bfin/c_mmr_ppopm_illegal_adr.S (100%) rename sim/testsuite/{sim => }/bfin/c_mmr_timer.S (100%) rename sim/testsuite/{sim => }/bfin/c_mode_supervisor.S (100%) rename sim/testsuite/{sim => }/bfin/c_mode_user.S (100%) rename sim/testsuite/{sim => }/bfin/c_mode_user_superivsor.S (100%) rename sim/testsuite/{sim => }/bfin/c_multi_issue_dsp_ld_ld.s (100%) rename sim/testsuite/{sim => }/bfin/c_multi_issue_dsp_ldst_1.s (100%) rename sim/testsuite/{sim => }/bfin/c_multi_issue_dsp_ldst_2.s (100%) rename sim/testsuite/{sim => }/bfin/c_progctrl_call_pcpr.s (100%) rename sim/testsuite/{sim => }/bfin/c_progctrl_call_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_progctrl_clisti_interr.S (100%) rename sim/testsuite/{sim => }/bfin/c_progctrl_csync_mmr.S (100%) rename sim/testsuite/{sim => }/bfin/c_progctrl_except_rtx.S (100%) rename sim/testsuite/{sim => }/bfin/c_progctrl_excpt.S (100%) rename sim/testsuite/{sim => }/bfin/c_progctrl_jump_pcpr.s (100%) rename sim/testsuite/{sim => }/bfin/c_progctrl_jump_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_progctrl_nop.s (100%) rename sim/testsuite/{sim => }/bfin/c_progctrl_raise_rt_i_n.S (100%) rename sim/testsuite/{sim => }/bfin/c_progctrl_rts.s (100%) rename sim/testsuite/{sim => }/bfin/c_ptr2op_pr_neg_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ptr2op_pr_sft_2_1.s (100%) rename sim/testsuite/{sim => }/bfin/c_ptr2op_pr_shadd_1_2.s (100%) rename sim/testsuite/{sim => }/bfin/c_pushpopmultiple_dp.s (100%) rename sim/testsuite/{sim => }/bfin/c_pushpopmultiple_dp_pair.s (100%) rename sim/testsuite/{sim => }/bfin/c_pushpopmultiple_dreg.s (100%) rename sim/testsuite/{sim => }/bfin/c_pushpopmultiple_preg.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_acc_acc.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_dag_lz_dep.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_dr_acc_acc.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_dr_dep_nostall.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_dr_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_dr_imlb.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_dr_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_imlb_dep_nostall.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_imlb_dep_stall.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_imlb_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_imlb_imlb.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_imlb_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_pr_dep_nostall.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_pr_dep_stall.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_pr_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_pr_imlb.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_pr_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ac_raise_mv.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ac_raise_mv_ppop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ac_regmv_pushpop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_dec_raise_pushpop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex1_brcc_mv_pop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex1_call_mv_pop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex1_j_mv_pop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex1_raise_brcc_mv_pop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex1_raise_call_mv_pop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex1_raise_j_mv_pop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex2_brcc_mp_mv_pop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex2_mmr_mvpop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex2_mmrj_mvpop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex2_raise_mmr_mvpop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex2_raise_mmrj_mvpop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex3_ls_brcc_mvp.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex3_ls_mmr_mvp.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex3_ls_mmrj_mvp.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_wb_cs_lsmmrj_mvp.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_wb_rti_lsmmrj_mvp.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_wb_rtn_lsmmrj_mvp.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_wb_rtx_lsmmrj_mvp.S (100%) rename sim/testsuite/{sim => }/bfin/c_ujump.s (100%) rename sim/testsuite/{sim => }/bfin/cc-alu.S (100%) rename sim/testsuite/{sim => }/bfin/cc-astat-bits.s (100%) rename sim/testsuite/{sim => }/bfin/cc0.s (100%) rename sim/testsuite/{sim => }/bfin/cc1.s (100%) rename sim/testsuite/{sim => }/bfin/cc5.S (100%) rename sim/testsuite/{sim => }/bfin/cec-exact-exception.S (100%) rename sim/testsuite/{sim => }/bfin/cec-ifetch.S (100%) rename sim/testsuite/{sim => }/bfin/cec-multi-pending.S (100%) rename sim/testsuite/{sim => }/bfin/cec-no-snen-reti.S (100%) rename sim/testsuite/{sim => }/bfin/cec-non-operating-env.s (100%) rename sim/testsuite/{sim => }/bfin/cec-raise-reti.S (100%) rename sim/testsuite/{sim => }/bfin/cec-snen-reti.S (100%) rename sim/testsuite/{sim => }/bfin/cec-syscfg-ssstep.S (100%) rename sim/testsuite/{sim => }/bfin/cec-system-call.S (100%) rename sim/testsuite/{sim => }/bfin/cir.s (100%) rename sim/testsuite/{sim => }/bfin/cir1.s (100%) rename sim/testsuite/{sim => }/bfin/cli-sti.s (100%) rename sim/testsuite/{sim => }/bfin/cmpacc.s (100%) rename sim/testsuite/{sim => }/bfin/cmpdreg.S (100%) rename sim/testsuite/{sim => }/bfin/compare.s (100%) rename sim/testsuite/{sim => }/bfin/conv_enc_gen.s (100%) rename sim/testsuite/{sim => }/bfin/cycles.s (100%) rename sim/testsuite/{sim => }/bfin/d0.s (100%) rename sim/testsuite/{sim => }/bfin/d1.s (100%) rename sim/testsuite/{sim => }/bfin/d2.s (100%) rename sim/testsuite/{sim => }/bfin/dbg_brprd_ntkn_src_kill.S (100%) rename sim/testsuite/{sim => }/bfin/dbg_brtkn_nprd_src_kill.S (100%) rename sim/testsuite/{sim => }/bfin/dbg_jmp_src_kill.S (100%) rename sim/testsuite/{sim => }/bfin/dbg_tr_basic.S (100%) rename sim/testsuite/{sim => }/bfin/dbg_tr_simplejp.S (100%) rename sim/testsuite/{sim => }/bfin/dbg_tr_tbuf0.S (100%) rename sim/testsuite/{sim => }/bfin/dbg_tr_umode.S (100%) rename sim/testsuite/{sim => }/bfin/disalnexcpt_implicit.S (100%) rename sim/testsuite/{sim => }/bfin/div0.s (100%) rename sim/testsuite/{sim => }/bfin/divq.s (100%) rename sim/testsuite/{sim => }/bfin/dotproduct.s (100%) rename sim/testsuite/{sim => }/bfin/dotproduct2.s (100%) rename sim/testsuite/{sim => }/bfin/double_prec_mult.s (100%) rename sim/testsuite/{sim => }/bfin/dsp_a4.s (100%) rename sim/testsuite/{sim => }/bfin/dsp_a7.s (100%) rename sim/testsuite/{sim => }/bfin/dsp_a8.s (100%) rename sim/testsuite/{sim => }/bfin/dsp_d0.s (100%) rename sim/testsuite/{sim => }/bfin/dsp_d1.s (100%) rename sim/testsuite/{sim => }/bfin/dsp_neg.S (100%) rename sim/testsuite/{sim => }/bfin/dsp_s1.s (100%) rename sim/testsuite/{sim => }/bfin/e0.s (100%) rename sim/testsuite/{sim => }/bfin/edn_snafu.s (100%) rename sim/testsuite/{sim => }/bfin/eu_dsp32mac_s.s (100%) rename sim/testsuite/{sim => }/bfin/events.s (100%) rename sim/testsuite/{sim => }/bfin/f221.s (100%) rename sim/testsuite/{sim => }/bfin/fact.s (100%) rename sim/testsuite/{sim => }/bfin/fir.s (100%) rename sim/testsuite/{sim => }/bfin/fsm.s (100%) rename sim/testsuite/{sim => }/bfin/greg2.s (100%) rename sim/testsuite/{sim => }/bfin/hwloop-bits.S (100%) rename sim/testsuite/{sim => }/bfin/hwloop-branch-in.s (100%) rename sim/testsuite/{sim => }/bfin/hwloop-branch-out.s (100%) rename sim/testsuite/{sim => }/bfin/hwloop-lt-bits.s (100%) rename sim/testsuite/{sim => }/bfin/hwloop-nested.s (100%) rename sim/testsuite/{sim => }/bfin/i0.s (100%) rename sim/testsuite/{sim => }/bfin/iir.s (100%) rename sim/testsuite/{sim => }/bfin/issue103.s (100%) rename sim/testsuite/{sim => }/bfin/issue109.s (100%) rename sim/testsuite/{sim => }/bfin/issue112.s (100%) rename sim/testsuite/{sim => }/bfin/issue113.s (100%) rename sim/testsuite/{sim => }/bfin/issue117.s (100%) rename sim/testsuite/{sim => }/bfin/issue118.s (100%) rename sim/testsuite/{sim => }/bfin/issue119.s (100%) rename sim/testsuite/{sim => }/bfin/issue121.s (100%) rename sim/testsuite/{sim => }/bfin/issue123.s (100%) rename sim/testsuite/{sim => }/bfin/issue124.s (100%) rename sim/testsuite/{sim => }/bfin/issue125.s (100%) rename sim/testsuite/{sim => }/bfin/issue126.s (100%) rename sim/testsuite/{sim => }/bfin/issue127.s (100%) rename sim/testsuite/{sim => }/bfin/issue129.s (100%) rename sim/testsuite/{sim => }/bfin/issue139.S (100%) rename sim/testsuite/{sim => }/bfin/issue140.S (100%) rename sim/testsuite/{sim => }/bfin/issue142.s (100%) rename sim/testsuite/{sim => }/bfin/issue144.s (100%) rename sim/testsuite/{sim => }/bfin/issue146.S (100%) rename sim/testsuite/{sim => }/bfin/issue175.s (100%) rename sim/testsuite/{sim => }/bfin/issue205.s (100%) rename sim/testsuite/{sim => }/bfin/issue257.s (100%) rename sim/testsuite/{sim => }/bfin/issue272.S (100%) rename sim/testsuite/{sim => }/bfin/issue83.s (100%) rename sim/testsuite/{sim => }/bfin/issue89.s (100%) rename sim/testsuite/{sim => }/bfin/l0.s (100%) rename sim/testsuite/{sim => }/bfin/l0shift.s (100%) rename sim/testsuite/{sim => }/bfin/l2_loop.s (100%) rename sim/testsuite/{sim => }/bfin/link-2.s (100%) rename sim/testsuite/{sim => }/bfin/link.s (100%) rename sim/testsuite/{sim => }/bfin/lmu_cplb_multiple0.S (100%) rename sim/testsuite/{sim => }/bfin/lmu_cplb_multiple1.S (100%) rename sim/testsuite/{sim => }/bfin/lmu_excpt_align.S (100%) rename sim/testsuite/{sim => }/bfin/lmu_excpt_default.S (100%) rename sim/testsuite/{sim => }/bfin/lmu_excpt_illaddr.S (100%) rename sim/testsuite/{sim => }/bfin/lmu_excpt_prot0.S (100%) rename sim/testsuite/{sim => }/bfin/lmu_excpt_prot1.S (100%) rename sim/testsuite/{sim => }/bfin/load.s (100%) rename sim/testsuite/{sim => }/bfin/logic.s (100%) rename sim/testsuite/{sim => }/bfin/loop_snafu.s (100%) rename sim/testsuite/{sim => }/bfin/loop_strncpy.s (100%) rename sim/testsuite/{sim => }/bfin/lp0.s (100%) rename sim/testsuite/{sim => }/bfin/lp1.s (100%) rename sim/testsuite/{sim => }/bfin/lsetup.s (100%) rename sim/testsuite/{sim => }/bfin/m0boundary.s (100%) rename sim/testsuite/{sim => }/bfin/m1.S (100%) rename sim/testsuite/{sim => }/bfin/m10.s (100%) rename sim/testsuite/{sim => }/bfin/m11.s (100%) rename sim/testsuite/{sim => }/bfin/m12.s (100%) rename sim/testsuite/{sim => }/bfin/m13.s (100%) rename sim/testsuite/{sim => }/bfin/m14.s (100%) rename sim/testsuite/{sim => }/bfin/m15.s (100%) rename sim/testsuite/{sim => }/bfin/m16.s (100%) rename sim/testsuite/{sim => }/bfin/m17.s (100%) rename sim/testsuite/{sim => }/bfin/m2.s (100%) rename sim/testsuite/{sim => }/bfin/m3.s (100%) rename sim/testsuite/{sim => }/bfin/m4.s (100%) rename sim/testsuite/{sim => }/bfin/m5.s (100%) rename sim/testsuite/{sim => }/bfin/m6.s (100%) rename sim/testsuite/{sim => }/bfin/m7.s (100%) rename sim/testsuite/{sim => }/bfin/m8.s (100%) rename sim/testsuite/{sim => }/bfin/m9.s (100%) rename sim/testsuite/{sim => }/bfin/mac2halfreg.S (100%) rename sim/testsuite/{sim => }/bfin/math.s (100%) rename sim/testsuite/{sim => }/bfin/max_min_flags.s (100%) rename sim/testsuite/{sim => }/bfin/mc_s2.s (100%) rename sim/testsuite/{sim => }/bfin/mdma-32bit-1d-neg-count.c (100%) rename sim/testsuite/{sim => }/bfin/mdma-32bit-1d.c (100%) rename sim/testsuite/{sim => }/bfin/mdma-8bit-1d-neg-count.c (100%) rename sim/testsuite/{sim => }/bfin/mdma-8bit-1d.c (100%) rename sim/testsuite/{sim => }/bfin/mdma-skel.h (100%) rename sim/testsuite/{sim => }/bfin/mem3.s (100%) rename sim/testsuite/{sim => }/bfin/mmr-exception.s (100%) rename sim/testsuite/{sim => }/bfin/move.s (100%) rename sim/testsuite/{sim => }/bfin/msa_acp_5.10.S (100%) rename sim/testsuite/{sim => }/bfin/msa_acp_5.12_1.S (100%) rename sim/testsuite/{sim => }/bfin/msa_acp_5.12_2.S (100%) rename sim/testsuite/{sim => }/bfin/msa_acp_5_10.s (100%) rename sim/testsuite/{sim => }/bfin/mult.s (100%) rename sim/testsuite/{sim => }/bfin/neg-2.S (100%) rename sim/testsuite/{sim => }/bfin/neg-3.S (100%) rename sim/testsuite/{sim => }/bfin/neg.S (100%) rename sim/testsuite/{sim => }/bfin/nshift.s (100%) rename sim/testsuite/{sim => }/bfin/pr.s (100%) rename sim/testsuite/{sim => }/bfin/push-pop-multiple.s (100%) rename sim/testsuite/{sim => }/bfin/push-pop.s (100%) rename sim/testsuite/{sim => }/bfin/pushpopreg_1.s (100%) rename sim/testsuite/{sim => }/bfin/quadaddsub.s (100%) rename sim/testsuite/{sim => }/bfin/random_0001.s (100%) rename sim/testsuite/{sim => }/bfin/random_0002.S (100%) rename sim/testsuite/{sim => }/bfin/random_0003.S (100%) rename sim/testsuite/{sim => }/bfin/random_0004.S (100%) rename sim/testsuite/{sim => }/bfin/random_0005.S (100%) rename sim/testsuite/{sim => }/bfin/random_0006.S (100%) rename sim/testsuite/{sim => }/bfin/random_0007.S (100%) rename sim/testsuite/{sim => }/bfin/random_0008.S (100%) rename sim/testsuite/{sim => }/bfin/random_0009.S (100%) rename sim/testsuite/{sim => }/bfin/random_0010.S (100%) rename sim/testsuite/{sim => }/bfin/random_0011.S (100%) rename sim/testsuite/{sim => }/bfin/random_0012.S (100%) rename sim/testsuite/{sim => }/bfin/random_0013.S (100%) rename sim/testsuite/{sim => }/bfin/random_0014.S (100%) rename sim/testsuite/{sim => }/bfin/random_0015.S (100%) rename sim/testsuite/{sim => }/bfin/random_0016.S (100%) rename sim/testsuite/{sim => }/bfin/random_0017.S (100%) rename sim/testsuite/{sim => }/bfin/random_0018.S (100%) rename sim/testsuite/{sim => }/bfin/random_0019.S (100%) rename sim/testsuite/{sim => }/bfin/random_0020.S (100%) rename sim/testsuite/{sim => }/bfin/random_0021.S (100%) rename sim/testsuite/{sim => }/bfin/random_0022.S (100%) rename sim/testsuite/{sim => }/bfin/random_0023.S (100%) rename sim/testsuite/{sim => }/bfin/random_0024.S (100%) rename sim/testsuite/{sim => }/bfin/random_0025.S (100%) rename sim/testsuite/{sim => }/bfin/random_0026.S (100%) rename sim/testsuite/{sim => }/bfin/random_0027.S (100%) rename sim/testsuite/{sim => }/bfin/random_0028.S (100%) rename sim/testsuite/{sim => }/bfin/random_0029.S (100%) rename sim/testsuite/{sim => }/bfin/random_0030.S (100%) rename sim/testsuite/{sim => }/bfin/random_0031.S (100%) rename sim/testsuite/{sim => }/bfin/random_0032.S (100%) rename sim/testsuite/{sim => }/bfin/random_0033.S (100%) rename sim/testsuite/{sim => }/bfin/random_0034.S (100%) rename sim/testsuite/{sim => }/bfin/random_0035.S (100%) rename sim/testsuite/{sim => }/bfin/random_0036.S (100%) rename sim/testsuite/{sim => }/bfin/random_0037.S (100%) rename sim/testsuite/{sim => }/bfin/run-tests.sh (100%) rename sim/testsuite/{sim => }/bfin/s0.s (100%) rename sim/testsuite/{sim => }/bfin/s1.s (100%) rename sim/testsuite/{sim => }/bfin/s10.s (100%) rename sim/testsuite/{sim => }/bfin/s11.s (100%) rename sim/testsuite/{sim => }/bfin/s12.s (100%) rename sim/testsuite/{sim => }/bfin/s13.s (100%) rename sim/testsuite/{sim => }/bfin/s14.s (100%) rename sim/testsuite/{sim => }/bfin/s15.s (100%) rename sim/testsuite/{sim => }/bfin/s16.s (100%) rename sim/testsuite/{sim => }/bfin/s17.s (100%) rename sim/testsuite/{sim => }/bfin/s18.s (100%) rename sim/testsuite/{sim => }/bfin/s19.s (100%) rename sim/testsuite/{sim => }/bfin/s2.s (100%) rename sim/testsuite/{sim => }/bfin/s20.s (100%) rename sim/testsuite/{sim => }/bfin/s21.s (98%) rename sim/testsuite/{sim => }/bfin/s3.s (100%) rename sim/testsuite/{sim => }/bfin/s30.s (100%) rename sim/testsuite/{sim => }/bfin/s4.s (100%) rename sim/testsuite/{sim => }/bfin/s5.s (100%) rename sim/testsuite/{sim => }/bfin/s6.s (100%) rename sim/testsuite/{sim => }/bfin/s7.s (100%) rename sim/testsuite/{sim => }/bfin/s8.s (100%) rename sim/testsuite/{sim => }/bfin/s9.s (100%) rename sim/testsuite/{sim => }/bfin/saatest.s (100%) rename sim/testsuite/{sim => }/bfin/se_all16bitopcodes.S (100%) rename sim/testsuite/{sim => }/bfin/se_all32bitopcodes.S (100%) rename sim/testsuite/{sim => }/bfin/se_all32bitopcodes.lds (100%) rename sim/testsuite/{sim => }/bfin/se_all64bitg0opcodes.S (100%) rename sim/testsuite/{sim => }/bfin/se_all64bitg1opcodes.S (100%) rename sim/testsuite/{sim => }/bfin/se_all64bitg2opcodes.S (100%) rename sim/testsuite/{sim => }/bfin/se_allopcodes.h (100%) rename sim/testsuite/{sim => }/bfin/se_brtarget_stall.S (100%) rename sim/testsuite/{sim => }/bfin/se_bug_ui.S (100%) rename sim/testsuite/{sim => }/bfin/se_bug_ui2.S (100%) rename sim/testsuite/{sim => }/bfin/se_bug_ui3.S (100%) rename sim/testsuite/{sim => }/bfin/se_cc2stat_haz.S (100%) rename sim/testsuite/{sim => }/bfin/se_cc_kill.S (100%) rename sim/testsuite/{sim => }/bfin/se_cof.S (100%) rename sim/testsuite/{sim => }/bfin/se_event_quad.S (100%) rename sim/testsuite/{sim => }/bfin/se_excpt_dagprotviol.S (100%) rename sim/testsuite/{sim => }/bfin/se_excpt_ifprotviol.S (100%) rename sim/testsuite/{sim => }/bfin/se_excpt_ssstep.S (100%) rename sim/testsuite/{sim => }/bfin/se_illegalcombination.S (100%) rename sim/testsuite/{sim => }/bfin/se_kill_wbbr.S (100%) rename sim/testsuite/{sim => }/bfin/se_kills2.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_disable.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_kill.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_kill_01.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_kill_dcr.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_kill_dcr_01.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_lr.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_mv2lb_stall.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_mv2lc.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_mv2lc_stall.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_mv2lt_stall.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_nest_ppm.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_nest_ppm_1.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_nest_ppm_2.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_ppm.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_ppm_1.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_ppm_int.S (100%) rename sim/testsuite/{sim => }/bfin/se_lsetup_kill.S (100%) rename sim/testsuite/{sim => }/bfin/se_misaligned_fetch.S (100%) rename sim/testsuite/{sim => }/bfin/se_more_ret_haz.S (100%) rename sim/testsuite/{sim => }/bfin/se_mv2lp.S (100%) rename sim/testsuite/{sim => }/bfin/se_oneins_zoff.S (100%) rename sim/testsuite/{sim => }/bfin/se_popkill.S (100%) rename sim/testsuite/{sim => }/bfin/se_regmv_usp_sysreg.S (100%) rename sim/testsuite/{sim => }/bfin/se_rets_hazard.s (100%) rename sim/testsuite/{sim => }/bfin/se_rts_rti.S (100%) rename sim/testsuite/{sim => }/bfin/se_ssstep_dagprotviol.S (100%) rename sim/testsuite/{sim => }/bfin/se_ssync.S (100%) rename sim/testsuite/{sim => }/bfin/se_stall_if2.S (100%) rename sim/testsuite/{sim => }/bfin/se_undefinedinstruction1.S (100%) rename sim/testsuite/{sim => }/bfin/se_undefinedinstruction2.S (100%) rename sim/testsuite/{sim => }/bfin/se_undefinedinstruction3.S (100%) rename sim/testsuite/{sim => }/bfin/se_undefinedinstruction4.S (100%) rename sim/testsuite/{sim => }/bfin/se_usermode_protviol.S (100%) rename sim/testsuite/{sim => }/bfin/seqstat.s (100%) rename sim/testsuite/{sim => }/bfin/sign.s (100%) rename sim/testsuite/{sim => }/bfin/simple0.s (100%) rename sim/testsuite/{sim => }/bfin/sri.s (100%) rename sim/testsuite/{sim => }/bfin/stk.s (100%) rename sim/testsuite/{sim => }/bfin/stk2.s (100%) rename sim/testsuite/{sim => }/bfin/stk3.s (100%) rename sim/testsuite/{sim => }/bfin/stk4.s (100%) rename sim/testsuite/{sim => }/bfin/stk5.s (100%) rename sim/testsuite/{sim => }/bfin/stk6.s (100%) rename sim/testsuite/{sim => }/bfin/syscfg.s (100%) rename sim/testsuite/{sim => }/bfin/tar10622.s (100%) rename sim/testsuite/{sim => }/bfin/test-dma.h (100%) rename sim/testsuite/{sim => }/bfin/test.h (100%) rename sim/testsuite/{sim => }/bfin/testset.s (100%) rename sim/testsuite/{sim => }/bfin/testset2.s (100%) rename sim/testsuite/{sim => }/bfin/testutils.inc (100%) rename sim/testsuite/{sim => }/bfin/unlink.S (100%) rename sim/testsuite/{sim => }/bfin/up0.s (100%) rename sim/testsuite/{sim => }/bfin/usp.S (100%) rename sim/testsuite/{sim => }/bfin/vec-abs-2.S (100%) rename sim/testsuite/{sim => }/bfin/vec-abs-3.S (100%) rename sim/testsuite/{sim => }/bfin/vec-abs.S (100%) rename sim/testsuite/{sim => }/bfin/vec-neg-2.S (100%) rename sim/testsuite/{sim => }/bfin/vec-neg-3.S (100%) rename sim/testsuite/{sim => }/bfin/vec-neg.S (100%) rename sim/testsuite/{sim => }/bfin/vecadd.s (100%) rename sim/testsuite/{sim => }/bfin/vit_max.s (100%) rename sim/testsuite/{sim => }/bfin/vit_max2.s (100%) rename sim/testsuite/{sim => }/bfin/viterbi2.s (100%) rename sim/testsuite/{sim => }/bfin/wtf.s (100%) rename sim/testsuite/{sim => }/bfin/x1.s (100%) rename sim/testsuite/{sim => }/bfin/zcall.s (100%) rename sim/testsuite/{sim => }/bfin/zeroflagrnd.s (100%) rename sim/testsuite/{sim => }/bpf/ChangeLog (100%) rename sim/testsuite/{sim => }/bpf/allinsn.exp (100%) rename sim/testsuite/{sim => }/bpf/alu.s (100%) rename sim/testsuite/{sim => }/bpf/alu32.s (100%) rename sim/testsuite/{sim => }/bpf/endbe.s (100%) rename sim/testsuite/{sim => }/bpf/endle.s (100%) rename sim/testsuite/{sim => }/bpf/jmp.s (100%) rename sim/testsuite/{sim => }/bpf/jmp32.s (100%) rename sim/testsuite/{sim => }/bpf/ldabs.s (100%) rename sim/testsuite/{sim => }/bpf/mem.s (100%) rename sim/testsuite/{sim => }/bpf/mov.s (100%) rename sim/testsuite/{sim => }/bpf/testutils.inc (100%) rename sim/testsuite/{sim => }/bpf/xadd.s (100%) rename sim/testsuite/{sim => }/cr16/ChangeLog (100%) rename sim/testsuite/{sim => }/cr16/addb.cgs (100%) rename sim/testsuite/{sim => }/cr16/addd.cgs (100%) rename sim/testsuite/{sim => }/cr16/addi.cgs (100%) rename sim/testsuite/{sim => }/cr16/addw.cgs (100%) rename sim/testsuite/{sim => }/cr16/allinsn.exp (100%) rename sim/testsuite/{sim => }/cr16/andb.cgs (100%) rename sim/testsuite/{sim => }/cr16/andd.cgs (100%) rename sim/testsuite/{sim => }/cr16/andw.cgs (100%) rename sim/testsuite/{sim => }/cr16/ashub.cgs (100%) rename sim/testsuite/{sim => }/cr16/ashub_i.cgs (100%) rename sim/testsuite/{sim => }/cr16/ashud.cgs (100%) rename sim/testsuite/{sim => }/cr16/ashud_i.cgs (100%) rename sim/testsuite/{sim => }/cr16/ashuw.cgs (100%) rename sim/testsuite/{sim => }/cr16/ashuw_i.cgs (100%) rename sim/testsuite/{sim => }/cr16/bal1_24.cgs (100%) rename sim/testsuite/{sim => }/cr16/bal2_24.cgs (100%) rename sim/testsuite/{sim => }/cr16/bcc.cgs (100%) rename sim/testsuite/{sim => }/cr16/bcs.cgs (100%) rename sim/testsuite/{sim => }/cr16/beq.cgs (100%) rename sim/testsuite/{sim => }/cr16/beq0b.cgs (100%) rename sim/testsuite/{sim => }/cr16/beq0w.cgs (100%) rename sim/testsuite/{sim => }/cr16/bge.cgs (100%) rename sim/testsuite/{sim => }/cr16/bgt.cgs (100%) rename sim/testsuite/{sim => }/cr16/bhi.cgs (100%) rename sim/testsuite/{sim => }/cr16/bhs.cgs (100%) rename sim/testsuite/{sim => }/cr16/bht.cgs (100%) rename sim/testsuite/{sim => }/cr16/blo.cgs (100%) rename sim/testsuite/{sim => }/cr16/bls.cgs (100%) rename sim/testsuite/{sim => }/cr16/blt.cgs (100%) rename sim/testsuite/{sim => }/cr16/bne.cgs (100%) rename sim/testsuite/{sim => }/cr16/bne0b.cgs (100%) rename sim/testsuite/{sim => }/cr16/bne0w.cgs (100%) rename sim/testsuite/{sim => }/cr16/br.cgs (100%) rename sim/testsuite/{sim => }/cr16/cbitb.cgs (100%) rename sim/testsuite/{sim => }/cr16/cbitw.cgs (100%) rename sim/testsuite/{sim => }/cr16/cmpb.cgs (100%) rename sim/testsuite/{sim => }/cr16/cmpb_i.cgs (100%) rename sim/testsuite/{sim => }/cr16/cmpd.cgs (100%) rename sim/testsuite/{sim => }/cr16/cmpd_i.cgs (100%) rename sim/testsuite/{sim => }/cr16/cmpi.cgs (100%) rename sim/testsuite/{sim => }/cr16/cmpw.cgs (100%) rename sim/testsuite/{sim => }/cr16/cmpw_i.cgs (100%) rename sim/testsuite/{sim => }/cr16/excp.cgs (100%) rename sim/testsuite/{sim => }/cr16/hello.ms (100%) rename sim/testsuite/{sim => }/cr16/hw-trap.ms (100%) rename sim/testsuite/{sim => }/cr16/jal.cgs (100%) rename sim/testsuite/{sim => }/cr16/jcc.cgs (100%) rename sim/testsuite/{sim => }/cr16/jcs.cgs (100%) rename sim/testsuite/{sim => }/cr16/jeq.cgs (100%) rename sim/testsuite/{sim => }/cr16/jfc.cgs (100%) rename sim/testsuite/{sim => }/cr16/jfs.cgs (100%) rename sim/testsuite/{sim => }/cr16/jge.cgs (100%) rename sim/testsuite/{sim => }/cr16/jgt.cgs (100%) rename sim/testsuite/{sim => }/cr16/jhi.cgs (100%) rename sim/testsuite/{sim => }/cr16/jhs.cgs (100%) rename sim/testsuite/{sim => }/cr16/jlo.cgs (100%) rename sim/testsuite/{sim => }/cr16/jls.cgs (100%) rename sim/testsuite/{sim => }/cr16/jlt.cgs (100%) rename sim/testsuite/{sim => }/cr16/jne.cgs (100%) rename sim/testsuite/{sim => }/cr16/jump.cgs (100%) rename sim/testsuite/{sim => }/cr16/loadb.cgs (100%) rename sim/testsuite/{sim => }/cr16/loadd.cgs (100%) rename sim/testsuite/{sim => }/cr16/loadm.cgs (100%) rename sim/testsuite/{sim => }/cr16/loadmp.cgs (100%) rename sim/testsuite/{sim => }/cr16/loadw.cgs (100%) rename sim/testsuite/{sim => }/cr16/lpr-spr.cgs (100%) rename sim/testsuite/{sim => }/cr16/lprd-sprd.cgs (100%) rename sim/testsuite/{sim => }/cr16/lshb.cgs (100%) rename sim/testsuite/{sim => }/cr16/lshb_i.cgs (100%) rename sim/testsuite/{sim => }/cr16/lshd.cgs (100%) rename sim/testsuite/{sim => }/cr16/lshd_i.cgs (100%) rename sim/testsuite/{sim => }/cr16/lshw.cgs (100%) rename sim/testsuite/{sim => }/cr16/lshw_i.cgs (100%) rename sim/testsuite/{sim => }/cr16/macqw.cgs (100%) rename sim/testsuite/{sim => }/cr16/macsw.cgs (100%) rename sim/testsuite/{sim => }/cr16/macuw.cgs (100%) rename sim/testsuite/{sim => }/cr16/misc.exp (100%) rename sim/testsuite/{sim => }/cr16/movb.cgs (100%) rename sim/testsuite/{sim => }/cr16/movd.cgs (100%) rename sim/testsuite/{sim => }/cr16/movw.cgs (100%) rename sim/testsuite/{sim => }/cr16/movxb.cgs (100%) rename sim/testsuite/{sim => }/cr16/movxw.cgs (100%) rename sim/testsuite/{sim => }/cr16/movzb.cgs (100%) rename sim/testsuite/{sim => }/cr16/movzw.cgs (100%) rename sim/testsuite/{sim => }/cr16/mulb.cgs (100%) rename sim/testsuite/{sim => }/cr16/mulsb.cgs (100%) rename sim/testsuite/{sim => }/cr16/mulsw.cgs (100%) rename sim/testsuite/{sim => }/cr16/muluw.cgs (100%) rename sim/testsuite/{sim => }/cr16/mulw.cgs (100%) rename sim/testsuite/{sim => }/cr16/nop.cgs (100%) rename sim/testsuite/{sim => }/cr16/orb.cgs (100%) rename sim/testsuite/{sim => }/cr16/ord.cgs (100%) rename sim/testsuite/{sim => }/cr16/orw.cgs (100%) rename sim/testsuite/{sim => }/cr16/pop1.cgs (100%) rename sim/testsuite/{sim => }/cr16/pop2.cgs (100%) rename sim/testsuite/{sim => }/cr16/pop3.cgs (100%) rename sim/testsuite/{sim => }/cr16/popret1.cgs (100%) rename sim/testsuite/{sim => }/cr16/popret2.cgs (100%) rename sim/testsuite/{sim => }/cr16/popret3.cgs (100%) rename sim/testsuite/{sim => }/cr16/push1.cgs (100%) rename sim/testsuite/{sim => }/cr16/push2.cgs (100%) rename sim/testsuite/{sim => }/cr16/push3.cgs (100%) rename sim/testsuite/{sim => }/cr16/sbitb.cgs (100%) rename sim/testsuite/{sim => }/cr16/sbitw.cgs (100%) rename sim/testsuite/{sim => }/cr16/scc.cgs (100%) rename sim/testsuite/{sim => }/cr16/scs.cgs (100%) rename sim/testsuite/{sim => }/cr16/seq.cgs (100%) rename sim/testsuite/{sim => }/cr16/sfc.cgs (100%) rename sim/testsuite/{sim => }/cr16/sfs.cgs (100%) rename sim/testsuite/{sim => }/cr16/sge.cgs (100%) rename sim/testsuite/{sim => }/cr16/sgt.cgs (100%) rename sim/testsuite/{sim => }/cr16/shi.cgs (100%) rename sim/testsuite/{sim => }/cr16/shs.cgs (100%) rename sim/testsuite/{sim => }/cr16/slo.cgs (100%) rename sim/testsuite/{sim => }/cr16/sls.cgs (100%) rename sim/testsuite/{sim => }/cr16/slt.cgs (100%) rename sim/testsuite/{sim => }/cr16/sne.cgs (100%) rename sim/testsuite/{sim => }/cr16/storb.cgs (100%) rename sim/testsuite/{sim => }/cr16/stord.cgs (100%) rename sim/testsuite/{sim => }/cr16/storw.cgs (100%) rename sim/testsuite/{sim => }/cr16/subb.cgs (100%) rename sim/testsuite/{sim => }/cr16/subd.cgs (100%) rename sim/testsuite/{sim => }/cr16/subi.cgs (100%) rename sim/testsuite/{sim => }/cr16/subw.cgs (100%) rename sim/testsuite/{sim => }/cr16/tbit.cgs (100%) rename sim/testsuite/{sim => }/cr16/tbitb.cgs (100%) rename sim/testsuite/{sim => }/cr16/tbitw.cgs (100%) rename sim/testsuite/{sim => }/cr16/testutils.inc (100%) rename sim/testsuite/{sim => }/cr16/uread16.ms (100%) rename sim/testsuite/{sim => }/cr16/uread32.ms (100%) rename sim/testsuite/{sim => }/cr16/xorb.cgs (100%) rename sim/testsuite/{sim => }/cr16/xord.cgs (100%) rename sim/testsuite/{sim => }/cr16/xorw.cgs (100%) rename sim/testsuite/{sim => }/cris/ChangeLog (100%) rename sim/testsuite/{sim => }/cris/asm/abs.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addcpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addcv32c.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addcv32m.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addcv32r.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addi.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addiv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addoc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addom.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addoq.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addq.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addqpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addswpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addxc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addxm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addxr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/andc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/andm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/andq.ms (100%) rename sim/testsuite/{sim => }/cris/asm/andr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/asm.exp (100%) rename sim/testsuite/{sim => }/cris/asm/asr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/ba.ms (100%) rename sim/testsuite/{sim => }/cris/asm/badarch1.ms (100%) rename sim/testsuite/{sim => }/cris/asm/bare1.ms (100%) rename sim/testsuite/{sim => }/cris/asm/bare2.ms (100%) rename sim/testsuite/{sim => }/cris/asm/bare3.ms (100%) rename sim/testsuite/{sim => }/cris/asm/bas.ms (100%) rename sim/testsuite/{sim => }/cris/asm/bccb.ms (100%) rename sim/testsuite/{sim => }/cris/asm/bdapc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/bdapm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/bdapq.ms (100%) rename sim/testsuite/{sim => }/cris/asm/bdapqpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/biap.ms (100%) rename sim/testsuite/{sim => }/cris/asm/boundc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/boundm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/boundmv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/boundr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/break.ms (100%) rename sim/testsuite/{sim => }/cris/asm/btst.ms (100%) rename sim/testsuite/{sim => }/cris/asm/ccr-v10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/ccs-v32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/clearfv10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/clearfv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/clrjmp1.ms (100%) rename sim/testsuite/{sim => }/cris/asm/cmpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/cmpm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/cmpq.ms (100%) rename sim/testsuite/{sim => }/cris/asm/cmpr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/cmpxc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/cmpxm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/dflags.ms (100%) rename sim/testsuite/{sim => }/cris/asm/dip.ms (100%) rename sim/testsuite/{sim => }/cris/asm/dstep.ms (100%) rename sim/testsuite/{sim => }/cris/asm/fidxd.ms (100%) rename sim/testsuite/{sim => }/cris/asm/fidxi.ms (100%) rename sim/testsuite/{sim => }/cris/asm/ftagd.ms (100%) rename sim/testsuite/{sim => }/cris/asm/ftagi.ms (100%) rename sim/testsuite/{sim => }/cris/asm/halt.ms (100%) rename sim/testsuite/{sim => }/cris/asm/io1.ms (100%) rename sim/testsuite/{sim => }/cris/asm/io2.ms (100%) rename sim/testsuite/{sim => }/cris/asm/io3.ms (100%) rename sim/testsuite/{sim => }/cris/asm/io4.ms (100%) rename sim/testsuite/{sim => }/cris/asm/io5.ms (100%) rename sim/testsuite/{sim => }/cris/asm/io6.ms (100%) rename sim/testsuite/{sim => }/cris/asm/io7.ms (100%) rename sim/testsuite/{sim => }/cris/asm/io8.ms (100%) rename sim/testsuite/{sim => }/cris/asm/io9.ms (100%) rename sim/testsuite/{sim => }/cris/asm/jsr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/jsrmv10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/jumpmp.ms (100%) rename sim/testsuite/{sim => }/cris/asm/jumppv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/lapc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/lsl.ms (100%) rename sim/testsuite/{sim => }/cris/asm/lsr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/lz.ms (100%) rename sim/testsuite/{sim => }/cris/asm/mcp.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movdelsr1.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movecpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movecr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movecrt10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movecrt32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movect10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movei.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movempc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movemr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movemrv10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movemrv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movepcb.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movepcd.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movepcw.ms (100%) rename sim/testsuite/{sim => }/cris/asm/moveq.ms (100%) rename sim/testsuite/{sim => }/cris/asm/moveqpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/mover.ms (100%) rename sim/testsuite/{sim => }/cris/asm/moverbpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/moverdpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/moverm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/moverpcb.ms (100%) rename sim/testsuite/{sim => }/cris/asm/moverpcd.ms (100%) rename sim/testsuite/{sim => }/cris/asm/moverpcw.ms (100%) rename sim/testsuite/{sim => }/cris/asm/moverwpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movesmp.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movmp.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movmp8.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movpmv10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movpmv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movppc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movpr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movprv10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movprv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movrss.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movscpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movscr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movsm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movsmpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movsr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movsrpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movssr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movucpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movucr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movum.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movumpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movur.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movurpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/mstep.ms (100%) rename sim/testsuite/{sim => }/cris/asm/msteppc1.ms (100%) rename sim/testsuite/{sim => }/cris/asm/msteppc2.ms (100%) rename sim/testsuite/{sim => }/cris/asm/msteppc3.ms (100%) rename sim/testsuite/{sim => }/cris/asm/mulv10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/mulv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/mulx.ms (100%) rename sim/testsuite/{sim => }/cris/asm/neg.ms (100%) rename sim/testsuite/{sim => }/cris/asm/nonvcv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/nopv10t.ms (100%) rename sim/testsuite/{sim => }/cris/asm/nopv32t.ms (100%) rename sim/testsuite/{sim => }/cris/asm/nopv32t2.ms (100%) rename sim/testsuite/{sim => }/cris/asm/nopv32t3.ms (100%) rename sim/testsuite/{sim => }/cris/asm/nopv32t4.ms (100%) rename sim/testsuite/{sim => }/cris/asm/not.ms (100%) rename sim/testsuite/{sim => }/cris/asm/op3.ms (100%) rename sim/testsuite/{sim => }/cris/asm/opterr1.ms (100%) rename sim/testsuite/{sim => }/cris/asm/opterr2.ms (100%) rename sim/testsuite/{sim => }/cris/asm/opterr3.ms (100%) rename sim/testsuite/{sim => }/cris/asm/opterr4.ms (100%) rename sim/testsuite/{sim => }/cris/asm/opterr5.ms (100%) rename sim/testsuite/{sim => }/cris/asm/option1.ms (100%) rename sim/testsuite/{sim => }/cris/asm/option2.ms (100%) rename sim/testsuite/{sim => }/cris/asm/option3.ms (100%) rename sim/testsuite/{sim => }/cris/asm/option4.ms (100%) rename sim/testsuite/{sim => }/cris/asm/orc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/orm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/orq.ms (100%) rename sim/testsuite/{sim => }/cris/asm/orr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/pcplus.ms (100%) rename sim/testsuite/{sim => }/cris/asm/pid1.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw1.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw11.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw12.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw13.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw14.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw15.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw16.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw17.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw2.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw3.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw4.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw5.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw6.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw7.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw8.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw9.ms (100%) rename sim/testsuite/{sim => }/cris/asm/ret.ms (100%) rename sim/testsuite/{sim => }/cris/asm/rfe.ms (100%) rename sim/testsuite/{sim => }/cris/asm/rfg.ms (100%) rename sim/testsuite/{sim => }/cris/asm/rfn.ms (100%) rename sim/testsuite/{sim => }/cris/asm/sbfs.ms (100%) rename sim/testsuite/{sim => }/cris/asm/scc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/sfe.ms (100%) rename sim/testsuite/{sim => }/cris/asm/subc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/subm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/subq.ms (100%) rename sim/testsuite/{sim => }/cris/asm/subqpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/subr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/subxc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/subxm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/subxr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/swap.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tb.ms (100%) rename sim/testsuite/{sim => }/cris/asm/test.ms (100%) rename sim/testsuite/{sim => }/cris/asm/testutils.inc (100%) rename sim/testsuite/{sim => }/cris/asm/tjmpsrv32-2.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tjmpsrv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tjsrcv10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tjsrcv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tmemv10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tmemv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tmulv10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tmulv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tmvm1.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tmvm2.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tmvmrv10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tmvmrv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tmvrmv10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tmvrmv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/user.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x0-v10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x0-v32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x1-v10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x1-v32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x10-v10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x2-v10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x2-v32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x3-v10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x3-v32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x4-v32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x5-v10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x5-v32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x6-v10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x6-v32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x7-v10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x7-v32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x8-v10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x9-v10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/xor.ms (100%) rename sim/testsuite/{sim => }/cris/c/access1.c (100%) rename sim/testsuite/{sim => }/cris/c/append1.c (100%) rename sim/testsuite/{sim => }/cris/c/badldso1.c (100%) rename sim/testsuite/{sim => }/cris/c/badldso2.c (100%) rename sim/testsuite/{sim => }/cris/c/badldso3.c (100%) rename sim/testsuite/{sim => }/cris/c/c.exp (100%) rename sim/testsuite/{sim => }/cris/c/clone1.c (100%) rename sim/testsuite/{sim => }/cris/c/clone2.c (100%) rename sim/testsuite/{sim => }/cris/c/clone3.c (100%) rename sim/testsuite/{sim => }/cris/c/clone4.c (100%) rename sim/testsuite/{sim => }/cris/c/clone5.c (100%) rename sim/testsuite/{sim => }/cris/c/clone6.c (100%) rename sim/testsuite/{sim => }/cris/c/ex1.c (100%) rename sim/testsuite/{sim => }/cris/c/exitg1.c (100%) rename sim/testsuite/{sim => }/cris/c/exitg2.c (100%) rename sim/testsuite/{sim => }/cris/c/fcntl1.c (100%) rename sim/testsuite/{sim => }/cris/c/fcntl2.c (100%) rename sim/testsuite/{sim => }/cris/c/fdopen1.c (100%) rename sim/testsuite/{sim => }/cris/c/fdopen2.c (100%) rename sim/testsuite/{sim => }/cris/c/freopen1.c (100%) rename sim/testsuite/{sim => }/cris/c/freopen2.c (100%) rename sim/testsuite/{sim => }/cris/c/ftruncate1.c (100%) rename sim/testsuite/{sim => }/cris/c/ftruncate2.c (100%) rename sim/testsuite/{sim => }/cris/c/getcwd1.c (100%) rename sim/testsuite/{sim => }/cris/c/gettod.c (100%) rename sim/testsuite/{sim => }/cris/c/hello.c (100%) rename sim/testsuite/{sim => }/cris/c/helloaout.c (100%) rename sim/testsuite/{sim => }/cris/c/hellodyn.c (100%) rename sim/testsuite/{sim => }/cris/c/hellodyn2.c (100%) rename sim/testsuite/{sim => }/cris/c/hellodyn3.c (100%) rename sim/testsuite/{sim => }/cris/c/kill1.c (100%) rename sim/testsuite/{sim => }/cris/c/kill2.c (100%) rename sim/testsuite/{sim => }/cris/c/kill3.c (100%) rename sim/testsuite/{sim => }/cris/c/mapbrk.c (100%) rename sim/testsuite/{sim => }/cris/c/mmap1.c (100%) rename sim/testsuite/{sim => }/cris/c/mmap2.c (100%) rename sim/testsuite/{sim => }/cris/c/mmap3.c (100%) rename sim/testsuite/{sim => }/cris/c/mmap4.c (100%) rename sim/testsuite/{sim => }/cris/c/mmap5.c (100%) rename sim/testsuite/{sim => }/cris/c/mmap6.c (100%) rename sim/testsuite/{sim => }/cris/c/mmap7.c (100%) rename sim/testsuite/{sim => }/cris/c/mmap8.c (100%) rename sim/testsuite/{sim => }/cris/c/mprotect1.c (100%) rename sim/testsuite/{sim => }/cris/c/mprotect2.c (100%) rename sim/testsuite/{sim => }/cris/c/mremap.c (100%) rename sim/testsuite/{sim => }/cris/c/openpf1.c (100%) rename sim/testsuite/{sim => }/cris/c/openpf2.c (100%) rename sim/testsuite/{sim => }/cris/c/openpf3.c (100%) rename sim/testsuite/{sim => }/cris/c/openpf4.c (100%) rename sim/testsuite/{sim => }/cris/c/openpf5.c (100%) rename sim/testsuite/{sim => }/cris/c/pipe1.c (100%) rename sim/testsuite/{sim => }/cris/c/pipe2.c (100%) rename sim/testsuite/{sim => }/cris/c/pipe3.c (100%) rename sim/testsuite/{sim => }/cris/c/pipe4.c (100%) rename sim/testsuite/{sim => }/cris/c/pipe5.c (100%) rename sim/testsuite/{sim => }/cris/c/pipe6.c (100%) rename sim/testsuite/{sim => }/cris/c/pipe7.c (100%) rename sim/testsuite/{sim => }/cris/c/readlink1.c (100%) rename sim/testsuite/{sim => }/cris/c/readlink10.c (100%) rename sim/testsuite/{sim => }/cris/c/readlink11.c (100%) rename sim/testsuite/{sim => }/cris/c/readlink2.c (100%) rename sim/testsuite/{sim => }/cris/c/readlink3.c (100%) rename sim/testsuite/{sim => }/cris/c/readlink4.c (100%) rename sim/testsuite/{sim => }/cris/c/readlink5.c (100%) rename sim/testsuite/{sim => }/cris/c/readlink6.c (100%) rename sim/testsuite/{sim => }/cris/c/readlink7.c (100%) rename sim/testsuite/{sim => }/cris/c/readlink8.c (100%) rename sim/testsuite/{sim => }/cris/c/readlink9.c (100%) rename sim/testsuite/{sim => }/cris/c/rename2.c (100%) rename sim/testsuite/{sim => }/cris/c/rtsigprocmask1.c (100%) rename sim/testsuite/{sim => }/cris/c/rtsigprocmask2.c (100%) rename sim/testsuite/{sim => }/cris/c/rtsigsuspend1.c (100%) rename sim/testsuite/{sim => }/cris/c/rtsigsuspend2.c (100%) rename sim/testsuite/{sim => }/cris/c/sched1.c (100%) rename sim/testsuite/{sim => }/cris/c/sched2.c (100%) rename sim/testsuite/{sim => }/cris/c/sched3.c (100%) rename sim/testsuite/{sim => }/cris/c/sched4.c (100%) rename sim/testsuite/{sim => }/cris/c/sched5.c (100%) rename sim/testsuite/{sim => }/cris/c/sched6.c (100%) rename sim/testsuite/{sim => }/cris/c/sched7.c (100%) rename sim/testsuite/{sim => }/cris/c/sched8.c (100%) rename sim/testsuite/{sim => }/cris/c/sched9.c (100%) rename sim/testsuite/{sim => }/cris/c/seek1.c (100%) rename sim/testsuite/{sim => }/cris/c/seek2.c (100%) rename sim/testsuite/{sim => }/cris/c/seek3.c (100%) rename sim/testsuite/{sim => }/cris/c/seek4.c (100%) rename sim/testsuite/{sim => }/cris/c/setrlimit1.c (100%) rename sim/testsuite/{sim => }/cris/c/settls1.c (100%) rename sim/testsuite/{sim => }/cris/c/sig1.c (100%) rename sim/testsuite/{sim => }/cris/c/sig10.c (100%) rename sim/testsuite/{sim => }/cris/c/sig11.c (100%) rename sim/testsuite/{sim => }/cris/c/sig12.c (100%) rename sim/testsuite/{sim => }/cris/c/sig13.c (100%) rename sim/testsuite/{sim => }/cris/c/sig2.c (100%) rename sim/testsuite/{sim => }/cris/c/sig3.c (100%) rename sim/testsuite/{sim => }/cris/c/sig4.c (100%) rename sim/testsuite/{sim => }/cris/c/sig5.c (100%) rename sim/testsuite/{sim => }/cris/c/sig6.c (100%) rename sim/testsuite/{sim => }/cris/c/sig7.c (100%) rename sim/testsuite/{sim => }/cris/c/sig8.c (100%) rename sim/testsuite/{sim => }/cris/c/sig9.c (100%) rename sim/testsuite/{sim => }/cris/c/sigreturn1.c (100%) rename sim/testsuite/{sim => }/cris/c/sigreturn2.c (100%) rename sim/testsuite/{sim => }/cris/c/sigreturn3.c (100%) rename sim/testsuite/{sim => }/cris/c/sigreturn4.c (100%) rename sim/testsuite/{sim => }/cris/c/sjlj.c (100%) rename sim/testsuite/{sim => }/cris/c/sock1.c (100%) rename sim/testsuite/{sim => }/cris/c/stat1.c (100%) rename sim/testsuite/{sim => }/cris/c/stat2.c (100%) rename sim/testsuite/{sim => }/cris/c/stat3.c (100%) rename sim/testsuite/{sim => }/cris/c/stat4.c (100%) rename sim/testsuite/{sim => }/cris/c/stat5.c (100%) rename sim/testsuite/{sim => }/cris/c/stat7.c (100%) rename sim/testsuite/{sim => }/cris/c/stat8.c (100%) rename sim/testsuite/{sim => }/cris/c/syscall1.c (100%) rename sim/testsuite/{sim => }/cris/c/syscall2.c (100%) rename sim/testsuite/{sim => }/cris/c/syscall3.c (100%) rename sim/testsuite/{sim => }/cris/c/syscall4.c (100%) rename sim/testsuite/{sim => }/cris/c/syscall5.c (100%) rename sim/testsuite/{sim => }/cris/c/syscall6.c (100%) rename sim/testsuite/{sim => }/cris/c/syscall7.c (100%) rename sim/testsuite/{sim => }/cris/c/syscall8.c (100%) rename sim/testsuite/{sim => }/cris/c/sysctl1.c (100%) rename sim/testsuite/{sim => }/cris/c/sysctl2.c (100%) rename sim/testsuite/{sim => }/cris/c/sysctl3.c (100%) rename sim/testsuite/{sim => }/cris/c/thread2.c (100%) rename sim/testsuite/{sim => }/cris/c/thread3.c (100%) rename sim/testsuite/{sim => }/cris/c/thread4.c (100%) rename sim/testsuite/{sim => }/cris/c/thread5.c (100%) rename sim/testsuite/{sim => }/cris/c/time1.c (100%) rename sim/testsuite/{sim => }/cris/c/time2.c (100%) rename sim/testsuite/{sim => }/cris/c/truncate1.c (100%) rename sim/testsuite/{sim => }/cris/c/truncate2.c (100%) rename sim/testsuite/{sim => }/cris/c/ugetrlimit1.c (100%) rename sim/testsuite/{sim => }/cris/c/uname1.c (100%) rename sim/testsuite/{sim => }/cris/c/writev1.c (100%) rename sim/testsuite/{sim => }/cris/c/writev2.c (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/host1.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq1.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq2.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq3.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq4.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq5.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq6.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/mbox1.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/mem1.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/mem2.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/poll1.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/quit.s (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/rvc.exp (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/std.dev (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/testutils.inc (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/trivial1.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/trivial2.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/trivial3.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/trivial4.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/trivial4.r (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/trivial5.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/wd1.ms (100%) rename sim/testsuite/{sim => }/d10v/ChangeLog (100%) rename sim/testsuite/{sim => }/d10v/allinsn.exp (100%) rename sim/testsuite/{sim => }/d10v/exit47.s (100%) rename sim/testsuite/{sim => }/d10v/hello.s (100%) rename sim/testsuite/{sim => }/d10v/t-ae-ld-d.s (100%) rename sim/testsuite/{sim => }/d10v/t-ae-ld-i.s (100%) rename sim/testsuite/{sim => }/d10v/t-ae-ld-id.s (100%) rename sim/testsuite/{sim => }/d10v/t-ae-ld-im.s (100%) rename sim/testsuite/{sim => }/d10v/t-ae-ld-ip.s (100%) rename sim/testsuite/{sim => }/d10v/t-ae-ld2w-d.s (100%) rename sim/testsuite/{sim => }/d10v/t-ae-ld2w-i.s (100%) rename sim/testsuite/{sim => }/d10v/t-ae-ld2w-id.s (100%) rename sim/testsuite/{sim => }/d10v/t-ae-ld2w-im.s (100%) rename sim/testsuite/{sim => }/d10v/t-ae-ld2w-ip.s (100%) rename sim/testsuite/{sim => }/d10v/t-ae-st-d.s (100%) rename sim/testsuite/{sim => }/d10v/t-ae-st-i.s (100%) rename sim/testsuite/{sim => }/d10v/t-ae-st-id.s (100%) rename sim/testsuite/{sim => }/d10v/t-ae-st-im.s (100%) rename sim/testsuite/{sim => }/d10v/t-ae-st-ip.s (100%) rename sim/testsuite/{sim => }/d10v/t-ae-st-is.s (100%) rename sim/testsuite/{sim => }/d10v/t-ae-st2w-d.s (100%) rename sim/testsuite/{sim => }/d10v/t-ae-st2w-i.s (100%) rename sim/testsuite/{sim => }/d10v/t-ae-st2w-id.s (100%) rename sim/testsuite/{sim => }/d10v/t-ae-st2w-im.s (100%) rename sim/testsuite/{sim => }/d10v/t-ae-st2w-ip.s (100%) rename sim/testsuite/{sim => }/d10v/t-ae-st2w-is.s (100%) rename sim/testsuite/{sim => }/d10v/t-dbt.s (100%) rename sim/testsuite/{sim => }/d10v/t-ld-st.s (100%) rename sim/testsuite/{sim => }/d10v/t-mac.s (100%) rename sim/testsuite/{sim => }/d10v/t-macros.i (100%) rename sim/testsuite/{sim => }/d10v/t-mod-ld-pre.s (100%) rename sim/testsuite/{sim => }/d10v/t-msbu.s (100%) rename sim/testsuite/{sim => }/d10v/t-mulxu.s (100%) rename sim/testsuite/{sim => }/d10v/t-mvtac.s (100%) rename sim/testsuite/{sim => }/d10v/t-mvtc.s (100%) rename sim/testsuite/{sim => }/d10v/t-rac.s (100%) rename sim/testsuite/{sim => }/d10v/t-rachi.s (100%) rename sim/testsuite/{sim => }/d10v/t-rdt.s (100%) rename sim/testsuite/{sim => }/d10v/t-rep.s (100%) rename sim/testsuite/{sim => }/d10v/t-rie-xx.s (100%) rename sim/testsuite/{sim => }/d10v/t-rte.s (100%) rename sim/testsuite/{sim => }/d10v/t-sac.s (100%) rename sim/testsuite/{sim => }/d10v/t-sachi.s (100%) rename sim/testsuite/{sim => }/d10v/t-sadd.s (100%) rename sim/testsuite/{sim => }/d10v/t-slae.s (100%) rename sim/testsuite/{sim => }/d10v/t-sp.s (100%) rename sim/testsuite/{sim => }/d10v/t-sub.s (100%) rename sim/testsuite/{sim => }/d10v/t-sub2w.s (100%) rename sim/testsuite/{sim => }/d10v/t-subi.s (100%) rename sim/testsuite/{sim => }/d10v/t-trap.s (100%) rename sim/testsuite/{sim => }/frv/ChangeLog (100%) rename sim/testsuite/{sim => }/frv/add.cgs (100%) rename sim/testsuite/{sim => }/frv/add.pcgs (100%) rename sim/testsuite/{sim => }/frv/addcc.cgs (100%) rename sim/testsuite/{sim => }/frv/addi.cgs (100%) rename sim/testsuite/{sim => }/frv/addicc.cgs (100%) rename sim/testsuite/{sim => }/frv/addx.cgs (100%) rename sim/testsuite/{sim => }/frv/addxcc.cgs (100%) rename sim/testsuite/{sim => }/frv/addxi.cgs (100%) rename sim/testsuite/{sim => }/frv/addxicc.cgs (100%) rename sim/testsuite/{sim => }/frv/allinsn.exp (100%) rename sim/testsuite/{sim => }/frv/and.cgs (100%) rename sim/testsuite/{sim => }/frv/andcc.cgs (100%) rename sim/testsuite/{sim => }/frv/andcr.cgs (100%) rename sim/testsuite/{sim => }/frv/andi.cgs (100%) rename sim/testsuite/{sim => }/frv/andicc.cgs (100%) rename sim/testsuite/{sim => }/frv/andncr.cgs (100%) rename sim/testsuite/{sim => }/frv/bar.cgs (100%) rename sim/testsuite/{sim => }/frv/bc.cgs (100%) rename sim/testsuite/{sim => }/frv/bcclr.cgs (100%) rename sim/testsuite/{sim => }/frv/bceqlr.cgs (100%) rename sim/testsuite/{sim => }/frv/bcgelr.cgs (100%) rename sim/testsuite/{sim => }/frv/bcgtlr.cgs (100%) rename sim/testsuite/{sim => }/frv/bchilr.cgs (100%) rename sim/testsuite/{sim => }/frv/bclelr.cgs (100%) rename sim/testsuite/{sim => }/frv/bclr.cgs (100%) rename sim/testsuite/{sim => }/frv/bclslr.cgs (100%) rename sim/testsuite/{sim => }/frv/bcltlr.cgs (100%) rename sim/testsuite/{sim => }/frv/bcnclr.cgs (100%) rename sim/testsuite/{sim => }/frv/bcnelr.cgs (100%) rename sim/testsuite/{sim => }/frv/bcnlr.cgs (100%) rename sim/testsuite/{sim => }/frv/bcnolr.cgs (100%) rename sim/testsuite/{sim => }/frv/bcnvlr.cgs (100%) rename sim/testsuite/{sim => }/frv/bcplr.cgs (100%) rename sim/testsuite/{sim => }/frv/bcralr.cgs (100%) rename sim/testsuite/{sim => }/frv/bctrlr.cgs (100%) rename sim/testsuite/{sim => }/frv/bcvlr.cgs (100%) rename sim/testsuite/{sim => }/frv/beq.cgs (100%) rename sim/testsuite/{sim => }/frv/beqlr.cgs (100%) rename sim/testsuite/{sim => }/frv/bge.cgs (100%) rename sim/testsuite/{sim => }/frv/bgelr.cgs (100%) rename sim/testsuite/{sim => }/frv/bgt.cgs (100%) rename sim/testsuite/{sim => }/frv/bgtlr.cgs (100%) rename sim/testsuite/{sim => }/frv/bhi.cgs (100%) rename sim/testsuite/{sim => }/frv/bhilr.cgs (100%) rename sim/testsuite/{sim => }/frv/ble.cgs (100%) rename sim/testsuite/{sim => }/frv/blelr.cgs (100%) rename sim/testsuite/{sim => }/frv/bls.cgs (100%) rename sim/testsuite/{sim => }/frv/blslr.cgs (100%) rename sim/testsuite/{sim => }/frv/blt.cgs (100%) rename sim/testsuite/{sim => }/frv/bltlr.cgs (100%) rename sim/testsuite/{sim => }/frv/bn.cgs (100%) rename sim/testsuite/{sim => }/frv/bnc.cgs (100%) rename sim/testsuite/{sim => }/frv/bnclr.cgs (100%) rename sim/testsuite/{sim => }/frv/bne.cgs (100%) rename sim/testsuite/{sim => }/frv/bnelr.cgs (100%) rename sim/testsuite/{sim => }/frv/bnlr.cgs (100%) rename sim/testsuite/{sim => }/frv/bno.cgs (100%) rename sim/testsuite/{sim => }/frv/bnolr.cgs (100%) rename sim/testsuite/{sim => }/frv/bnv.cgs (100%) rename sim/testsuite/{sim => }/frv/bnvlr.cgs (100%) rename sim/testsuite/{sim => }/frv/bp.cgs (100%) rename sim/testsuite/{sim => }/frv/bplr.cgs (100%) rename sim/testsuite/{sim => }/frv/bra.cgs (100%) rename sim/testsuite/{sim => }/frv/bralr.cgs (100%) rename sim/testsuite/{sim => }/frv/branch.pcgs (100%) rename sim/testsuite/{sim => }/frv/break.cgs (100%) rename sim/testsuite/{sim => }/frv/bv.cgs (100%) rename sim/testsuite/{sim => }/frv/bvlr.cgs (100%) rename sim/testsuite/{sim => }/frv/cache.ms (100%) rename sim/testsuite/{sim => }/frv/cadd.cgs (100%) rename sim/testsuite/{sim => }/frv/caddcc.cgs (100%) rename sim/testsuite/{sim => }/frv/call.cgs (100%) rename sim/testsuite/{sim => }/frv/call.pcgs (100%) rename sim/testsuite/{sim => }/frv/callil.cgs (100%) rename sim/testsuite/{sim => }/frv/calll.cgs (100%) rename sim/testsuite/{sim => }/frv/cand.cgs (100%) rename sim/testsuite/{sim => }/frv/candcc.cgs (100%) rename sim/testsuite/{sim => }/frv/ccalll.cgs (100%) rename sim/testsuite/{sim => }/frv/cckc.cgs (100%) rename sim/testsuite/{sim => }/frv/cckeq.cgs (100%) rename sim/testsuite/{sim => }/frv/cckge.cgs (100%) rename sim/testsuite/{sim => }/frv/cckgt.cgs (100%) rename sim/testsuite/{sim => }/frv/cckhi.cgs (100%) rename sim/testsuite/{sim => }/frv/cckle.cgs (100%) rename sim/testsuite/{sim => }/frv/cckls.cgs (100%) rename sim/testsuite/{sim => }/frv/ccklt.cgs (100%) rename sim/testsuite/{sim => }/frv/cckn.cgs (100%) rename sim/testsuite/{sim => }/frv/ccknc.cgs (100%) rename sim/testsuite/{sim => }/frv/cckne.cgs (100%) rename sim/testsuite/{sim => }/frv/cckno.cgs (100%) rename sim/testsuite/{sim => }/frv/ccknv.cgs (100%) rename sim/testsuite/{sim => }/frv/cckp.cgs (100%) rename sim/testsuite/{sim => }/frv/cckra.cgs (100%) rename sim/testsuite/{sim => }/frv/cckv.cgs (100%) rename sim/testsuite/{sim => }/frv/ccmp.cgs (100%) rename sim/testsuite/{sim => }/frv/cfabss.cgs (100%) rename sim/testsuite/{sim => }/frv/cfadds.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckeq.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckge.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckgt.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckle.cgs (100%) rename sim/testsuite/{sim => }/frv/cfcklg.cgs (100%) rename sim/testsuite/{sim => }/frv/cfcklt.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckne.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckno.cgs (100%) rename sim/testsuite/{sim => }/frv/cfcko.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckra.cgs (100%) rename sim/testsuite/{sim => }/frv/cfcku.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckue.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckug.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckuge.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckul.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckule.cgs (100%) rename sim/testsuite/{sim => }/frv/cfcmps.cgs (100%) rename sim/testsuite/{sim => }/frv/cfdivs.cgs (100%) rename sim/testsuite/{sim => }/frv/cfitos.cgs (100%) rename sim/testsuite/{sim => }/frv/cfmadds.cgs (100%) rename sim/testsuite/{sim => }/frv/cfmas.cgs (100%) rename sim/testsuite/{sim => }/frv/cfmovs.cgs (100%) rename sim/testsuite/{sim => }/frv/cfmss.cgs (100%) rename sim/testsuite/{sim => }/frv/cfmsubs.cgs (100%) rename sim/testsuite/{sim => }/frv/cfmuls.cgs (100%) rename sim/testsuite/{sim => }/frv/cfnegs.cgs (100%) rename sim/testsuite/{sim => }/frv/cfsqrts.cgs (100%) rename sim/testsuite/{sim => }/frv/cfstoi.cgs (100%) rename sim/testsuite/{sim => }/frv/cfsubs.cgs (100%) rename sim/testsuite/{sim => }/frv/cjmpl.cgs (100%) rename sim/testsuite/{sim => }/frv/ckc.cgs (100%) rename sim/testsuite/{sim => }/frv/ckeq.cgs (100%) rename sim/testsuite/{sim => }/frv/ckge.cgs (100%) rename sim/testsuite/{sim => }/frv/ckgt.cgs (100%) rename sim/testsuite/{sim => }/frv/ckhi.cgs (100%) rename sim/testsuite/{sim => }/frv/ckle.cgs (100%) rename sim/testsuite/{sim => }/frv/ckls.cgs (100%) rename sim/testsuite/{sim => }/frv/cklt.cgs (100%) rename sim/testsuite/{sim => }/frv/ckn.cgs (100%) rename sim/testsuite/{sim => }/frv/cknc.cgs (100%) rename sim/testsuite/{sim => }/frv/ckne.cgs (100%) rename sim/testsuite/{sim => }/frv/ckno.cgs (100%) rename sim/testsuite/{sim => }/frv/cknv.cgs (100%) rename sim/testsuite/{sim => }/frv/ckp.cgs (100%) rename sim/testsuite/{sim => }/frv/ckra.cgs (100%) rename sim/testsuite/{sim => }/frv/ckv.cgs (100%) rename sim/testsuite/{sim => }/frv/cld.cgs (100%) rename sim/testsuite/{sim => }/frv/cldbf.cgs (100%) rename sim/testsuite/{sim => }/frv/cldbfu.cgs (100%) rename sim/testsuite/{sim => }/frv/cldd.cgs (100%) rename sim/testsuite/{sim => }/frv/clddf.cgs (100%) rename sim/testsuite/{sim => }/frv/clddfu.cgs (100%) rename sim/testsuite/{sim => }/frv/clddu.cgs (100%) rename sim/testsuite/{sim => }/frv/cldf.cgs (100%) rename sim/testsuite/{sim => }/frv/cldfu.cgs (100%) rename sim/testsuite/{sim => }/frv/cldhf.cgs (100%) rename sim/testsuite/{sim => }/frv/cldhfu.cgs (100%) rename sim/testsuite/{sim => }/frv/cldq.cgs (100%) rename sim/testsuite/{sim => }/frv/cldqu.cgs (100%) rename sim/testsuite/{sim => }/frv/cldsb.cgs (100%) rename sim/testsuite/{sim => }/frv/cldsbu.cgs (100%) rename sim/testsuite/{sim => }/frv/cldsh.cgs (100%) rename sim/testsuite/{sim => }/frv/cldshu.cgs (100%) rename sim/testsuite/{sim => }/frv/cldu.cgs (100%) rename sim/testsuite/{sim => }/frv/cldub.cgs (100%) rename sim/testsuite/{sim => }/frv/cldubu.cgs (100%) rename sim/testsuite/{sim => }/frv/clduh.cgs (100%) rename sim/testsuite/{sim => }/frv/clduhu.cgs (100%) rename sim/testsuite/{sim => }/frv/clrfa.cgs (100%) rename sim/testsuite/{sim => }/frv/clrfr.cgs (100%) rename sim/testsuite/{sim => }/frv/clrga.cgs (100%) rename sim/testsuite/{sim => }/frv/clrgr.cgs (100%) rename sim/testsuite/{sim => }/frv/cmaddhss.cgs (100%) rename sim/testsuite/{sim => }/frv/cmaddhus.cgs (100%) rename sim/testsuite/{sim => }/frv/cmand.cgs (100%) rename sim/testsuite/{sim => }/frv/cmbtoh.cgs (100%) rename sim/testsuite/{sim => }/frv/cmbtohe.cgs (100%) rename sim/testsuite/{sim => }/frv/cmcpxis.cgs (100%) rename sim/testsuite/{sim => }/frv/cmcpxiu.cgs (100%) rename sim/testsuite/{sim => }/frv/cmcpxrs.cgs (100%) rename sim/testsuite/{sim => }/frv/cmcpxru.cgs (100%) rename sim/testsuite/{sim => }/frv/cmexpdhd.cgs (100%) rename sim/testsuite/{sim => }/frv/cmexpdhw.cgs (100%) rename sim/testsuite/{sim => }/frv/cmhtob.cgs (100%) rename sim/testsuite/{sim => }/frv/cmmachs.cgs (100%) rename sim/testsuite/{sim => }/frv/cmmachu.cgs (100%) rename sim/testsuite/{sim => }/frv/cmmulhs.cgs (100%) rename sim/testsuite/{sim => }/frv/cmmulhu.cgs (100%) rename sim/testsuite/{sim => }/frv/cmnot.cgs (100%) rename sim/testsuite/{sim => }/frv/cmor.cgs (100%) rename sim/testsuite/{sim => }/frv/cmov.cgs (100%) rename sim/testsuite/{sim => }/frv/cmovfg.cgs (100%) rename sim/testsuite/{sim => }/frv/cmovfgd.cgs (100%) rename sim/testsuite/{sim => }/frv/cmovgf.cgs (100%) rename sim/testsuite/{sim => }/frv/cmovgfd.cgs (100%) rename sim/testsuite/{sim => }/frv/cmp.cgs (100%) rename sim/testsuite/{sim => }/frv/cmpb.cgs (100%) rename sim/testsuite/{sim => }/frv/cmpba.cgs (100%) rename sim/testsuite/{sim => }/frv/cmpi.cgs (100%) rename sim/testsuite/{sim => }/frv/cmqmachs.cgs (100%) rename sim/testsuite/{sim => }/frv/cmqmachu.cgs (100%) rename sim/testsuite/{sim => }/frv/cmqmulhs.cgs (100%) rename sim/testsuite/{sim => }/frv/cmqmulhu.cgs (100%) rename sim/testsuite/{sim => }/frv/cmsubhss.cgs (100%) rename sim/testsuite/{sim => }/frv/cmsubhus.cgs (100%) rename sim/testsuite/{sim => }/frv/cmxor.cgs (100%) rename sim/testsuite/{sim => }/frv/cnot.cgs (100%) rename sim/testsuite/{sim => }/frv/commitfa.cgs (100%) rename sim/testsuite/{sim => }/frv/commitfr.cgs (100%) rename sim/testsuite/{sim => }/frv/commitga.cgs (100%) rename sim/testsuite/{sim => }/frv/commitgr.cgs (100%) rename sim/testsuite/{sim => }/frv/cop1.cgs (100%) rename sim/testsuite/{sim => }/frv/cop2.cgs (100%) rename sim/testsuite/{sim => }/frv/cor.cgs (100%) rename sim/testsuite/{sim => }/frv/corcc.cgs (100%) rename sim/testsuite/{sim => }/frv/cscan.cgs (100%) rename sim/testsuite/{sim => }/frv/csdiv.cgs (100%) rename sim/testsuite/{sim => }/frv/csll.cgs (100%) rename sim/testsuite/{sim => }/frv/csllcc.cgs (100%) rename sim/testsuite/{sim => }/frv/csmul.cgs (100%) rename sim/testsuite/{sim => }/frv/csmulcc.cgs (100%) rename sim/testsuite/{sim => }/frv/csra.cgs (100%) rename sim/testsuite/{sim => }/frv/csracc.cgs (100%) rename sim/testsuite/{sim => }/frv/csrl.cgs (100%) rename sim/testsuite/{sim => }/frv/csrlcc.cgs (100%) rename sim/testsuite/{sim => }/frv/cst.cgs (100%) rename sim/testsuite/{sim => }/frv/cstb.cgs (100%) rename sim/testsuite/{sim => }/frv/cstbf.cgs (100%) rename sim/testsuite/{sim => }/frv/cstbfu.cgs (100%) rename sim/testsuite/{sim => }/frv/cstbu.cgs (100%) rename sim/testsuite/{sim => }/frv/cstd.cgs (100%) rename sim/testsuite/{sim => }/frv/cstdf.cgs (100%) rename sim/testsuite/{sim => }/frv/cstdfu.cgs (100%) rename sim/testsuite/{sim => }/frv/cstdu.cgs (100%) rename sim/testsuite/{sim => }/frv/cstf.cgs (100%) rename sim/testsuite/{sim => }/frv/cstfu.cgs (100%) rename sim/testsuite/{sim => }/frv/csth.cgs (100%) rename sim/testsuite/{sim => }/frv/csthf.cgs (100%) rename sim/testsuite/{sim => }/frv/csthfu.cgs (100%) rename sim/testsuite/{sim => }/frv/csthu.cgs (100%) rename sim/testsuite/{sim => }/frv/cstq.cgs (100%) rename sim/testsuite/{sim => }/frv/cstu.cgs (100%) rename sim/testsuite/{sim => }/frv/csub.cgs (100%) rename sim/testsuite/{sim => }/frv/csubcc.cgs (100%) rename sim/testsuite/{sim => }/frv/cswap.cgs (100%) rename sim/testsuite/{sim => }/frv/cudiv.cgs (100%) rename sim/testsuite/{sim => }/frv/cxor.cgs (100%) rename sim/testsuite/{sim => }/frv/cxorcc.cgs (100%) rename sim/testsuite/{sim => }/frv/dcef.cgs (100%) rename sim/testsuite/{sim => }/frv/dcei.cgs (100%) rename sim/testsuite/{sim => }/frv/dcf.cgs (100%) rename sim/testsuite/{sim => }/frv/dci.cgs (100%) rename sim/testsuite/{sim => }/frv/exit47.ms (100%) rename sim/testsuite/{sim => }/frv/fabsd.cgs (100%) rename sim/testsuite/{sim => }/frv/fabss.cgs (100%) rename sim/testsuite/{sim => }/frv/faddd.cgs (100%) rename sim/testsuite/{sim => }/frv/fadds.cgs (100%) rename sim/testsuite/{sim => }/frv/fbeq.cgs (100%) rename sim/testsuite/{sim => }/frv/fbeqlr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbge.cgs (100%) rename sim/testsuite/{sim => }/frv/fbgelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbgt.cgs (100%) rename sim/testsuite/{sim => }/frv/fbgtlr.cgs (100%) rename sim/testsuite/{sim => }/frv/fble.cgs (100%) rename sim/testsuite/{sim => }/frv/fblelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fblg.cgs (100%) rename sim/testsuite/{sim => }/frv/fblglr.cgs (100%) rename sim/testsuite/{sim => }/frv/fblt.cgs (100%) rename sim/testsuite/{sim => }/frv/fbltlr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbne.cgs (100%) rename sim/testsuite/{sim => }/frv/fbnelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbno.cgs (100%) rename sim/testsuite/{sim => }/frv/fbnolr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbo.cgs (100%) rename sim/testsuite/{sim => }/frv/fbolr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbra.cgs (100%) rename sim/testsuite/{sim => }/frv/fbralr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbu.cgs (100%) rename sim/testsuite/{sim => }/frv/fbue.cgs (100%) rename sim/testsuite/{sim => }/frv/fbuelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbug.cgs (100%) rename sim/testsuite/{sim => }/frv/fbuge.cgs (100%) rename sim/testsuite/{sim => }/frv/fbugelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbuglr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbul.cgs (100%) rename sim/testsuite/{sim => }/frv/fbule.cgs (100%) rename sim/testsuite/{sim => }/frv/fbulelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbullr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbulr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbeqlr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbgelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbgtlr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcblelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcblglr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbltlr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbnelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbnolr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbolr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbralr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbuelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbugelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbuglr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbulelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbullr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbulr.cgs (100%) rename sim/testsuite/{sim => }/frv/fckeq.cgs (100%) rename sim/testsuite/{sim => }/frv/fckge.cgs (100%) rename sim/testsuite/{sim => }/frv/fckgt.cgs (100%) rename sim/testsuite/{sim => }/frv/fckle.cgs (100%) rename sim/testsuite/{sim => }/frv/fcklg.cgs (100%) rename sim/testsuite/{sim => }/frv/fcklt.cgs (100%) rename sim/testsuite/{sim => }/frv/fckne.cgs (100%) rename sim/testsuite/{sim => }/frv/fckno.cgs (100%) rename sim/testsuite/{sim => }/frv/fcko.cgs (100%) rename sim/testsuite/{sim => }/frv/fckra.cgs (100%) rename sim/testsuite/{sim => }/frv/fcku.cgs (100%) rename sim/testsuite/{sim => }/frv/fckue.cgs (100%) rename sim/testsuite/{sim => }/frv/fckug.cgs (100%) rename sim/testsuite/{sim => }/frv/fckuge.cgs (100%) rename sim/testsuite/{sim => }/frv/fckul.cgs (100%) rename sim/testsuite/{sim => }/frv/fckule.cgs (100%) rename sim/testsuite/{sim => }/frv/fcmpd.cgs (100%) rename sim/testsuite/{sim => }/frv/fcmps.cgs (100%) rename sim/testsuite/{sim => }/frv/fdabss.cgs (100%) rename sim/testsuite/{sim => }/frv/fdadds.cgs (100%) rename sim/testsuite/{sim => }/frv/fdcmps.cgs (100%) rename sim/testsuite/{sim => }/frv/fddivs.cgs (100%) rename sim/testsuite/{sim => }/frv/fditos.cgs (100%) rename sim/testsuite/{sim => }/frv/fdivd.cgs (100%) rename sim/testsuite/{sim => }/frv/fdivs.cgs (100%) rename sim/testsuite/{sim => }/frv/fdmadds.cgs (100%) rename sim/testsuite/{sim => }/frv/fdmas.cgs (100%) rename sim/testsuite/{sim => }/frv/fdmovs.cgs (100%) rename sim/testsuite/{sim => }/frv/fdmss.cgs (100%) rename sim/testsuite/{sim => }/frv/fdmulcs.cgs (100%) rename sim/testsuite/{sim => }/frv/fdmuls.cgs (100%) rename sim/testsuite/{sim => }/frv/fdnegs.cgs (100%) rename sim/testsuite/{sim => }/frv/fdsads.cgs (100%) rename sim/testsuite/{sim => }/frv/fdsqrts.cgs (100%) rename sim/testsuite/{sim => }/frv/fdstoi.cgs (100%) rename sim/testsuite/{sim => }/frv/fdsubs.cgs (100%) rename sim/testsuite/{sim => }/frv/fdtoi.cgs (100%) rename sim/testsuite/{sim => }/frv/fitod.cgs (100%) rename sim/testsuite/{sim => }/frv/fitos.cgs (100%) rename sim/testsuite/{sim => }/frv/fmad.cgs (100%) rename sim/testsuite/{sim => }/frv/fmaddd.cgs (100%) rename sim/testsuite/{sim => }/frv/fmadds.cgs (100%) rename sim/testsuite/{sim => }/frv/fmas.cgs (100%) rename sim/testsuite/{sim => }/frv/fmovd.cgs (100%) rename sim/testsuite/{sim => }/frv/fmovs.cgs (100%) rename sim/testsuite/{sim => }/frv/fmsd.cgs (100%) rename sim/testsuite/{sim => }/frv/fmss.cgs (100%) rename sim/testsuite/{sim => }/frv/fmsubd.cgs (100%) rename sim/testsuite/{sim => }/frv/fmsubs.cgs (100%) rename sim/testsuite/{sim => }/frv/fmuld.cgs (100%) rename sim/testsuite/{sim => }/frv/fmuls.cgs (100%) rename sim/testsuite/{sim => }/frv/fnegd.cgs (100%) rename sim/testsuite/{sim => }/frv/fnegs.cgs (100%) rename sim/testsuite/{sim => }/frv/fnop.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/addss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/allinsn.exp (100%) rename sim/testsuite/{sim => }/frv/fr400/csdiv.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/maddaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/masaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/maveh.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/mclracc.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/mhdseth.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/mhdsets.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/mhsethih.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/mhsethis.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/mhsetloh.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/mhsetlos.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/movgs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/movsg.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/msubaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/scutss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/sdiv.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/sdivi.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/slass.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/smass.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/smsss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/smu.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/subss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/udiv.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/udivi.cgs (100%) rename sim/testsuite/{sim => }/frv/fr500/allinsn.exp (100%) rename sim/testsuite/{sim => }/frv/fr500/cmqaddhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr500/cmqaddhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr500/cmqsubhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr500/cmqsubhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr500/dcpl.cgs (100%) rename sim/testsuite/{sim => }/frv/fr500/dcul.cgs (100%) rename sim/testsuite/{sim => }/frv/fr500/mclracc.cgs (100%) rename sim/testsuite/{sim => }/frv/fr500/mqaddhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr500/mqaddhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr500/mqsubhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr500/mqsubhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/allinsn.exp (100%) rename sim/testsuite/{sim => }/frv/fr550/cmaddhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmaddhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmcpxiu.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmcpxru.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmmachs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmmachu.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmqaddhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmqaddhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmqmachs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmqmachu.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmqsubhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmqsubhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmsubhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmsubhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/dcpl.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/dcul.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mabshs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/maddaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/maddhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/maddhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/masaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mdaddaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mdasaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mdsubaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mmachs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mmachu.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mmrdhs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mmrdhu.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mqaddhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mqaddhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mqmachs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mqmachu.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mqmacxhs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mqsubhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mqsubhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mqxmachs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mqxmacxhs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/msubaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/msubhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/msubhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mtrap.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/udiv.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/udivi.cgs (100%) rename sim/testsuite/{sim => }/frv/fsqrtd.cgs (100%) rename sim/testsuite/{sim => }/frv/fsqrts.cgs (100%) rename sim/testsuite/{sim => }/frv/fstoi.cgs (100%) rename sim/testsuite/{sim => }/frv/fsubd.cgs (100%) rename sim/testsuite/{sim => }/frv/fsubs.cgs (100%) rename sim/testsuite/{sim => }/frv/fteq.cgs (100%) rename sim/testsuite/{sim => }/frv/ftge.cgs (100%) rename sim/testsuite/{sim => }/frv/ftgt.cgs (100%) rename sim/testsuite/{sim => }/frv/ftieq.cgs (100%) rename sim/testsuite/{sim => }/frv/ftige.cgs (100%) rename sim/testsuite/{sim => }/frv/ftigt.cgs (100%) rename sim/testsuite/{sim => }/frv/ftile.cgs (100%) rename sim/testsuite/{sim => }/frv/ftilg.cgs (100%) rename sim/testsuite/{sim => }/frv/ftilt.cgs (100%) rename sim/testsuite/{sim => }/frv/ftine.cgs (100%) rename sim/testsuite/{sim => }/frv/ftino.cgs (100%) rename sim/testsuite/{sim => }/frv/ftio.cgs (100%) rename sim/testsuite/{sim => }/frv/ftira.cgs (100%) rename sim/testsuite/{sim => }/frv/ftiu.cgs (100%) rename sim/testsuite/{sim => }/frv/ftiue.cgs (100%) rename sim/testsuite/{sim => }/frv/ftiug.cgs (100%) rename sim/testsuite/{sim => }/frv/ftiuge.cgs (100%) rename sim/testsuite/{sim => }/frv/ftiul.cgs (100%) rename sim/testsuite/{sim => }/frv/ftle.cgs (100%) rename sim/testsuite/{sim => }/frv/ftlg.cgs (100%) rename sim/testsuite/{sim => }/frv/ftlt.cgs (100%) rename sim/testsuite/{sim => }/frv/ftne.cgs (100%) rename sim/testsuite/{sim => }/frv/ftno.cgs (100%) rename sim/testsuite/{sim => }/frv/fto.cgs (100%) rename sim/testsuite/{sim => }/frv/ftra.cgs (100%) rename sim/testsuite/{sim => }/frv/ftu.cgs (100%) rename sim/testsuite/{sim => }/frv/ftue.cgs (100%) rename sim/testsuite/{sim => }/frv/ftug.cgs (100%) rename sim/testsuite/{sim => }/frv/ftuge.cgs (100%) rename sim/testsuite/{sim => }/frv/ftul.cgs (100%) rename sim/testsuite/{sim => }/frv/ftule.cgs (100%) rename sim/testsuite/{sim => }/frv/grloop.ms (100%) rename sim/testsuite/{sim => }/frv/hello.ms (100%) rename sim/testsuite/{sim => }/frv/icei.cgs (100%) rename sim/testsuite/{sim => }/frv/ici.cgs (100%) rename sim/testsuite/{sim => }/frv/icpl.cgs (100%) rename sim/testsuite/{sim => }/frv/icul.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts.exp (100%) rename sim/testsuite/{sim => }/frv/interrupts/Ipipe-fr400.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/Ipipe-fr500.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/badalign-fr550.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/badalign.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/compound-fr550.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/compound.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/data_store_error-fr550.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/data_store_error.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/fp_exception-fr550.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/fp_exception.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/illinsn.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/insn_access_error-fr550.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/insn_access_error.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/mp_exception.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/privileged_instruction.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/regalign.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/reset.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/shadow_regs.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/timer.cgs (100%) rename sim/testsuite/{sim => }/frv/jmpil.cgs (100%) rename sim/testsuite/{sim => }/frv/jmpl.cgs (100%) rename sim/testsuite/{sim => }/frv/jmpl.pcgs (100%) rename sim/testsuite/{sim => }/frv/ld.cgs (100%) rename sim/testsuite/{sim => }/frv/ldbf.cgs (100%) rename sim/testsuite/{sim => }/frv/ldbfi.cgs (100%) rename sim/testsuite/{sim => }/frv/ldbfu.cgs (100%) rename sim/testsuite/{sim => }/frv/ldc.cgs (100%) rename sim/testsuite/{sim => }/frv/ldcu.cgs (100%) rename sim/testsuite/{sim => }/frv/ldd.cgs (100%) rename sim/testsuite/{sim => }/frv/lddc.cgs (100%) rename sim/testsuite/{sim => }/frv/lddcu.cgs (100%) rename sim/testsuite/{sim => }/frv/lddf.cgs (100%) rename sim/testsuite/{sim => }/frv/lddfi.cgs (100%) rename sim/testsuite/{sim => }/frv/lddfu.cgs (100%) rename sim/testsuite/{sim => }/frv/lddi.cgs (100%) rename sim/testsuite/{sim => }/frv/lddu.cgs (100%) rename sim/testsuite/{sim => }/frv/ldf.cgs (100%) rename sim/testsuite/{sim => }/frv/ldfi.cgs (100%) rename sim/testsuite/{sim => }/frv/ldfu.cgs (100%) rename sim/testsuite/{sim => }/frv/ldhf.cgs (100%) rename sim/testsuite/{sim => }/frv/ldhfi.cgs (100%) rename sim/testsuite/{sim => }/frv/ldhfu.cgs (100%) rename sim/testsuite/{sim => }/frv/ldi.cgs (100%) rename sim/testsuite/{sim => }/frv/ldq.cgs (100%) rename sim/testsuite/{sim => }/frv/ldqc.cgs (100%) rename sim/testsuite/{sim => }/frv/ldqcu.cgs (100%) rename sim/testsuite/{sim => }/frv/ldqf.cgs (100%) rename sim/testsuite/{sim => }/frv/ldqfi.cgs (100%) rename sim/testsuite/{sim => }/frv/ldqfu.cgs (100%) rename sim/testsuite/{sim => }/frv/ldqi.cgs (100%) rename sim/testsuite/{sim => }/frv/ldqu.cgs (100%) rename sim/testsuite/{sim => }/frv/ldsb.cgs (100%) rename sim/testsuite/{sim => }/frv/ldsbi.cgs (100%) rename sim/testsuite/{sim => }/frv/ldsbu.cgs (100%) rename sim/testsuite/{sim => }/frv/ldsh.cgs (100%) rename sim/testsuite/{sim => }/frv/ldshi.cgs (100%) rename sim/testsuite/{sim => }/frv/ldshu.cgs (100%) rename sim/testsuite/{sim => }/frv/ldu.cgs (100%) rename sim/testsuite/{sim => }/frv/ldub.cgs (100%) rename sim/testsuite/{sim => }/frv/ldubi.cgs (100%) rename sim/testsuite/{sim => }/frv/ldubu.cgs (100%) rename sim/testsuite/{sim => }/frv/lduh.cgs (100%) rename sim/testsuite/{sim => }/frv/lduhi.cgs (100%) rename sim/testsuite/{sim => }/frv/lduhu.cgs (100%) rename sim/testsuite/{sim => }/frv/lrbranch.pcgs (100%) rename sim/testsuite/{sim => }/frv/mabshs.cgs (100%) rename sim/testsuite/{sim => }/frv/maddhss.cgs (100%) rename sim/testsuite/{sim => }/frv/maddhus.cgs (100%) rename sim/testsuite/{sim => }/frv/mand.cgs (100%) rename sim/testsuite/{sim => }/frv/maveh.cgs (100%) rename sim/testsuite/{sim => }/frv/mbtoh.cgs (100%) rename sim/testsuite/{sim => }/frv/mbtohe.cgs (100%) rename sim/testsuite/{sim => }/frv/mclracc.cgs (100%) rename sim/testsuite/{sim => }/frv/mcmpsh.cgs (100%) rename sim/testsuite/{sim => }/frv/mcmpuh.cgs (100%) rename sim/testsuite/{sim => }/frv/mcop1.cgs (100%) rename sim/testsuite/{sim => }/frv/mcop2.cgs (100%) rename sim/testsuite/{sim => }/frv/mcplhi.cgs (100%) rename sim/testsuite/{sim => }/frv/mcpli.cgs (100%) rename sim/testsuite/{sim => }/frv/mcpxis.cgs (100%) rename sim/testsuite/{sim => }/frv/mcpxiu.cgs (100%) rename sim/testsuite/{sim => }/frv/mcpxrs.cgs (100%) rename sim/testsuite/{sim => }/frv/mcpxru.cgs (100%) rename sim/testsuite/{sim => }/frv/mcut.cgs (100%) rename sim/testsuite/{sim => }/frv/mcuti.cgs (100%) rename sim/testsuite/{sim => }/frv/mcutss.cgs (100%) rename sim/testsuite/{sim => }/frv/mcutssi.cgs (100%) rename sim/testsuite/{sim => }/frv/mdaddaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/mdasaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/mdcutssi.cgs (100%) rename sim/testsuite/{sim => }/frv/mdpackh.cgs (100%) rename sim/testsuite/{sim => }/frv/mdrotli.cgs (100%) rename sim/testsuite/{sim => }/frv/mdsubaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/mdunpackh.cgs (100%) rename sim/testsuite/{sim => }/frv/membar.cgs (100%) rename sim/testsuite/{sim => }/frv/mexpdhd.cgs (100%) rename sim/testsuite/{sim => }/frv/mexpdhw.cgs (100%) rename sim/testsuite/{sim => }/frv/mhdseth.cgs (100%) rename sim/testsuite/{sim => }/frv/mhdsets.cgs (100%) rename sim/testsuite/{sim => }/frv/mhsethih.cgs (100%) rename sim/testsuite/{sim => }/frv/mhsethis.cgs (100%) rename sim/testsuite/{sim => }/frv/mhsetloh.cgs (100%) rename sim/testsuite/{sim => }/frv/mhsetlos.cgs (100%) rename sim/testsuite/{sim => }/frv/mhtob.cgs (100%) rename sim/testsuite/{sim => }/frv/misc.exp (100%) rename sim/testsuite/{sim => }/frv/mmachs.cgs (100%) rename sim/testsuite/{sim => }/frv/mmachu.cgs (100%) rename sim/testsuite/{sim => }/frv/mmrdhs.cgs (100%) rename sim/testsuite/{sim => }/frv/mmrdhu.cgs (100%) rename sim/testsuite/{sim => }/frv/mmulhs.cgs (100%) rename sim/testsuite/{sim => }/frv/mmulhu.cgs (100%) rename sim/testsuite/{sim => }/frv/mmulxhs.cgs (100%) rename sim/testsuite/{sim => }/frv/mmulxhu.cgs (100%) rename sim/testsuite/{sim => }/frv/mnop.cgs (100%) rename sim/testsuite/{sim => }/frv/mnot.cgs (100%) rename sim/testsuite/{sim => }/frv/mor.cgs (100%) rename sim/testsuite/{sim => }/frv/mov.cgs (100%) rename sim/testsuite/{sim => }/frv/movfg.cgs (100%) rename sim/testsuite/{sim => }/frv/movfgd.cgs (100%) rename sim/testsuite/{sim => }/frv/movfgq.cgs (100%) rename sim/testsuite/{sim => }/frv/movgf.cgs (100%) rename sim/testsuite/{sim => }/frv/movgfd.cgs (100%) rename sim/testsuite/{sim => }/frv/movgfq.cgs (100%) rename sim/testsuite/{sim => }/frv/movgs.cgs (100%) rename sim/testsuite/{sim => }/frv/movsg.cgs (100%) rename sim/testsuite/{sim => }/frv/mpackh.cgs (100%) rename sim/testsuite/{sim => }/frv/mqcpxis.cgs (100%) rename sim/testsuite/{sim => }/frv/mqcpxiu.cgs (100%) rename sim/testsuite/{sim => }/frv/mqcpxrs.cgs (100%) rename sim/testsuite/{sim => }/frv/mqcpxru.cgs (100%) rename sim/testsuite/{sim => }/frv/mqlclrhs.cgs (100%) rename sim/testsuite/{sim => }/frv/mqlmths.cgs (100%) rename sim/testsuite/{sim => }/frv/mqmachs.cgs (100%) rename sim/testsuite/{sim => }/frv/mqmachu.cgs (100%) rename sim/testsuite/{sim => }/frv/mqmacxhs.cgs (100%) rename sim/testsuite/{sim => }/frv/mqmulhs.cgs (100%) rename sim/testsuite/{sim => }/frv/mqmulhu.cgs (100%) rename sim/testsuite/{sim => }/frv/mqmulxhs.cgs (100%) rename sim/testsuite/{sim => }/frv/mqmulxhu.cgs (100%) rename sim/testsuite/{sim => }/frv/mqsaths.cgs (100%) rename sim/testsuite/{sim => }/frv/mqsllhi.cgs (100%) rename sim/testsuite/{sim => }/frv/mqsrahi.cgs (100%) rename sim/testsuite/{sim => }/frv/mqxmachs.cgs (100%) rename sim/testsuite/{sim => }/frv/mqxmacxhs.cgs (100%) rename sim/testsuite/{sim => }/frv/mrdacc.cgs (100%) rename sim/testsuite/{sim => }/frv/mrdaccg.cgs (100%) rename sim/testsuite/{sim => }/frv/mrotli.cgs (100%) rename sim/testsuite/{sim => }/frv/mrotri.cgs (100%) rename sim/testsuite/{sim => }/frv/msaths.cgs (100%) rename sim/testsuite/{sim => }/frv/msathu.cgs (100%) rename sim/testsuite/{sim => }/frv/msllhi.cgs (100%) rename sim/testsuite/{sim => }/frv/msrahi.cgs (100%) rename sim/testsuite/{sim => }/frv/msrlhi.cgs (100%) rename sim/testsuite/{sim => }/frv/msubhss.cgs (100%) rename sim/testsuite/{sim => }/frv/msubhus.cgs (100%) rename sim/testsuite/{sim => }/frv/mtrap.cgs (100%) rename sim/testsuite/{sim => }/frv/munpackh.cgs (100%) rename sim/testsuite/{sim => }/frv/mwcut.cgs (100%) rename sim/testsuite/{sim => }/frv/mwcuti.cgs (100%) rename sim/testsuite/{sim => }/frv/mwtacc.cgs (100%) rename sim/testsuite/{sim => }/frv/mwtaccg.cgs (100%) rename sim/testsuite/{sim => }/frv/mxor.cgs (100%) rename sim/testsuite/{sim => }/frv/nandcr.cgs (100%) rename sim/testsuite/{sim => }/frv/nandncr.cgs (100%) rename sim/testsuite/{sim => }/frv/nfadds.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdadds.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdcmps.cgs (100%) rename sim/testsuite/{sim => }/frv/nfddivs.cgs (100%) rename sim/testsuite/{sim => }/frv/nfditos.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdivs.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdmadds.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdmas.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdmss.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdmulcs.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdmuls.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdsads.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdsqrts.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdstoi.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdsubs.cgs (100%) rename sim/testsuite/{sim => }/frv/nfitos.cgs (100%) rename sim/testsuite/{sim => }/frv/nfmadds.cgs (100%) rename sim/testsuite/{sim => }/frv/nfmas.cgs (100%) rename sim/testsuite/{sim => }/frv/nfmss.cgs (100%) rename sim/testsuite/{sim => }/frv/nfmsubs.cgs (100%) rename sim/testsuite/{sim => }/frv/nfmuls.cgs (100%) rename sim/testsuite/{sim => }/frv/nfsqrts.cgs (100%) rename sim/testsuite/{sim => }/frv/nfstoi.cgs (100%) rename sim/testsuite/{sim => }/frv/nfsubs.cgs (100%) rename sim/testsuite/{sim => }/frv/nld.cgs (100%) rename sim/testsuite/{sim => }/frv/nldbf.cgs (100%) rename sim/testsuite/{sim => }/frv/nldbfi.cgs (100%) rename sim/testsuite/{sim => }/frv/nldbfu.cgs (100%) rename sim/testsuite/{sim => }/frv/nldd.cgs (100%) rename sim/testsuite/{sim => }/frv/nlddf.cgs (100%) rename sim/testsuite/{sim => }/frv/nlddfi.cgs (100%) rename sim/testsuite/{sim => }/frv/nlddfu.cgs (100%) rename sim/testsuite/{sim => }/frv/nlddi.cgs (100%) rename sim/testsuite/{sim => }/frv/nlddu.cgs (100%) rename sim/testsuite/{sim => }/frv/nldf.cgs (100%) rename sim/testsuite/{sim => }/frv/nldfi.cgs (100%) rename sim/testsuite/{sim => }/frv/nldfu.cgs (100%) rename sim/testsuite/{sim => }/frv/nldhf.cgs (100%) rename sim/testsuite/{sim => }/frv/nldhfi.cgs (100%) rename sim/testsuite/{sim => }/frv/nldhfu.cgs (100%) rename sim/testsuite/{sim => }/frv/nldi.cgs (100%) rename sim/testsuite/{sim => }/frv/nldq.cgs (100%) rename sim/testsuite/{sim => }/frv/nldqf.cgs (100%) rename sim/testsuite/{sim => }/frv/nldqfi.cgs (100%) rename sim/testsuite/{sim => }/frv/nldqfu.cgs (100%) rename sim/testsuite/{sim => }/frv/nldqu.cgs (100%) rename sim/testsuite/{sim => }/frv/nldsb.cgs (100%) rename sim/testsuite/{sim => }/frv/nldsbi.cgs (100%) rename sim/testsuite/{sim => }/frv/nldsbu.cgs (100%) rename sim/testsuite/{sim => }/frv/nldsh.cgs (100%) rename sim/testsuite/{sim => }/frv/nldshi.cgs (100%) rename sim/testsuite/{sim => }/frv/nldshu.cgs (100%) rename sim/testsuite/{sim => }/frv/nldu.cgs (100%) rename sim/testsuite/{sim => }/frv/nldub.cgs (100%) rename sim/testsuite/{sim => }/frv/nldubi.cgs (100%) rename sim/testsuite/{sim => }/frv/nldubu.cgs (100%) rename sim/testsuite/{sim => }/frv/nlduh.cgs (100%) rename sim/testsuite/{sim => }/frv/nlduhi.cgs (100%) rename sim/testsuite/{sim => }/frv/nlduhu.cgs (100%) rename sim/testsuite/{sim => }/frv/nop.cgs (100%) rename sim/testsuite/{sim => }/frv/norcr.cgs (100%) rename sim/testsuite/{sim => }/frv/norncr.cgs (100%) rename sim/testsuite/{sim => }/frv/not.cgs (100%) rename sim/testsuite/{sim => }/frv/notcr.cgs (100%) rename sim/testsuite/{sim => }/frv/nsdiv.cgs (100%) rename sim/testsuite/{sim => }/frv/nsdivi.cgs (100%) rename sim/testsuite/{sim => }/frv/nudiv.cgs (100%) rename sim/testsuite/{sim => }/frv/nudivi.cgs (100%) rename sim/testsuite/{sim => }/frv/or.cgs (100%) rename sim/testsuite/{sim => }/frv/orcc.cgs (100%) rename sim/testsuite/{sim => }/frv/orcr.cgs (100%) rename sim/testsuite/{sim => }/frv/ori.cgs (100%) rename sim/testsuite/{sim => }/frv/oricc.cgs (100%) rename sim/testsuite/{sim => }/frv/orncr.cgs (100%) rename sim/testsuite/{sim => }/frv/parallel.exp (100%) rename sim/testsuite/{sim => }/frv/ret.cgs (100%) rename sim/testsuite/{sim => }/frv/rett.cgs (100%) rename sim/testsuite/{sim => }/frv/scan.cgs (100%) rename sim/testsuite/{sim => }/frv/scani.cgs (100%) rename sim/testsuite/{sim => }/frv/sdiv.cgs (100%) rename sim/testsuite/{sim => }/frv/sdivi.cgs (100%) rename sim/testsuite/{sim => }/frv/sethi.cgs (100%) rename sim/testsuite/{sim => }/frv/sethilo.pcgs (100%) rename sim/testsuite/{sim => }/frv/setlo.cgs (100%) rename sim/testsuite/{sim => }/frv/setlos.cgs (100%) rename sim/testsuite/{sim => }/frv/sll.cgs (100%) rename sim/testsuite/{sim => }/frv/sllcc.cgs (100%) rename sim/testsuite/{sim => }/frv/slli.cgs (100%) rename sim/testsuite/{sim => }/frv/sllicc.cgs (100%) rename sim/testsuite/{sim => }/frv/smul.cgs (100%) rename sim/testsuite/{sim => }/frv/smulcc.cgs (100%) rename sim/testsuite/{sim => }/frv/smuli.cgs (100%) rename sim/testsuite/{sim => }/frv/smulicc.cgs (100%) rename sim/testsuite/{sim => }/frv/sra.cgs (100%) rename sim/testsuite/{sim => }/frv/sracc.cgs (100%) rename sim/testsuite/{sim => }/frv/srai.cgs (100%) rename sim/testsuite/{sim => }/frv/sraicc.cgs (100%) rename sim/testsuite/{sim => }/frv/srl.cgs (100%) rename sim/testsuite/{sim => }/frv/srlcc.cgs (100%) rename sim/testsuite/{sim => }/frv/srli.cgs (100%) rename sim/testsuite/{sim => }/frv/srlicc.cgs (100%) rename sim/testsuite/{sim => }/frv/st.cgs (100%) rename sim/testsuite/{sim => }/frv/stb.cgs (100%) rename sim/testsuite/{sim => }/frv/stbf.cgs (100%) rename sim/testsuite/{sim => }/frv/stbfi.cgs (100%) rename sim/testsuite/{sim => }/frv/stbfu.cgs (100%) rename sim/testsuite/{sim => }/frv/stbi.cgs (100%) rename sim/testsuite/{sim => }/frv/stbu.cgs (100%) rename sim/testsuite/{sim => }/frv/stc.cgs (100%) rename sim/testsuite/{sim => }/frv/stcu.cgs (100%) rename sim/testsuite/{sim => }/frv/std.cgs (100%) rename sim/testsuite/{sim => }/frv/std.pcgs (100%) rename sim/testsuite/{sim => }/frv/stdc.cgs (100%) rename sim/testsuite/{sim => }/frv/stdc.pcgs (100%) rename sim/testsuite/{sim => }/frv/stdcu.cgs (100%) rename sim/testsuite/{sim => }/frv/stdf.cgs (100%) rename sim/testsuite/{sim => }/frv/stdf.pcgs (100%) rename sim/testsuite/{sim => }/frv/stdfi.cgs (100%) rename sim/testsuite/{sim => }/frv/stdfu.cgs (100%) rename sim/testsuite/{sim => }/frv/stdi.cgs (100%) rename sim/testsuite/{sim => }/frv/stdu.cgs (100%) rename sim/testsuite/{sim => }/frv/stf.cgs (100%) rename sim/testsuite/{sim => }/frv/stfi.cgs (100%) rename sim/testsuite/{sim => }/frv/stfu.cgs (100%) rename sim/testsuite/{sim => }/frv/sth.cgs (100%) rename sim/testsuite/{sim => }/frv/sthf.cgs (100%) rename sim/testsuite/{sim => }/frv/sthfi.cgs (100%) rename sim/testsuite/{sim => }/frv/sthfu.cgs (100%) rename sim/testsuite/{sim => }/frv/sthi.cgs (100%) rename sim/testsuite/{sim => }/frv/sthu.cgs (100%) rename sim/testsuite/{sim => }/frv/sti.cgs (100%) rename sim/testsuite/{sim => }/frv/stq.cgs (100%) rename sim/testsuite/{sim => }/frv/stq.pcgs (100%) rename sim/testsuite/{sim => }/frv/stqc.cgs (100%) rename sim/testsuite/{sim => }/frv/stqc.pcgs (100%) rename sim/testsuite/{sim => }/frv/stqcu.cgs (100%) rename sim/testsuite/{sim => }/frv/stqf.cgs (100%) rename sim/testsuite/{sim => }/frv/stqf.pcgs (100%) rename sim/testsuite/{sim => }/frv/stqfi.cgs (100%) rename sim/testsuite/{sim => }/frv/stqfu.cgs (100%) rename sim/testsuite/{sim => }/frv/stqi.cgs (100%) rename sim/testsuite/{sim => }/frv/stqu.cgs (100%) rename sim/testsuite/{sim => }/frv/stu.cgs (100%) rename sim/testsuite/{sim => }/frv/sub.cgs (100%) rename sim/testsuite/{sim => }/frv/subcc.cgs (100%) rename sim/testsuite/{sim => }/frv/subi.cgs (100%) rename sim/testsuite/{sim => }/frv/subicc.cgs (100%) rename sim/testsuite/{sim => }/frv/subx.cgs (100%) rename sim/testsuite/{sim => }/frv/subxcc.cgs (100%) rename sim/testsuite/{sim => }/frv/subxi.cgs (100%) rename sim/testsuite/{sim => }/frv/subxicc.cgs (100%) rename sim/testsuite/{sim => }/frv/swap.cgs (100%) rename sim/testsuite/{sim => }/frv/swapi.cgs (100%) rename sim/testsuite/{sim => }/frv/tc.cgs (100%) rename sim/testsuite/{sim => }/frv/teq.cgs (100%) rename sim/testsuite/{sim => }/frv/testutils.inc (100%) rename sim/testsuite/{sim => }/frv/tge.cgs (100%) rename sim/testsuite/{sim => }/frv/tgt.cgs (100%) rename sim/testsuite/{sim => }/frv/thi.cgs (100%) rename sim/testsuite/{sim => }/frv/tic.cgs (100%) rename sim/testsuite/{sim => }/frv/tieq.cgs (100%) rename sim/testsuite/{sim => }/frv/tige.cgs (100%) rename sim/testsuite/{sim => }/frv/tigt.cgs (100%) rename sim/testsuite/{sim => }/frv/tihi.cgs (100%) rename sim/testsuite/{sim => }/frv/tile.cgs (100%) rename sim/testsuite/{sim => }/frv/tils.cgs (100%) rename sim/testsuite/{sim => }/frv/tilt.cgs (100%) rename sim/testsuite/{sim => }/frv/tin.cgs (100%) rename sim/testsuite/{sim => }/frv/tinc.cgs (100%) rename sim/testsuite/{sim => }/frv/tine.cgs (100%) rename sim/testsuite/{sim => }/frv/tino.cgs (100%) rename sim/testsuite/{sim => }/frv/tinv.cgs (100%) rename sim/testsuite/{sim => }/frv/tip.cgs (100%) rename sim/testsuite/{sim => }/frv/tira.cgs (100%) rename sim/testsuite/{sim => }/frv/tiv.cgs (100%) rename sim/testsuite/{sim => }/frv/tle.cgs (100%) rename sim/testsuite/{sim => }/frv/tls.cgs (100%) rename sim/testsuite/{sim => }/frv/tlt.cgs (100%) rename sim/testsuite/{sim => }/frv/tn.cgs (100%) rename sim/testsuite/{sim => }/frv/tnc.cgs (100%) rename sim/testsuite/{sim => }/frv/tne.cgs (100%) rename sim/testsuite/{sim => }/frv/tno.cgs (100%) rename sim/testsuite/{sim => }/frv/tnv.cgs (100%) rename sim/testsuite/{sim => }/frv/tp.cgs (100%) rename sim/testsuite/{sim => }/frv/tra.cgs (100%) rename sim/testsuite/{sim => }/frv/tv.cgs (100%) rename sim/testsuite/{sim => }/frv/udiv.cgs (100%) rename sim/testsuite/{sim => }/frv/udivi.cgs (100%) rename sim/testsuite/{sim => }/frv/umul.cgs (100%) rename sim/testsuite/{sim => }/frv/umulcc.cgs (100%) rename sim/testsuite/{sim => }/frv/umuli.cgs (100%) rename sim/testsuite/{sim => }/frv/umulicc.cgs (100%) rename sim/testsuite/{sim => }/frv/xor.cgs (100%) rename sim/testsuite/{sim => }/frv/xorcc.cgs (100%) rename sim/testsuite/{sim => }/frv/xorcr.cgs (100%) rename sim/testsuite/{sim => }/frv/xori.cgs (100%) rename sim/testsuite/{sim => }/frv/xoricc.cgs (100%) rename sim/testsuite/{sim => }/ft32/ChangeLog (100%) rename sim/testsuite/{sim => }/ft32/allinsn.exp (100%) rename sim/testsuite/{sim => }/ft32/basic.s (100%) rename sim/testsuite/{sim => }/ft32/testutils.inc (100%) rename sim/testsuite/{sim => }/h8300/ChangeLog (100%) rename sim/testsuite/{sim => }/h8300/addb.s (100%) rename sim/testsuite/{sim => }/h8300/addl.s (100%) rename sim/testsuite/{sim => }/h8300/adds.s (100%) rename sim/testsuite/{sim => }/h8300/addw.s (100%) rename sim/testsuite/{sim => }/h8300/addx.s (100%) rename sim/testsuite/{sim => }/h8300/allinsn.exp (100%) rename sim/testsuite/{sim => }/h8300/andb.s (100%) rename sim/testsuite/{sim => }/h8300/andl.s (100%) rename sim/testsuite/{sim => }/h8300/andw.s (100%) rename sim/testsuite/{sim => }/h8300/band.s (100%) rename sim/testsuite/{sim => }/h8300/bfld.s (100%) rename sim/testsuite/{sim => }/h8300/biand.s (100%) rename sim/testsuite/{sim => }/h8300/bra.s (100%) rename sim/testsuite/{sim => }/h8300/brabc.s (100%) rename sim/testsuite/{sim => }/h8300/bset.s (100%) rename sim/testsuite/{sim => }/h8300/cmpb.s (100%) rename sim/testsuite/{sim => }/h8300/cmpl.s (100%) rename sim/testsuite/{sim => }/h8300/cmpw.s (100%) rename sim/testsuite/{sim => }/h8300/daa.s (100%) rename sim/testsuite/{sim => }/h8300/das.s (100%) rename sim/testsuite/{sim => }/h8300/dec.s (100%) rename sim/testsuite/{sim => }/h8300/div.s (100%) rename sim/testsuite/{sim => }/h8300/extl.s (100%) rename sim/testsuite/{sim => }/h8300/extw.s (100%) rename sim/testsuite/{sim => }/h8300/inc.s (100%) rename sim/testsuite/{sim => }/h8300/jmp.s (100%) rename sim/testsuite/{sim => }/h8300/ldc.s (100%) rename sim/testsuite/{sim => }/h8300/ldm.s (100%) rename sim/testsuite/{sim => }/h8300/mac.s (100%) rename sim/testsuite/{sim => }/h8300/mova.s (100%) rename sim/testsuite/{sim => }/h8300/movb.s (100%) rename sim/testsuite/{sim => }/h8300/movl.s (100%) rename sim/testsuite/{sim => }/h8300/movmd.s (100%) rename sim/testsuite/{sim => }/h8300/movsd.s (100%) rename sim/testsuite/{sim => }/h8300/movw.s (100%) rename sim/testsuite/{sim => }/h8300/mul.s (100%) rename sim/testsuite/{sim => }/h8300/neg.s (100%) rename sim/testsuite/{sim => }/h8300/nop.s (100%) rename sim/testsuite/{sim => }/h8300/not.s (100%) rename sim/testsuite/{sim => }/h8300/orb.s (100%) rename sim/testsuite/{sim => }/h8300/orl.s (100%) rename sim/testsuite/{sim => }/h8300/orw.s (100%) rename sim/testsuite/{sim => }/h8300/rotl.s (100%) rename sim/testsuite/{sim => }/h8300/rotr.s (100%) rename sim/testsuite/{sim => }/h8300/rotxl.s (100%) rename sim/testsuite/{sim => }/h8300/rotxr.s (100%) rename sim/testsuite/{sim => }/h8300/shal.s (100%) rename sim/testsuite/{sim => }/h8300/shar.s (100%) rename sim/testsuite/{sim => }/h8300/shll.s (100%) rename sim/testsuite/{sim => }/h8300/shlr.s (100%) rename sim/testsuite/{sim => }/h8300/stack.s (100%) rename sim/testsuite/{sim => }/h8300/stc.s (100%) rename sim/testsuite/{sim => }/h8300/subb.s (100%) rename sim/testsuite/{sim => }/h8300/subl.s (100%) rename sim/testsuite/{sim => }/h8300/subs.s (100%) rename sim/testsuite/{sim => }/h8300/subw.s (100%) rename sim/testsuite/{sim => }/h8300/subx.s (100%) rename sim/testsuite/{sim => }/h8300/tas.s (100%) rename sim/testsuite/{sim => }/h8300/testutils.inc (100%) rename sim/testsuite/{sim => }/h8300/xorb.s (100%) rename sim/testsuite/{sim => }/h8300/xorl.s (100%) rename sim/testsuite/{sim => }/h8300/xorw.s (100%) rename sim/testsuite/{sim => }/iq2000/ChangeLog (100%) rename sim/testsuite/{sim => }/iq2000/allinsn.exp (100%) rename sim/testsuite/{sim => }/iq2000/pass.s (100%) rename sim/testsuite/{sim => }/iq2000/testutils.inc (100%) rename sim/testsuite/{sim => }/lm32/ChangeLog (100%) rename sim/testsuite/{sim => }/lm32/allinsn.exp (100%) rename sim/testsuite/{sim => }/lm32/pass.s (100%) rename sim/testsuite/{sim => }/lm32/testutils.inc (100%) rename sim/testsuite/{sim => }/m32c/ChangeLog (100%) rename sim/testsuite/{sim => }/m32c/allinsn.exp (100%) rename sim/testsuite/{sim => }/m32c/blinky.s (100%) rename sim/testsuite/{sim => }/m32c/fail.s (100%) rename sim/testsuite/{sim => }/m32c/gloss.s (100%) rename sim/testsuite/{sim => }/m32c/pass.s (100%) rename sim/testsuite/{sim => }/m32c/sample.ld (100%) rename sim/testsuite/{sim => }/m32c/sample.s (100%) rename sim/testsuite/{sim => }/m32c/sample2.c (100%) rename sim/testsuite/{sim => }/m32c/testutils.inc (100%) rename sim/testsuite/{sim => }/m32r/ChangeLog (100%) rename sim/testsuite/{sim => }/m32r/add.cgs (100%) rename sim/testsuite/{sim => }/m32r/add3.cgs (100%) rename sim/testsuite/{sim => }/m32r/addi.cgs (100%) rename sim/testsuite/{sim => }/m32r/addv.cgs (100%) rename sim/testsuite/{sim => }/m32r/addv3.cgs (100%) rename sim/testsuite/{sim => }/m32r/addx.cgs (100%) rename sim/testsuite/{sim => }/m32r/allinsn.exp (100%) rename sim/testsuite/{sim => }/m32r/and.cgs (100%) rename sim/testsuite/{sim => }/m32r/and3.cgs (100%) rename sim/testsuite/{sim => }/m32r/bc24.cgs (100%) rename sim/testsuite/{sim => }/m32r/bc8.cgs (100%) rename sim/testsuite/{sim => }/m32r/beq.cgs (100%) rename sim/testsuite/{sim => }/m32r/beqz.cgs (100%) rename sim/testsuite/{sim => }/m32r/bgez.cgs (100%) rename sim/testsuite/{sim => }/m32r/bgtz.cgs (100%) rename sim/testsuite/{sim => }/m32r/bl24.cgs (100%) rename sim/testsuite/{sim => }/m32r/bl8.cgs (100%) rename sim/testsuite/{sim => }/m32r/blez.cgs (100%) rename sim/testsuite/{sim => }/m32r/bltz.cgs (100%) rename sim/testsuite/{sim => }/m32r/bnc24.cgs (100%) rename sim/testsuite/{sim => }/m32r/bnc8.cgs (100%) rename sim/testsuite/{sim => }/m32r/bne.cgs (100%) rename sim/testsuite/{sim => }/m32r/bnez.cgs (100%) rename sim/testsuite/{sim => }/m32r/bra24.cgs (100%) rename sim/testsuite/{sim => }/m32r/bra8.cgs (100%) rename sim/testsuite/{sim => }/m32r/cmp.cgs (100%) rename sim/testsuite/{sim => }/m32r/cmpi.cgs (100%) rename sim/testsuite/{sim => }/m32r/cmpu.cgs (100%) rename sim/testsuite/{sim => }/m32r/cmpui.cgs (100%) rename sim/testsuite/{sim => }/m32r/div.cgs (100%) rename sim/testsuite/{sim => }/m32r/divu.cgs (100%) rename sim/testsuite/{sim => }/m32r/exit47.ms (100%) rename sim/testsuite/{sim => }/m32r/hello.ms (100%) rename sim/testsuite/{sim => }/m32r/hw-trap.ms (100%) rename sim/testsuite/{sim => }/m32r/jl.cgs (100%) rename sim/testsuite/{sim => }/m32r/jmp.cgs (100%) rename sim/testsuite/{sim => }/m32r/ld-d.cgs (100%) rename sim/testsuite/{sim => }/m32r/ld-plus.cgs (100%) rename sim/testsuite/{sim => }/m32r/ld.cgs (100%) rename sim/testsuite/{sim => }/m32r/ld24.cgs (100%) rename sim/testsuite/{sim => }/m32r/ldb-d.cgs (100%) rename sim/testsuite/{sim => }/m32r/ldb.cgs (100%) rename sim/testsuite/{sim => }/m32r/ldh-d.cgs (100%) rename sim/testsuite/{sim => }/m32r/ldh.cgs (100%) rename sim/testsuite/{sim => }/m32r/ldi16.cgs (100%) rename sim/testsuite/{sim => }/m32r/ldi8.cgs (100%) rename sim/testsuite/{sim => }/m32r/ldub-d.cgs (100%) rename sim/testsuite/{sim => }/m32r/ldub.cgs (100%) rename sim/testsuite/{sim => }/m32r/lduh-d.cgs (100%) rename sim/testsuite/{sim => }/m32r/lduh.cgs (100%) rename sim/testsuite/{sim => }/m32r/lock.cgs (100%) rename sim/testsuite/{sim => }/m32r/machi.cgs (100%) rename sim/testsuite/{sim => }/m32r/maclo.cgs (100%) rename sim/testsuite/{sim => }/m32r/macwhi.cgs (100%) rename sim/testsuite/{sim => }/m32r/macwlo.cgs (100%) rename sim/testsuite/{sim => }/m32r/misc.exp (100%) rename sim/testsuite/{sim => }/m32r/mul.cgs (100%) rename sim/testsuite/{sim => }/m32r/mulhi.cgs (100%) rename sim/testsuite/{sim => }/m32r/mullo.cgs (100%) rename sim/testsuite/{sim => }/m32r/mulwhi.cgs (100%) rename sim/testsuite/{sim => }/m32r/mulwlo.cgs (100%) rename sim/testsuite/{sim => }/m32r/mv.cgs (100%) rename sim/testsuite/{sim => }/m32r/mvfachi.cgs (100%) rename sim/testsuite/{sim => }/m32r/mvfaclo.cgs (100%) rename sim/testsuite/{sim => }/m32r/mvfacmi.cgs (100%) rename sim/testsuite/{sim => }/m32r/mvfc.cgs (100%) rename sim/testsuite/{sim => }/m32r/mvtachi.cgs (100%) rename sim/testsuite/{sim => }/m32r/mvtaclo.cgs (100%) rename sim/testsuite/{sim => }/m32r/mvtc.cgs (100%) rename sim/testsuite/{sim => }/m32r/neg.cgs (100%) rename sim/testsuite/{sim => }/m32r/nop.cgs (100%) rename sim/testsuite/{sim => }/m32r/not.cgs (100%) rename sim/testsuite/{sim => }/m32r/or.cgs (100%) rename sim/testsuite/{sim => }/m32r/or3.cgs (100%) rename sim/testsuite/{sim => }/m32r/rac.cgs (100%) rename sim/testsuite/{sim => }/m32r/rach.cgs (100%) rename sim/testsuite/{sim => }/m32r/rem.cgs (100%) rename sim/testsuite/{sim => }/m32r/remu.cgs (100%) rename sim/testsuite/{sim => }/m32r/rte.cgs (100%) rename sim/testsuite/{sim => }/m32r/seth.cgs (100%) rename sim/testsuite/{sim => }/m32r/sll.cgs (100%) rename sim/testsuite/{sim => }/m32r/sll3.cgs (100%) rename sim/testsuite/{sim => }/m32r/slli.cgs (100%) rename sim/testsuite/{sim => }/m32r/sra.cgs (100%) rename sim/testsuite/{sim => }/m32r/sra3.cgs (100%) rename sim/testsuite/{sim => }/m32r/srai.cgs (100%) rename sim/testsuite/{sim => }/m32r/srl.cgs (100%) rename sim/testsuite/{sim => }/m32r/srl3.cgs (100%) rename sim/testsuite/{sim => }/m32r/srli.cgs (100%) rename sim/testsuite/{sim => }/m32r/st-d.cgs (100%) rename sim/testsuite/{sim => }/m32r/st-minus.cgs (100%) rename sim/testsuite/{sim => }/m32r/st-plus.cgs (100%) rename sim/testsuite/{sim => }/m32r/st.cgs (100%) rename sim/testsuite/{sim => }/m32r/stb-d.cgs (100%) rename sim/testsuite/{sim => }/m32r/stb.cgs (100%) rename sim/testsuite/{sim => }/m32r/sth-d.cgs (100%) rename sim/testsuite/{sim => }/m32r/sth.cgs (100%) rename sim/testsuite/{sim => }/m32r/sub.cgs (100%) rename sim/testsuite/{sim => }/m32r/subv.cgs (100%) rename sim/testsuite/{sim => }/m32r/subx.cgs (100%) rename sim/testsuite/{sim => }/m32r/testutils.inc (100%) rename sim/testsuite/{sim => }/m32r/trap.cgs (100%) rename sim/testsuite/{sim => }/m32r/unlock.cgs (100%) rename sim/testsuite/{sim => }/m32r/uread16.ms (100%) rename sim/testsuite/{sim => }/m32r/uread32.ms (100%) rename sim/testsuite/{sim => }/m32r/uwrite16.ms (100%) rename sim/testsuite/{sim => }/m32r/uwrite32.ms (100%) rename sim/testsuite/{sim => }/m32r/xor.cgs (100%) rename sim/testsuite/{sim => }/m32r/xor3.cgs (100%) rename sim/testsuite/{sim => }/m68hc11/ChangeLog (100%) rename sim/testsuite/{sim => }/m68hc11/allinsn.exp (100%) rename sim/testsuite/{sim => }/m68hc11/pass.s (100%) rename sim/testsuite/{sim => }/m68hc11/testutils.inc (100%) rename sim/testsuite/{sim => }/mcore/ChangeLog (100%) rename sim/testsuite/{sim => }/mcore/allinsn.exp (100%) rename sim/testsuite/{sim => }/mcore/fail.s (100%) rename sim/testsuite/{sim => }/mcore/pass.s (100%) rename sim/testsuite/{sim => }/mcore/testutils.inc (100%) rename sim/testsuite/{sim => }/microblaze/ChangeLog (100%) rename sim/testsuite/{sim => }/microblaze/allinsn.exp (100%) rename sim/testsuite/{sim => }/microblaze/pass.s (100%) rename sim/testsuite/{sim => }/microblaze/testutils.inc (100%) rename sim/testsuite/{sim => }/mips/ChangeLog (100%) rename sim/testsuite/{sim => }/mips/basic.exp (100%) rename sim/testsuite/{sim => }/mips/fpu64-ps-sb1.s (100%) rename sim/testsuite/{sim => }/mips/fpu64-ps.s (100%) rename sim/testsuite/{sim => }/mips/hilo-hazard-1.s (100%) rename sim/testsuite/{sim => }/mips/hilo-hazard-2.s (100%) rename sim/testsuite/{sim => }/mips/hilo-hazard-3.s (100%) rename sim/testsuite/{sim => }/mips/hilo-hazard-4.s (100%) rename sim/testsuite/{sim => }/mips/mdmx-ob-sb1.s (100%) rename sim/testsuite/{sim => }/mips/mdmx-ob.s (100%) rename sim/testsuite/{sim => }/mips/mips32-dsp.s (100%) rename sim/testsuite/{sim => }/mips/mips32-dsp2.s (100%) rename sim/testsuite/{sim => }/mips/sanity.s (100%) rename sim/testsuite/{sim => }/mips/testutils.inc (100%) rename sim/testsuite/{sim => }/mips/utils-dsp.inc (100%) rename sim/testsuite/{sim => }/mips/utils-fpu.inc (100%) rename sim/testsuite/{sim => }/mips/utils-mdmx.inc (100%) rename sim/testsuite/{sim => }/mn10300/ChangeLog (100%) rename sim/testsuite/{sim => }/mn10300/allinsn.exp (100%) rename sim/testsuite/{sim => }/mn10300/pass.s (100%) rename sim/testsuite/{sim => }/mn10300/testutils.inc (100%) rename sim/testsuite/{sim => }/moxie/ChangeLog (100%) rename sim/testsuite/{sim => }/moxie/allinsn.exp (100%) rename sim/testsuite/{sim => }/moxie/pass.s (100%) rename sim/testsuite/{sim => }/moxie/testutils.inc (100%) rename sim/testsuite/{sim => }/msp430/ChangeLog (100%) rename sim/testsuite/{sim => }/msp430/add.s (100%) rename sim/testsuite/{sim => }/msp430/allinsn.exp (100%) rename sim/testsuite/{sim => }/msp430/mpyull_hwmult.s (100%) rename sim/testsuite/{sim => }/msp430/rrux.s (100%) rename sim/testsuite/{sim => }/msp430/testutils.inc (100%) rename sim/testsuite/{sim => }/or1k/ChangeLog (100%) rename sim/testsuite/{sim => }/or1k/add.S (100%) rename sim/testsuite/{sim => }/or1k/adrp.S (100%) rename sim/testsuite/{sim => }/or1k/alltests.exp (100%) rename sim/testsuite/{sim => }/or1k/and.S (100%) rename sim/testsuite/{sim => }/or1k/basic.S (100%) rename sim/testsuite/{sim => }/or1k/div.S (100%) rename sim/testsuite/{sim => }/or1k/ext.S (100%) rename sim/testsuite/{sim => }/or1k/find.S (100%) rename sim/testsuite/{sim => }/or1k/flag.S (100%) rename sim/testsuite/{sim => }/or1k/fpu-unordered.S (100%) rename sim/testsuite/{sim => }/or1k/fpu.S (100%) rename sim/testsuite/{sim => }/or1k/fpu64a32-unordered.S (100%) rename sim/testsuite/{sim => }/or1k/fpu64a32.S (100%) rename sim/testsuite/{sim => }/or1k/jump.S (100%) rename sim/testsuite/{sim => }/or1k/load.S (100%) rename sim/testsuite/{sim => }/or1k/mac.S (100%) rename sim/testsuite/{sim => }/or1k/mfspr.S (100%) rename sim/testsuite/{sim => }/or1k/mul.S (100%) rename sim/testsuite/{sim => }/or1k/or.S (100%) rename sim/testsuite/{sim => }/or1k/or1k-asm-test-env.h (100%) rename sim/testsuite/{sim => }/or1k/or1k-asm-test-helpers.h (100%) rename sim/testsuite/{sim => }/or1k/or1k-asm-test.h (100%) rename sim/testsuite/{sim => }/or1k/or1k-asm.h (100%) rename sim/testsuite/{sim => }/or1k/or1k-test.ld (100%) rename sim/testsuite/{sim => }/or1k/ror.S (100%) rename sim/testsuite/{sim => }/or1k/shift.S (100%) rename sim/testsuite/{sim => }/or1k/spr-defs.h (100%) rename sim/testsuite/{sim => }/or1k/sub.S (100%) rename sim/testsuite/{sim => }/or1k/xor.S (100%) rename sim/testsuite/{sim => }/pru/ChangeLog (100%) rename sim/testsuite/{sim => }/pru/add.s (100%) rename sim/testsuite/{sim => }/pru/allinsn.exp (100%) rename sim/testsuite/{sim => }/pru/dmem-zero-pass.s (100%) rename sim/testsuite/{sim => }/pru/dmem-zero-trap.s (100%) rename sim/testsuite/{sim => }/pru/dram.s (100%) rename sim/testsuite/{sim => }/pru/jmp.s (100%) rename sim/testsuite/{sim => }/pru/lmbd.s (100%) rename sim/testsuite/{sim => }/pru/loop-imm.s (100%) rename sim/testsuite/{sim => }/pru/loop-reg.s (100%) rename sim/testsuite/{sim => }/pru/mul.s (100%) rename sim/testsuite/{sim => }/pru/subreg.s (100%) rename sim/testsuite/{sim => }/pru/testutils.inc (100%) rename sim/testsuite/{sim => }/sh/ChangeLog (100%) rename sim/testsuite/{sim => }/sh/add.s (100%) rename sim/testsuite/{sim => }/sh/allinsn.exp (100%) rename sim/testsuite/{sim => }/sh/and.s (100%) rename sim/testsuite/{sim => }/sh/bandor.s (100%) rename sim/testsuite/{sim => }/sh/bandornot.s (100%) rename sim/testsuite/{sim => }/sh/bclr.s (100%) rename sim/testsuite/{sim => }/sh/bld.s (100%) rename sim/testsuite/{sim => }/sh/bldnot.s (100%) rename sim/testsuite/{sim => }/sh/bset.s (100%) rename sim/testsuite/{sim => }/sh/bst.s (100%) rename sim/testsuite/{sim => }/sh/bxor.s (100%) rename sim/testsuite/{sim => }/sh/clip.s (100%) rename sim/testsuite/{sim => }/sh/div.s (100%) rename sim/testsuite/{sim => }/sh/dmxy.s (100%) rename sim/testsuite/{sim => }/sh/fabs.s (100%) rename sim/testsuite/{sim => }/sh/fadd.s (100%) rename sim/testsuite/{sim => }/sh/fail.s (100%) rename sim/testsuite/{sim => }/sh/fcmpeq.s (100%) rename sim/testsuite/{sim => }/sh/fcmpgt.s (100%) rename sim/testsuite/{sim => }/sh/fcnvds.s (100%) rename sim/testsuite/{sim => }/sh/fcnvsd.s (100%) rename sim/testsuite/{sim => }/sh/fdiv.s (100%) rename sim/testsuite/{sim => }/sh/fipr.s (100%) rename sim/testsuite/{sim => }/sh/fldi0.s (100%) rename sim/testsuite/{sim => }/sh/fldi1.s (100%) rename sim/testsuite/{sim => }/sh/flds.s (100%) rename sim/testsuite/{sim => }/sh/float.s (100%) rename sim/testsuite/{sim => }/sh/fmac.s (100%) rename sim/testsuite/{sim => }/sh/fmov.s (100%) rename sim/testsuite/{sim => }/sh/fmul.s (100%) rename sim/testsuite/{sim => }/sh/fneg.s (100%) rename sim/testsuite/{sim => }/sh/fpchg.s (100%) rename sim/testsuite/{sim => }/sh/frchg.s (100%) rename sim/testsuite/{sim => }/sh/fsca.s (100%) rename sim/testsuite/{sim => }/sh/fschg.s (100%) rename sim/testsuite/{sim => }/sh/fsqrt.s (100%) rename sim/testsuite/{sim => }/sh/fsrra.s (100%) rename sim/testsuite/{sim => }/sh/fsub.s (100%) rename sim/testsuite/{sim => }/sh/ftrc.s (100%) rename sim/testsuite/{sim => }/sh/ldrc.s (100%) rename sim/testsuite/{sim => }/sh/loop.s (100%) rename sim/testsuite/{sim => }/sh/macl.s (100%) rename sim/testsuite/{sim => }/sh/macw.s (100%) rename sim/testsuite/{sim => }/sh/mov.s (100%) rename sim/testsuite/{sim => }/sh/movi.s (100%) rename sim/testsuite/{sim => }/sh/movli.s (100%) rename sim/testsuite/{sim => }/sh/movua.s (100%) rename sim/testsuite/{sim => }/sh/movxy.s (100%) rename sim/testsuite/{sim => }/sh/mulr.s (100%) rename sim/testsuite/{sim => }/sh/pabs.s (100%) rename sim/testsuite/{sim => }/sh/padd.s (100%) rename sim/testsuite/{sim => }/sh/paddc.s (100%) rename sim/testsuite/{sim => }/sh/pand.s (100%) rename sim/testsuite/{sim => }/sh/pass.s (100%) rename sim/testsuite/{sim => }/sh/pclr.s (100%) rename sim/testsuite/{sim => }/sh/pdec.s (100%) rename sim/testsuite/{sim => }/sh/pdmsb.s (100%) rename sim/testsuite/{sim => }/sh/pinc.s (100%) rename sim/testsuite/{sim => }/sh/pmuls.s (100%) rename sim/testsuite/{sim => }/sh/prnd.s (100%) rename sim/testsuite/{sim => }/sh/pshai.s (100%) rename sim/testsuite/{sim => }/sh/pshar.s (100%) rename sim/testsuite/{sim => }/sh/pshli.s (100%) rename sim/testsuite/{sim => }/sh/pshlr.s (100%) rename sim/testsuite/{sim => }/sh/psub.s (100%) rename sim/testsuite/{sim => }/sh/pswap.s (100%) rename sim/testsuite/{sim => }/sh/pushpop.s (100%) rename sim/testsuite/{sim => }/sh/resbank.s (100%) rename sim/testsuite/{sim => }/sh/sett.s (100%) rename sim/testsuite/{sim => }/sh/shll.s (100%) rename sim/testsuite/{sim => }/sh/shll16.s (100%) rename sim/testsuite/{sim => }/sh/shll2.s (100%) rename sim/testsuite/{sim => }/sh/shll8.s (100%) rename sim/testsuite/{sim => }/sh/shlr.s (100%) rename sim/testsuite/{sim => }/sh/shlr16.s (100%) rename sim/testsuite/{sim => }/sh/shlr2.s (100%) rename sim/testsuite/{sim => }/sh/shlr8.s (100%) rename sim/testsuite/{sim => }/sh/swap.s (100%) rename sim/testsuite/{sim => }/sh/testutils.inc (100%) rename sim/testsuite/{sim => }/v850/ChangeLog (100%) rename sim/testsuite/{sim => }/v850/allinsns.exp (100%) rename sim/testsuite/{sim => }/v850/bsh.cgs (100%) rename sim/testsuite/{sim => }/v850/div.cgs (100%) rename sim/testsuite/{sim => }/v850/divh.cgs (100%) rename sim/testsuite/{sim => }/v850/divh_3.cgs (100%) rename sim/testsuite/{sim => }/v850/divhu.cgs (100%) rename sim/testsuite/{sim => }/v850/divu.cgs (100%) rename sim/testsuite/{sim => }/v850/sar.cgs (100%) rename sim/testsuite/{sim => }/v850/satadd.cgs (100%) rename sim/testsuite/{sim => }/v850/satsub.cgs (100%) rename sim/testsuite/{sim => }/v850/satsubi.cgs (100%) rename sim/testsuite/{sim => }/v850/satsubr.cgs (100%) rename sim/testsuite/{sim => }/v850/shl.cgs (100%) rename sim/testsuite/{sim => }/v850/shr.cgs (100%) rename sim/testsuite/{sim => }/v850/testutils.cgs (100%) rename sim/testsuite/{sim => }/v850/testutils.inc (100%) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 10 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-allyesconfig updated (341a2942 -> 5eeda2e5)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-allyesconfig in repository toolchain/ci/base-artifacts. discards 341a2942 3: update: llvm-linux-qemu: 19306 discards 650d63f3 2: reset: linux-a390bef7db1f192cc5b588dbcf8ed113406ec130: 19305 discards f8a44005 1: reset: linux-5c8fe583cce542aa0b84adc939ce85293de36e5e: 19308 discards 920b933f 0: update: llvm-qemu: 19309 new 5eeda2e5 0: update: binutils-llvm-linux-qemu: 19317 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (341a2942) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-master-arm-m [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 293 +- 02-prepare_abe/console.log | 278 +- 03-build_abe-binutils/console.log | 6070 ++++++ 03-build_llvm/console.log | 6970 ------ 04-build_linux/console.log | 493 - 04-build_llvm/console.log | 6970 ++++++ 05-build_linux/console.log | 498 + 07-check_regression/results.regressions | 2 - .../console.log | 36 +- 08-check_regression/results.regressions | 2 + 08-update_baseline/console.log | 107 - 08-update_baseline/results.regressions | 2 - 09-update_baseline/console.log | 143 + 09-update_baseline/results.regressions | 2 + console.log | 21470 ++++++++++++------- jenkins/manifest.sh | 23 +- results | 4 +- 17 files changed, 27804 insertions(+), 15559 deletions(-) create mode 100644 03-build_abe-binutils/console.log delete mode 100644 03-build_llvm/console.log delete mode 100644 04-build_linux/console.log create mode 100644 04-build_llvm/console.log create mode 100644 05-build_linux/console.log delete mode 100644 07-check_regression/results.regressions rename {07-check_regression => 08-check_regression}/console.log (58%) create mode 100644 08-check_regression/results.regressions delete mode 100644 08-update_baseline/console.log delete mode 100644 08-update_baseline/results.regressions create mode 100644 09-update_baseline/console.log create mode 100644 09-update_baseline/results.regressions -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 10 months

[toolchain/ci/linux] branch linaro-local/ci/tcwg_kernel/gnu-release-arm-next-defconfig updated (b3a3cbdec55b -> 93bf8b946e5f)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-arm-next-defconfig in repository toolchain/ci/linux. omits b3a3cbdec55b Add linux-next specific files for 20210115 omits bf0e26fb88f1 Merge branch 'akpm/master' omits eced28294a04 secretmem-test-add-basic-selftest-for-memfd_secret2-fix omits 0482461a945a secretmem: test: add basic selftest for memfd_secret(2) omits 37dcaa68c240 arch-mm-wire-up-memfd_secret-system-call-were-relevant-fix-fix omits ea4b3f661985 arch-mm-wire-up-memfd_secret-system-call-were-relevant-fix omits 86dd4370ab47 arch, mm: wire up memfd_secret system call where relevant omits 60e5ffec5ca8 PM: hibernate: disable when there are active secretmem users omits 4f654d4f3e85 secretmem: add memcg accounting omits 23a501a73218 secretmem: use PMD-size pages to amortize direct map fragm [...] omits 09adde46d0e4 mm-introduce-memfd_secret-system-call-to-create-secret-mem [...] omits 5577d3803e8c mm: introduce memfd_secret system call to create "secret" [...] omits ce4f71efca29 kfence: fix implicit function declaration omits 89c1084eb2a7 set_memory: allow querying whether set_direct_map_*() is a [...] omits 7271cf379c7e set_memory-allow-set_direct_map__noflush-for-multiple-pages-fix omits 94c94634184b set_memory: allow set_direct_map_*_noflush() for multiple pages omits 4df10c66b6c1 mmap: make mlock_future_check() global omits 0428872e55f8 mm: add definition of PMD_PAGE_ORDER omits a02739a3aaf2 Merge branch 'akpm-current/current' omits 394936787aaa disable CONFIG_DRM_AMDGPU for now omits 0895f9828381 Merge remote-tracking branch 'iomem-mmap-vs-gup/topic/iome [...] omits 4385f4889fc1 Merge remote-tracking branch 'memblock/for-next' omits 109cbb40c3e7 Merge remote-tracking branch 'notifications/notifications- [...] omits 0aa6020efaaa Merge remote-tracking branch 'mhi/mhi-next' omits d22fe1ee7045 Merge remote-tracking branch 'pidfd/for-next' omits 97ec7c812528 Merge remote-tracking branch 'hyperv/hyperv-next' omits 21232aadc75a Merge remote-tracking branch 'xarray/main' omits b44c54d77270 Merge remote-tracking branch 'nvmem/for-next' omits 378788911faf Merge remote-tracking branch 'gnss/gnss-next' omits 7cffeb6391ca Merge remote-tracking branch 'kspp/for-next/kspp' omits ab65eed220bf Merge remote-tracking branch 'rtc/rtc-next' omits d3ac7172a958 Merge remote-tracking branch 'coresight/next' omits 4209b69d8c3f Merge remote-tracking branch 'livepatching/for-next' omits 0d89d81ee6c7 Merge remote-tracking branch 'userns/for-next' omits 4148317e11af Merge remote-tracking branch 'pinctrl-renesas/renesas-pinctrl' omits a6881d502f0d Merge remote-tracking branch 'pinctrl-intel/for-next' omits 4e6aef310b80 Merge remote-tracking branch 'pinctrl/for-next' omits 8c0c5269b98a Merge remote-tracking branch 'gpio-intel/for-next' omits 69b1c2856cb5 Merge remote-tracking branch 'gpio-brgl/gpio/for-next' omits 1698c7554fcc Merge remote-tracking branch 'rpmsg/for-next' omits 352d75c01e4f Merge remote-tracking branch 'scsi-mkp/for-next' omits 95f445fa4a7d Merge remote-tracking branch 'scsi/for-next' omits 10d6135d8a6b Merge remote-tracking branch 'dmaengine/next' omits dc8202e97af0 Merge remote-tracking branch 'icc/icc-next' omits c2794914dbfd Merge remote-tracking branch 'staging/staging-next' omits 365e5058edf8 Merge remote-tracking branch 'thunderbolt/next' omits 2ebf19f5de3e Merge remote-tracking branch 'soundwire/next' omits e1bd8a57685f Merge remote-tracking branch 'extcon/extcon-next' omits 057ad2f6d4f0 Merge remote-tracking branch 'char-misc/char-misc-next' omits 8cf52bf8437b Merge remote-tracking branch 'tty/tty-next' omits 9f1b3850db40 Merge remote-tracking branch 'phy-next/next' omits b2f7aba2c62b Merge remote-tracking branch 'usb-chipidea-next/for-usb-next' omits e0d57abfd98f Merge remote-tracking branch 'usb-serial/usb-next' omits 12dc1ae6df82 Merge remote-tracking branch 'usb/usb-next' omits f33596f1a349 Merge remote-tracking branch 'driver-core/driver-core-next' omits 168b0ddd5276 Merge remote-tracking branch 'leds/for-next' omits 06e6326e5c31 Merge remote-tracking branch 'hsi/for-next' omits f311b8e95857 Merge remote-tracking branch 'drivers-x86/for-next' omits 7381af027d42 Merge remote-tracking branch 'workqueues/for-next' omits 5c96f0d85ca1 Merge remote-tracking branch 'percpu/for-next' omits 84ff554865db Merge remote-tracking branch 'xen-tip/linux-next' omits 3729eeb775bd Merge remote-tracking branch 'kvm-arm/next' omits 7e31fab66be9 Merge remote-tracking branch 'rcu/rcu/next' omits 67f836edff6b Merge remote-tracking branch 'edac/edac-for-next' omits 6d07b5a1ba51 Merge remote-tracking branch 'tip/auto-latest' omits cafe0102f83f Merge remote-tracking branch 'spi/for-next' omits a015fbf7b43c Merge remote-tracking branch 'devicetree/for-next' omits 149a75af993c Merge remote-tracking branch 'audit/next' omits 214cbd1a2e01 Merge remote-tracking branch 'tpmdd/next' omits 703291a6453d Merge remote-tracking branch 'selinux/next' omits 0612bc919599 Merge remote-tracking branch 'keys/keys-next' omits 601c202a0ae8 Merge remote-tracking branch 'security/next-testing' omits 05fa3ad23641 Merge remote-tracking branch 'regulator/for-next' omits 61e3c5d53d73 Merge remote-tracking branch 'battery/for-next' omits 947be86d03f7 Merge remote-tracking branch 'mfd/for-mfd-next' omits 9dcf107721fb Merge remote-tracking branch 'mmc/next' omits 4069fcad1386 Merge remote-tracking branch 'pcmcia/pcmcia-next' omits e83c7ae33970 Merge remote-tracking branch 'device-mapper/for-next' omits f4964fb3ba9d Merge remote-tracking branch 'block/for-next' omits 35f71db49b19 Merge remote-tracking branch 'input/next' omits 6200e3493ae2 Merge remote-tracking branch 'sound-asoc/for-next' omits 39cc6daf7654 Merge remote-tracking branch 'sound/for-next' omits eec3bb0fcf07 Merge remote-tracking branch 'imx-drm/imx-drm/next' omits 9acdfb11a805 Merge remote-tracking branch 'drm-misc/for-linux-next' omits 40c58e15733b next-20210108/drm-intel omits fe2ccce92d7c Merge remote-tracking branch 'amdgpu/drm-next' omits 4ba68f0724fb Merge remote-tracking branch 'crypto/master' omits 96ee657296db Merge remote-tracking branch 'nand/nand/next' omits af721f783676 Merge remote-tracking branch 'mtd/mtd/next' omits bb8551d15c46 Merge remote-tracking branch 'gfs2/for-next' omits f6bbece55da7 Merge remote-tracking branch 'bluetooth/master' omits 1e5c47cb1e32 Merge remote-tracking branch 'wireless-drivers-next/master' omits 8d18a0ff882c Merge remote-tracking branch 'ipsec-next/master' omits 12db32c9d75a Merge remote-tracking branch 'bpf-next/for-next' omits 8cec496dd331 Merge remote-tracking branch 'net-next/master' omits 6b22f292329c Merge remote-tracking branch 'rdma/for-next' omits 1c870a398ea6 Merge remote-tracking branch 'ieee1394/for-next' omits d8ad8d38b779 Merge remote-tracking branch 'thermal/thermal/linux-next' omits d5c290463abd Merge remote-tracking branch 'devfreq/devfreq-next' omits 4745741a6800 Merge remote-tracking branch 'cpupower/cpupower' omits 9dbe5a3f4ca3 Merge remote-tracking branch 'pm/linux-next' omits 38d5f2928758 Merge remote-tracking branch 'v4l-dvb-next/master' omits 34412d408bf8 Merge remote-tracking branch 'v4l-dvb/master' omits fd0162e59722 Merge remote-tracking branch 'jc_docs/docs-next' omits 93cad2157225 Merge remote-tracking branch 'hwmon-staging/hwmon-next' omits 6afe5cecd271 Merge remote-tracking branch 'dmi/dmi-for-next' omits a1552da8d515 Merge remote-tracking branch 'i2c/i2c/for-next' omits aaf334c59016 Merge remote-tracking branch 'hid/for-next' omits 0096d4f4b6c6 Merge remote-tracking branch 'pci/next' omits f9ca777b2dc2 Merge remote-tracking branch 'printk/for-next' omits c1446efac6cf Merge remote-tracking branch 'vfs/for-next' omits 5b0f5f0c3993 Merge remote-tracking branch 'v9fs/9p-next' omits fa948024b626 Merge remote-tracking branch 'cel/for-next' omits 922be1bd7586 Merge remote-tracking branch 'nfs-anna/linux-next' omits 56d11d7b261e Merge remote-tracking branch 'jfs/jfs-next' omits b9dd85601265 Merge remote-tracking branch 'f2fs/dev' omits 1e1261a84a85 Merge remote-tracking branch 'ext4/dev' omits df679b841249 Merge remote-tracking branch 'ext3/for_next' omits 6e2d4c4096c7 Merge remote-tracking branch 'exfat/dev' omits 3c8b335c9870 Merge remote-tracking branch 'cifs/for-next' omits 89bc1d9e90e9 Merge remote-tracking branch 'ceph/master' omits 94969e3f056c Merge remote-tracking branch 'btrfs/for-next' omits 90254d9dddab Merge remote-tracking branch 'xtensa/xtensa-for-next' omits 20ccc4803451 Merge remote-tracking branch 'sh/for-next' omits 4acf02dcaf53 Merge remote-tracking branch 's390/for-next' omits f78e7e94da8d Merge remote-tracking branch 'risc-v/for-next' omits 42d0f7f77fa2 Merge remote-tracking branch 'openrisc/for-next' omits 0be7ef075e9a Merge remote-tracking branch 'nds32/next' omits 64f49c9975b8 Merge remote-tracking branch 'mips/mips-next' omits 2f74e7e1f266 Merge remote-tracking branch 'microblaze/next' omits 05ec6ae91915 Merge remote-tracking branch 'h8300/h8300-next' omits efe96bb64bab Merge remote-tracking branch 'csky/linux-next' omits 5a36ed52760d Merge remote-tracking branch 'clk-renesas/renesas-clk' omits 99d2986731d1 Merge remote-tracking branch 'clk/clk-next' omits 18c675264f7b Merge remote-tracking branch 'ti-k3-new/ti-k3-next' omits b7a93b832811 Merge remote-tracking branch 'ti-k3/ti-k3-next' omits a1ab2387d2dc Merge remote-tracking branch 'tegra/for-next' omits f51ba35cf70e Merge remote-tracking branch 'sunxi/sunxi/for-next' omits c66385afccee Merge remote-tracking branch 'stm32/stm32-next' omits 3f3640c2fc8a Merge remote-tracking branch 'scmi/for-linux-next' omits 30befcea50ab Merge remote-tracking branch 'samsung-krzk/for-next' omits 2d9ba250b5b1 Merge remote-tracking branch 'rockchip/for-next' omits 53876878317d Merge remote-tracking branch 'reset/reset/next' omits bff82b1181e3 Merge remote-tracking branch 'renesas/next' omits 82ea955dd58e Merge remote-tracking branch 'realtek/for-next' omits 4d21f8868fa2 Merge remote-tracking branch 'raspberrypi/for-next' omits 8d6b899ac79b Merge remote-tracking branch 'qcom/for-next' omits bceacce20400 Merge remote-tracking branch 'omap/for-next' omits 3fce395d2c52 Merge remote-tracking branch 'mvebu/for-next' omits 01fb90496ee5 Merge remote-tracking branch 'mediatek/for-next' omits 2f77bf18bfce Merge remote-tracking branch 'keystone/next' omits cd67790d3eac Merge remote-tracking branch 'imx-mxs/for-next' omits 491b9e6a0ad5 Merge remote-tracking branch 'drivers-memory/for-next' omits 35b317b7520e Merge remote-tracking branch 'at91/at91-next' omits e914b6b23349 Merge remote-tracking branch 'aspeed/for-next' omits 1c45d4b3e242 Merge remote-tracking branch 'amlogic/for-next' omits 36e4297f3d2e Merge remote-tracking branch 'actions/for-next' omits 69889a9e4e3e Merge remote-tracking branch 'arm-soc/for-next' omits e34e21579d05 Merge remote-tracking branch 'arm64/for-next/core' omits c59763789c55 Merge remote-tracking branch 'dma-mapping/for-next' omits 33740ae799d2 Merge remote-tracking branch 'kbuild/for-next' omits 5bd8ecf03410 Merge remote-tracking branch 'drm-misc-fixes/for-linux-nex [...] omits f3801e50b889 Merge remote-tracking branch 'risc-v-fixes/fixes' omits bdbb57e7b577 Merge remote-tracking branch 'mmc-fixes/fixes' omits 6f627f49f00c Merge remote-tracking branch 'drm-intel-fixes/for-linux-ne [...] omits d97ef0e23797 Merge remote-tracking branch 'scsi-fixes/fixes' omits 56296b86a522 Merge remote-tracking branch 'drivers-x86-fixes/fixes' omits 44c4886ce22e Merge remote-tracking branch 'i3c-fixes/i3c/fixes' omits 9f28159fbdf5 Merge remote-tracking branch 'vfs-fixes/fixes' omits 543e2f733c3a Merge remote-tracking branch 'btrfs-fixes/next-fixes' omits 95c7f75afb02 Merge remote-tracking branch 'omap-fixes/fixes' omits 0a96894005d8 Merge remote-tracking branch 'mips-fixes/mips-fixes' omits 4bace22d0b60 Merge remote-tracking branch 'v4l-dvb-fixes/fixes' omits 8fd0f24fa3e2 Merge remote-tracking branch 'mtd-fixes/mtd/fixes' omits c6179497574f Merge remote-tracking branch 'kselftest-fixes/fixes' omits 63b04c8ba2e8 Merge remote-tracking branch 'ide/master' omits 0a032edb22f2 Merge remote-tracking branch 'crypto-current/master' omits 72595bfc24cb Merge remote-tracking branch 'input-current/for-linus' omits ab1930a4fa2d Merge remote-tracking branch 'char-misc.current/char-misc-linus' omits 90518bd07403 Merge remote-tracking branch 'phy/fixes' omits 4abeb3cf431f Merge remote-tracking branch 'usb-serial-fixes/usb-linus' omits 9e37b47d1245 Merge remote-tracking branch 'usb.current/usb-linus' omits 168bbbd78a2b Merge remote-tracking branch 'tty.current/tty-linus' omits ef2d4a76e350 Merge remote-tracking branch 'driver-core.current/driver-c [...] omits 76e69e316ce6 Merge remote-tracking branch 'spi-fixes/for-linus' omits 4ce3700e9092 Merge remote-tracking branch 'regulator-fixes/for-linus' omits 9fb103129f06 Merge remote-tracking branch 'sound-asoc-fixes/for-linus' omits 1886dc3e579f Merge remote-tracking branch 'sound-current/for-linus' omits 65d436de2c33 Merge remote-tracking branch 'rdma-fixes/for-rc' omits 79b0216d1d60 Merge remote-tracking branch 'mac80211/master' omits 00eb40ae5429 Merge remote-tracking branch 'wireless-drivers/master' omits 5a71ad798029 Merge remote-tracking branch 'ipsec/master' omits 4ca8876a69b9 Merge remote-tracking branch 'bpf/master' omits 0fd0e7403ef0 Merge remote-tracking branch 'net/master' omits 8cec0fb861b0 Merge remote-tracking branch 'sparc/master' omits 4bffba4e2fbb Merge remote-tracking branch 's390-fixes/fixes' omits e4241ad70e80 Merge remote-tracking branch 'powerpc-fixes/fixes' omits f02108fe81f9 Merge remote-tracking branch 'arm64-fixes/for-next/fixes' omits df56ccaf9f7f ALSA: hda/hdmi - enable runtime pm for CI AMD display audio omits 01ae70ad887e drm/amdgpu: add another raven1 gfxoff quirk omits 115fbdbb4716 drm/radeon: fix check order in radeon_bo_move omits 436854ff3147 drm/amdgpu: fix check order in amdgpu_bo_move omits 4a6fe05e6559 usb: typec: ucsi: check cci busy during PPM reset omits 73a7c155a2b2 arm64: selftests: Fix spelling of 'Mismatch' omits b5639879902a arm64: syscall: include prototype for EL0 SVC functions omits 63212212b3d5 Merge remote-tracking branch 'spi/for-5.12' into spi-next omits 96257ae71b91 riscv/stacktrace: Fix stack output without ra on the stack top omits b87fffe5d26a riscv: Improve __show_regs omits d514b8de9176 riscv: Add dump stack in show_regs omits 0e2bd4229b2a f2fs: remove unused stat_{inc, dec}_atomic_write omits 91327d9b3add Merge branch 'pci/resource' omits eb424de4c588 Merge remote-tracking branch 'asoc/for-5.12' into asoc-next omits 530aef25e6ad Merge remote-tracking branch 'asoc/for-5.11' into asoc-linus omits f60ee08c3c2d Merge remote-tracking branch 'regulator/for-5.12' into reg [...] omits 17f953176384 Merge remote-tracking branch 'regulator/for-5.11' into reg [...] omits 1f1244a5ddb7 compiler.h: Raise minimum version of GCC to 5.1 for arm64 omits 27c287b41659 ubsan: disable unsigned-overflow check for i386 omits 71445ef39136 scripts/gdb: fix list_for_each omits 5d4b4337219c aio: simplify read_events() omits 3d7f7cbb5005 checkpatch: prefer ftrace over function entry/exit printks omits c8fc9a3977c2 checkpatch: trivial style fixes omits 4b7d1a790c1b checkpatch: ignore warning designated initializers using NR_CPUS omits 84de41301b92 checkpatch: improve blank line after declaration test omits ff33e3939a35 include/linux/bitops.h: spelling s/synomyn/synonym/ omits 97a31c94fce5 string.h: move fortified functions definitions in a dedica [...] omits d715d0dc00b0 lib-optimize-cpumask_local_spread-v8 omits 1a48dccf64bc lib: optimize cpumask_local_spread() omits 97740b93743b lib/genalloc.c: change return type to unsigned long for bi [...] omits 0963a5cf1d64 proc/sysctl: make protected_* world readable omits aa1fd4989938 sysctl.c: fix underflow value setting risk in vm_table omits aba87eacc17c proc/wchan: use printk format instead of lookup_symbol_name() omits eb80cbdfced0 kernel/hung_task.c: Monitor killed tasks. omits 6f945627f09a fs/buffer.c: dump more info for __getblk_gfp() stall problem omits 50db80f2d5a8 fs/buffer.c: add debug print for __getblk_gfp() stall problem omits 2838d725156b MAINTAINERS: add entry for KFENCE omits cb1226b157c4 kfence: show access type in report omits b8fb21605dd5 kfence: fix typo in test omits 4aa9e0f47fbf kfence: add test suite omits 5bbd6be67578 kfence, Documentation: add KFENCE documentation omits 418c765d2e42 revert kasan-remove-kfence-leftovers omits 1f732e852831 kfence, kasan: make KFENCE compatible with KASAN omits 3edaabc31a53 mm, kfence: insert KFENCE hooks for SLUB omits fcc436c6116e mm, kfence: insert KFENCE hooks for SLAB omits 3c222522b975 kfence: use pt_regs to generate stack trace on faults omits b0320a2f268a arm64, kfence: enable KFENCE for ARM64 omits 175a25ebb0c5 x86, kfence: enable KFENCE for x86 omits d0703be9b173 kfence: add option to use KFENCE without static keys omits 5640e713ec7b kfence: fix potential deadlock due to wake_up() omits 6bd3f60fa7b4 kfence: avoid stalling work queue task without allocations omits 779eb9d347cf kfence: Fix parameter description for kfence_object_start() omits ffd74c6b43b9 mm: add Kernel Electric-Fence infrastructure omits cc0e050697ce mm: page-flags.h: Typo fix (It -> If) omits 752b06026f4c mm: remove arch_remap() and mm-arch-hooks.h omits 69227e8e4123 mm: zswap: clean up confusing comment omits b89d8cc74d78 mm/vmstat.c: erase latency in vmstat_shepherd omits b08c480516a0 mm-vmstat-fix-proc-sys-vm-stat_refresh-generating-false-wa [...] omits 03f856806051 mm-vmstat-fix-proc-sys-vm-stat_refresh-generating-false-wa [...] omits 67308e1f5617 mm: vmstat: fix /proc/sys/vm/stat_refresh generating false [...] omits ec071cdb15bf memblock: do not start bottom-up allocations with kernel_end omits 8d0c1ec687ed mm-cma-allocate-cma-areas-bottom-up-fix-3-fix omits 517e7e5406fe mm-cma-allocate-cma-areas-bottom-up-fix-3 omits 7fec331c2616 mm-cma-allocate-cma-areas-bottom-up-fix-2 omits c82434904b82 mm-cma-allocate-cma-areas-bottom-up-fix omits 137a8fe49927 mm: cma: allocate cma areas bottom-up omits 7526c03ea3f3 mm,thp,shmem: make khugepaged obey tmpfs mount flags omits feea8e17ba66 mm,thp,shm: limit gfp mask to no more than specified omits 3572f1a1db0e mm,thp,shmem: limit shmem THP alloc gfp_mask omits 806d58bd86ed mm: remove pagevec_lookup_entries omits d5b5f0258345 mm: pass pvec directly to find_get_entries omits b191f33075a3 mm: remove nr_entries parameter from pagevec_lookup_entries omits 874efa839ae9 mm: add an 'end' parameter to pagevec_lookup_entries omits 182cf0e5409d mm: add an 'end' parameter to find_get_entries omits 9c5a59ffe71f fix mm-add-and-use-find_lock_entries.patch omits 4d3f76acae85 mm: add and use find_lock_entries omits 1fccc8bfe9a3 iomap: use mapping_seek_hole_data omits 2fed1930de54 fix mm-filemap-add-mapping_seek_hole_data.patch omits 8387438f0e63 mm/filemap: add mapping_seek_hole_data omits d6b4f8076e8b fix mm-filemap-add-helper-for-finding-pages.patch omits a0351a56e9a2 mm/filemap: add helper for finding pages omits 7b6fbb7ecb4a mm/filemap: rename find_get_entry to mapping_get_entry omits 245895f36268 mm: add FGP_ENTRY omits c8253712294e mm/swap: optimise get_shadow_from_swap_cache omits 459e1d528c33 mm/shmem: use pagevec_lookup in shmem_unlock_mapping omits 4d02b2e14210 mm: make pagecache tagged lookups return only head pages omits 9368100966cd hugetlbfs: remove special hugetlbfs_set_page_dirty() omits eab1bfc755e0 mm/hugetlb: change hugetlb_reserve_pages() to type bool omits 334b69c4ef9a mm/compaction: remove duplicated VM_BUG_ON_PAGE !PageLocked omits fa929009b992 mm/compaction: remove rcu_read_lock during page compaction omits f08518e689d1 mm/vmscan: __isolate_lru_page_prepare() cleanup omits aa9e0f52c2c9 mm: hugetlb: add return -EAGAIN for dissolve_free_huge_page omits f3ba71b1155a mm: migrate: do not migrate HugeTLB page whose refcount is one omits 40a46595365d mm/hugetlb.c: fix unnecessary address expansion of pmd sharing omits c3a489b2bbdc mm/hugetlb: fix potential double free in hugetlb_register_ [...] omits edda529feb6c MIPS: do not call flush_tlb_all when setting pmd entry omits 3e077010673c mm/huge_memory.c: update tlb entry if pmd is changed omits c0e9166e88d7 kasan-remove-redundant-config-option-v3 omits aba664d45a50 kasan: remove redundant config option omits dd39ae4cd963 kasan: add proper page allocator tests omits 2c188659680b kasan-fix-bug-detection-via-ksize-for-hw_tags-mode-fix omits c10c75779f23 kasan: fix bug detection via ksize for HW_TAGS mode omits fcad13f3dee0 kasan: fix memory corruption in kasan_bitops_tags test omits 7064b20933c4 kasan: adopt kmalloc_uaf2 test to HW_TAGS mode omits 6892d27df295 kasan: add compiler barriers to KUNIT_EXPECT_KASAN_FAIL omits 140ed16e33ca kasan: rename CONFIG_TEST_KASAN_MODULE omits f201253d5e21 kasan, arm64: allow using KUnit tests with HW_TAGS mode omits 2f4e53bfe6d5 kasan: add match-all tag tests omits dcc14e02298e kasan: clean up comments in tests omits cacab94a43b6 kasan: clarify HW_TAGS impact on TBI omits 2301830bf130 kasan: prefix exported functions with kasan_ omits 810f1790cb4d mm/page_reporting: use list_entry_is_head() in page_report [...] omits 1dd901280af5 mm: improve mprotect(R|W) efficiency on pages referenced once omits 609abb25cf6b mm/mmap.c: fix the adjusted length error omits a17a302e1724 mm/mmap.c: remove unnecessary local variable omits 35dad3dec6e0 mm: kmem: make __memcg_kmem_(un)charge static omits 2a7bf3123275 mmotm 2021-01-12-01-57 uploaded (NR_SWAPCACHE in mm/) omits 06ebc57f7c5c riscv: Enable per-task stack canaries omits 0b66d929c618 riscv: Add support for function error injection omits 4c1d133ad2c0 riscv: Add uprobes supported omits 5dc4ce78b899 riscv: Add KPROBES_ON_FTRACE supported omits b7e9ba340391 mm: memcg: add swapcache stat for memcg v2 omits 09eb6b35e26c mm/memcg: remove rcu locking for lock_page_lruvec function series omits 15106cdf82ed mm/memcg: revise the using condition of lock_page_lruvec f [...] omits fdbb10272981 mm: memcontrol: make the slab calculation consistent omits 30388b9496df mm: memcontrol: convert NR_FILE_PMDMAPPED account to pages omits f2b448c39e2f mm: memcontrol: convert NR_SHMEM_PMDMAPPED account to pages omits a6c81c3a5dd7 mm: memcontrol: convert NR_SHMEM_THPS account to pages omits cacb95a9e122 mm: memcontrol: convert NR_FILE_THPS account to pages omits d29f2beae229 mm: memcontrol: convert NR_ANON_THPS account to pages omits e5f670d3c0c1 mm: memcontrol: fix NR_ANON_THPS accounting in charge moving omits a98dad696f23 mm-memcontrol-optimize-per-lruvec-stats-counter-memory-usa [...] omits af696e144839 mm: memcontrol: optimize per-lruvec stats counter memory usage omits c0b861d862da mm-memcg-slab-pre-allocate-obj_cgroups-for-slab-caches-wit [...] omits a23b1d4bee73 mm: memcg/slab: pre-allocate obj_cgroups for slab caches w [...] omits d197c28bc942 mm/swap: don't SetPageWorkingset unconditionally during swapin omits 93a4cec578e4 mm/filemap: don't revert iter on -EIOCBQUEUED omits f4f35e4019f7 mm/filemap: remove unused parameter and change to void typ [...] omits 9f9333041e38 mm/msync: exit early when the flags is an MS_ASYNC and sta [...] omits 102117f1ca3c mm, tracing: record slab name for kmem_cache_free() omits c71e3b2a606a kernel/watchdog: flush all printk nmi buffers when hardloc [...] omits d163fc69ea9c fs: delete repeated words in comments omits df14ada3bf7a ramfs: support O_TMPFILE omits e60cdb1190e7 ocfs2: fix ocfs2 corrupt when iputting an inode omits 90270b90856c ocfs2: clear links count in ocfs2_mknod() if an error occurs omits ff0d3ca1d9de ocfs2: remove redundant conditional before iput omits de08d3d02d66 /proc/kpageflags: do not use uninitialized struct pages omits b0fbeec86aa9 /proc/kpageflags: prevent an integer overflow in stable_pa [...] omits 60b7cab23e5e proc_sysctl: fix oops caused by incorrect command parameters. omits f96945f59d99 mm: hugetlb: remove VM_BUG_ON_PAGE from page_huge_active omits 3f5e10250864 mm: hugetlb: fix a race between isolating and freeing page omits e45dc400c82b mm: hugetlb: fix a race between freeing and dissolving the page omits 118d33d29084 mm: hugetlbfs: fix cannot migrate the fallocated HugeTLB page omits c49376bdbb91 mm/process_vm_access.c: include compat.h omits 8af9ebf200e0 mm,hwpoison: Fix printing of page flags omits c8b5f06be2db MAINTAINERS: add Vlastimil as slab allocators maintainer omits 719d7fc931c5 mm/hugetlb: fix potential missing huge page size info omits 527917483703 mm: migrate: initialize err in do_migrate_pages omits 468fd9d61623 mm/vmalloc.c: fix potential memory leak omits c675e80c76e5 arm/kasan: fix the array size of kasan_early_shadow_pte[] omits 87b23db9359a kasan: fix incorrect arguments passing in kasan_add_zero_shadow omits 6e5580d07ce8 kasan: fix unaligned address is unhandled in kasan_remove_ [...] omits 10b08571b0a3 mm: fix numa stats for thp migration omits 6353f94fe711 mm: memcg: fix memcg file_dirty numa stat omits d9f7d563c419 mm: memcg/slab: optimize objcg stock draining omits dbc66f1bf761 mm/memcontrol: fix warning in mem_cgroup_page_lruvec() omits a362c25051c7 mm: fix initialization of struct page for holes in memory layout omits f5608f35f768 x86/setup: don't remove E820_TYPE_RAM for pfn 0 omits 036c5ffb78f0 mm-page_alloc-add-a-missing-mm_page_alloc_zone_locked-trac [...] omits 9871e10edf7b mm/page_alloc: add a missing mm_page_alloc_zone_locked() t [...] omits 936f17f44b44 mm, slub: consider rest of partial list if acquire_slab() fails omits 94602b67b8b6 iov_iter: fix the uaccess area in copy_compat_iovec_from_user omits ee61fd55dbce riscv: Add kprobes supported omits ce7476066498 riscv: Using PATCHABLE_FUNCTION_ENTRY instead of MCOUNT omits 6069c4b95313 riscv: Fixup patch_text panic in ftrace omits 6c63f9c46f6c riscv: Fixup wrong ftrace remove cflag omits d1d541f7c979 riscv: Fixup compile error BUILD_BUG_ON failed omits 545fec3e12df RISC-V: Implement ptrace regs and stack API omits 962cfa82d260 riscv: Add machine name to kernel boot log and stack dump output omits 2651ff3247f7 riscv: Add numa support for riscv64 platform omits 8dc1488c7482 riscv: Add support pte_protnone and pmd_protnone if CONFIG [...] omits 13975ec4801f riscv: Separate memory init from paging init omits 442c0a7d3942 numa: Move numa implementation to common code omits 7dbcd950f379 arm64, numa: Change the numa init functions name to be generic omits 671c87eca5c3 riscv: Add Canaan Kendryte K210 reset controller omits 217a8e855146 dt-bindings: pinctrl: Document canaan,k210-fpioa bindings omits 108c7a7360f1 dt-bindings: reset: Document canaan,k210-rst bindings omits c6113094ea17 dt-binding: mfd: Document canaan,k210-sysctl bindings omits eb66bfdc3ed4 riscv: cleanup Canaan Kendryte K210 sysctl driver omits 93dc7118d3e4 riscv: Fix Canaan Kendryte K210 device tree omits 3c54e3125dcd riscv: Use vendor name for K210 SoC support omits b69b63bfed82 Merge branches 'arm64-defconfig-for-5.12', 'arm64-for-5.12 [...] omits ca83049505e1 Merge branches 'arm64-defconfig-fixes-for-5.11' and 'arm64 [...] omits 5cc02325880f Merge branches 'fixes', 'work.sparc', 'work.sparc32', 'wor [...] omits f0bbf052ae46 csky: Reconstruct VDSO framework omits 804b3f90c854 csky: mm: abort uaccess retries upon fatal signal omits 1179dbc7ced9 csky: Sync riscv mm/fault.c for easy maintenance omits 3d73a53853e0 csky: Fixup do_page_fault parent irq status omits e28519f9ca94 csky: Add faulthandler_disabled() check omits f650983e709e csky: Fixup update_mmu_cache called with user io mapping omits 5da883df8241 csky: Fixup FAULT_FLAG_XXX param for handle_mm_fault omits e6d819647c13 csky: Add show_tlb for CPU_CK860 debug omits aad25d90b42f csky: Fix TLB maintenance synchronization problem omits b8ddf09ca948 csky: Add kmemleak support omits c53cc2981493 csky: Remove prologue of page fault handler in entry.S omits 3e3206fb78cf csky: Fixup PTE global for 2.5:1.5 virtual memory omits a3ba37b44821 csky: Cleanup asm/spinlock.h omits a5ffe127b870 csky: Fixup asm/cmpxchg.h with correct ordering barrier omits b671bf1b7f86 csky: Fixup futex SMP implementation omits 65007ba34aba csky: Fixup barrier design omits c2b3ed57c421 csky: Remove custom asm/atomic.h implementation omits 9413c684bf1e csky: Fixup show_regs doesn't contain regs->usp omits b4292b650941 csky: Fixup perf probe failed omits 7e5e0122c3cc csky: Add memory layout 2.5G(user):1.5G(kernel) omits 9b28a2eacfe4 soc: document merges adds 2bbe17ae8793 Merge branch 'for-linus' of git://git.kernel.org/pub/scm/l [...] adds e8c13a6bc8eb Merge tag 'net-5.11-rc4' of git://git.kernel.org/pub/scm/l [...] adds 146620506274 Merge tag 'linux-kselftest-fixes-5.11-rc4' of git://git.ke [...] adds 55ed4560774d tools/bootconfig: Add tracing_on support to helper scripts adds cdaed110311d Merge tag 'trace-v5.11-rc3' of git://git.kernel.org/pub/sc [...] adds 61502e3bb982 Merge tag 'drm-misc-fixes-2021-01-12' of git://anongit.fre [...] adds 667d11dcd661 Merge tag 'drm-intel-fixes-2021-01-14' of git://anongit.fr [...] adds 101c2fae5108 MAINTAINERS: update radeon/amdgpu/amdkfd git trees adds ff9346dbabbb drm/amdgpu: fix DRM_INFO flood if display core is not supp [...] adds f14a5c34d143 drm/amdgpu/psp: fix psp gfx ctrl cmds adds 73644143b31c drm/amd/display: NULL pointer hang adds 4336be4b07ed drm/amd/display: Initialize stack variable adds 0eb31a82e378 drm/amd/display: Add a missing DCN3.01 API mapping adds 9d03bb102028 drm/amd/display: disable dcn10 pipe split by default adds 4eec66c014e9 Revert "drm/amd/display: Fixed Intermittent blue screen on [...] adds 8b335bff643f drm/amdkfd: Fix out-of-bounds read in kdf_create_vcrat_ima [...] adds 04eb6e773e9f drm/amdgpu/gfx10: add updated GOLDEN_TSC_COUNT_UPPER/LOWER [...] adds 12f2df72205f drm/amdgpu: fix vram type and bandwidth error for DDR5 and DDR4 adds 21702c8cae51 drm/amdgpu: add green_sardine device id (v2) adds 53f1e7f6a172 drm/amdgpu: add new device id for Renior adds 4369376ba91c drm/amdgpu: set power brake sequence adds 55df908bd663 Revert "drm/amd/display: Fix unused variable warning" adds 3c517ca5212f Revert "drm/amdgpu/disply: fix documentation warnings in d [...] adds a7ddd22151fc Revert "drm/amd/display: Expose new CRC window property" adds 2f0fa789f7b9 drm/amd/display: Fix to be able to stop crc calculation adds 8e1095901dea Merge tag 'amd-drm-fixes-5.11-2021-01-14' of https://gitla [...] adds 402a89660e9d drm/nouveau/bios: fix issue shadowing expansion ROMs adds e05e06cd34f5 drm/nouveau/privring: ack interrupts the same way as RM adds b5510d1e21d8 drm/nouveau/i2c/gk110: split out from i2c/gk104 adds 8ad95edc3910 drm/nouveau/i2c/gk110-: disable hw-initiated dpcd reads adds ba6e9ab0fcf3 drm/nouveau/i2c/gm200: increase width of aux semaphore own [...] adds add42781ad76 drm/nouveau/mmu: fix vram heap sizing adds caeb6ab899c3 drm/nouveau/kms/nv50-: fix case where notifier buffer is a [...] adds c8f6364f35f3 Merge branch '04.00-ampere-lite-fixes' of git://github.com [...] adds 5ee88057889b Merge tag 'drm-fixes-2021-01-15' of git://anongit.freedesk [...] adds 3b050680c841 drm/nouveau/core: recognise GA10[024] adds 70afbe4bdc0a drm/nouveau/pci/ga10[024]: initial support adds a34632482f1e drm/nouveau/bios/ga10[024]: initial support adds 7ddf5e9597fa drm/nouveau/devinit/ga10[024]: initial support adds 5961c62d2075 drm/nouveau/mc/ga10[024]: initial support adds e0df4bbfc336 drm/nouveau/privring/ga10[024]: initial support adds de4781d0f22b drm/nouveau/imem/ga10[024]: initial support adds 41ba806f40a9 drm/nouveau/fb/ga10[024]: initial support adds 6f300e0a0ba8 drm/nouveau/timer/ga10[024]: initial support adds a3abc23ac401 drm/nouveau/mmu/ga10[024]: initial support adds f5cbe7c8bd1a drm/nouveau/bar/ga10[024]: initial support adds c28efb15f9e5 drm/nouveau/gpio/ga10[024]: initial support adds 8a0412265f06 drm/nouveau/i2c/ga10[024]: initial support adds a6cf0320aad0 drm/nouveau/dmaobj/ga10[24]: initial support adds 8ef23b6f6a79 drm/nouveau/disp/ga10[24]: initial support adds 584265dfec70 Merge branch '04.01-ampere-lite' of git://github.com/skegg [...] adds 02c06dc3750b Merge tag 'topic/nouveau-ampere-modeset-2021-01-15' of git [...] adds 7aec71cd9c1f Merge tag 'iommu-fixes' of git://git.kernel.org/pub/scm/li [...] adds dcda487c9c2e Merge tag 'for-linus-5.11-rc4-tag' of git://git.kernel.org [...] adds 179892adb043 Merge branch 'acpi-docs' adds f4e087c666f5 Merge tag 'acpi-5.11-rc4' of git://git.kernel.org/pub/scm/ [...] adds f288c895622f Merge tag 'mips_fixes_5.11.1' of git://git.kernel.org/pub/ [...] adds dca5244d2f5b compiler.h: Raise minimum version of GCC to 5.1 for arm64 adds b6d8878d24e3 arm64: syscall: include prototype for EL0 SVC functions adds 3a57a643a851 arm64: selftests: Fix spelling of 'Mismatch' adds 82821be8a2e1 Merge tag 'arm64-fixes' of git://git.kernel.org/pub/scm/li [...] adds 7cd3c4126188 Merge tag '5.11-rc3-smb3' of git://git.samba.org/sfrench/cifs-2.6 adds 23dd561ad9ea ext4: use IS_ERR instead of IS_ERR_OR_NULL and set inode n [...] adds 31e203e09f03 ext4: fix wrong list_splice in ext4_fc_cleanup adds 6b4b8e6b4ad8 ext4: fix bug for rename with RENAME_WHITEOUT adds e9f53353e166 ext4: remove expensive flush on fast commit adds 0bc9bc1d8b2f Merge tag 'ext4_for_linus_stable' of git://git.kernel.org/ [...] adds 8cbe71e7e01a Merge tag 'for-linus' of git://git.kernel.org/pub/scm/linu [...] adds 8ff60eb052ee mm, slub: consider rest of partial list if acquire_slab() fails adds ce8f86ee94fa mm/page_alloc: add a missing mm_page_alloc_zone_locked() t [...] adds 7ea510b92c7c mm/memcontrol: fix warning in mem_cgroup_page_lruvec() adds 29970dc24faf arm/kasan: fix the array size of kasan_early_shadow_pte[] adds c22ee5284cf5 mm/vmalloc.c: fix potential memory leak adds f555befd185d mm: migrate: initialize err in do_migrate_pages adds 0eb98f1588c2 mm/hugetlb: fix potential missing huge page size info adds 7e5f1126b54a MAINTAINERS: add Vlastimil as slab allocators maintainer adds 6696d2a6f38c mm,hwpoison: fix printing of page flags adds eb351d75ce1e mm/process_vm_access.c: include compat.h adds b45e2da6e444 Merge branch 'akpm' (patches from Andrew) adds 1d94330a437a Merge tag 'for-5.11/dm-fixes-1' of git://git.kernel.org/pu [...] adds 29a951dfb3c3 mm: fix clear_refs_write locking adds 9348b73c2e1b mm: don't play games with pinned pages in clear_page_refs adds dec822771b01 riscv: stacktrace: Move register keyword to beginning of d [...] adds 797f0375dd2e RISC-V: Do not allocate memblock while iterating reserved [...] adds abb8e86b2696 RISC-V: Set current memblock limit adds e557793799c5 RISC-V: Fix maximum allowed phsyical memory for RV32 adds acda701bf1e8 Merge tag 'riscv-for-linus-5.11-rc4' of git://git.kernel.o [...] adds d434ab6db524 io_uring: drop mm and files after task_work_run adds 621fadc22365 io_uring: don't take files/mm for a dead task adds b4411616c26f io_uring: fix null-deref in io_disable_sqo_submit adds 06585c497b55 io_uring: do sqo disable on install_fd error adds f010505b78a4 io_uring: flush timeouts that should already have expired adds a8d13dbccb13 io_uring: ensure finish_wait() is always called in __io_ur [...] adds 11c0239ae264 Merge tag 'io_uring-5.11-2021-01-16' of git://git.kernel.d [...] adds 7a84665619bb nvmet-rdma: Fix NULL deref when setting pi_enable and trad [...] adds ada831772188 nvme-tcp: Fix warning with CONFIG_DEBUG_PREEMPT adds ca1ff67d0fb1 nvme-tcp: fix possible data corruption with bio merges adds 5ab25a32cd90 nvme: don't intialize hwmon for discovery controllers adds b4f664252f51 Merge tag 'nvme-5.11-2021-01-14' of git://git.infradead.or [...] adds 54c6247d06f1 Merge tag 'block-5.11-2021-01-16' of git://git.kernel.dk/l [...] adds 0da0a8a0a0e1 Merge tag 'scsi-fixes' of git://git.kernel.org/pub/scm/lin [...] adds feb889fb40fa mm: don't put pinned pages into the swap cache adds a959a9782fa8 iov_iter: fix the uaccess area in copy_compat_iovec_from_user adds d36a1dd9f77a dump_common_audit_data(): fix racy accesses to ->d_name adds a527a2b32d20 Merge branch 'fixes' of git://git.kernel.org/pub/scm/linux [...] adds a1339d6355ac Merge tag 'powerpc-5.11-4' of git://git.kernel.org/pub/scm [...] adds 301f0203e042 perf bpf examples: Fix bpf.h header include directive in 5 [...] adds 38c53947a7dc tools headers UAPI: Sync kvm.h headers with the kernel sources adds addbdff24293 tools headers: Syncronize linux/build_bug.h with the kerne [...] adds a042a82ddbb3 perf test: Fix shadow stat test for non-bash shells adds be82fddca81e libperf tests: Avoid uninitialized variable warning adds bba2ea17ef55 libperf tests: If a test fails return non-zero adds 66dd86b2a2be libperf tests: Fail when failing to get a tracepoint id adds 3ff1e7180abc perf stat: Introduce struct runtime_stat_data adds a1bf23052bdf perf stat: Take cgroups into account for shadow stats adds 5501e9229a80 perf intel-pt: Fix 'CPU too large' error adds 648b054a4647 perf inject: Correct event attribute sizes adds e2da783614bb Merge tag 'perf-tools-fixes-2021-01-17' of git://git.kerne [...] adds 8880bf6de400 Merge tag 'imx-fixes-5.11' of git://git.kernel.org/pub/scm [...] adds 1740e6736922 bus: arm-integrator-lm: Add of_node_put() before return statement adds 2004e62a2a06 arm64: defconfig: Drop unused K3 SoC specific options adds 8a996b2d8a03 ARM: dts: ux500: Reserve memory carveouts adds d62a650b5351 Merge remote-tracking branch 'arm-soc-fixes/arm/fixes' adds acc90aa59885 Merge remote-tracking branch 's390-fixes/fixes' adds 3e6d4b21f929 Merge remote-tracking branch 'sparc/master' adds b7ba6cfabc42 octeontx2-af: Fix missing check bugs in rvu_cgx.c adds c96adff95619 cls_flower: call nla_ok() before nla_next() adds 235ecd36c7a9 MAINTAINERS: Update my email address adds e23a8d002198 Merge https://git.kernel.org/pub/scm/linux/kernel/git/bpf/bpf adds e4bedf48aaa5 net_sched: reject silly cell_log in qdisc_get_rtab() adds dd5e073381f2 net_sched: gen_estimator: support large ewma log adds bcd0cf19ef82 net_sched: avoid shift-out-of-bounds in tcindex_set_parms() adds 66c556025d68 skbuff: back tiny skbs with kmalloc() in __netdev_alloc_skb() too adds cafa9addda8e Merge remote-tracking branch 'net/master' adds 267f74eb682c Merge remote-tracking branch 'ipsec/master' adds a263e2c81d09 Merge remote-tracking branch 'wireless-drivers/master' adds c2083e280a3d cfg80211: fix a kerneldoc markup adds 6020d534fa01 mac80211: fix incorrect strlen of .write in debugfs adds 622d3b4e3938 mac80211: fix fast-rx encryption check adds b101dd2d22f4 mac80211: fix encryption key selection for 802.3 xmit adds 2463ec86cd03 mac80211: do not drop tx nulldata packets on encrypted links adds c13cf5c15966 mac80211: check if atf has been disabled in __ieee80211_sc [...] adds 49c080e254b5 Merge remote-tracking branch 'mac80211/master' adds 217bfbb8b0bf ALSA: seq: oss: Fix missing error check in snd_seq_oss_syn [...] adds f84d3a1ec375 ALSA: hda: Add Cometlake-R PCI ID adds 5017c69bab12 Merge remote-tracking branch 'sound-current/for-linus' adds cea06d9bf0e0 Merge v5.11-rc3 adds 9b268be3adbb MAINTAINERS: update maintainers of qcom audio adds 7505c06dabb5 MAINTAINERS: update qcom ASoC drivers list adds 4d8976541d10 Merge remote-tracking branch 'sound-asoc-fixes/for-linus' adds 09db7311ca61 Merge v5.11-rc3 adds d60c7ee0eb54 Merge remote-tracking branch 'regulator-fixes/for-linus' adds 4d163ad79b15 spi: cadence: cache reference clock rate during probe adds ee2278fd790b Merge remote-tracking branch 'spi-fixes/for-linus' adds 911953ed6bef Merge remote-tracking branch 'driver-core.current/driver-c [...] adds a4d65fe02c2f Merge remote-tracking branch 'tty.current/tty-linus' adds c28095bc9907 usb: udc: core: Use lock when write to soft_connect adds 576667bad341 xhci: make sure TRB is fully written before giving it to t [...] adds da7e0c3c2909 xhci: tegra: Delay for disabling LFPS detector adds 19b88c2d0c94 Merge remote-tracking branch 'usb.current/usb-linus' adds c63528142519 Merge remote-tracking branch 'usb-serial-fixes/usb-linus' adds e7277fa2e00f Merge remote-tracking branch 'phy/fixes' adds a06b63a1200b iio: sx9310: Off by one in sx9310_read_thresh() adds b6bc1b4ffad4 dt-bindings: iio: accel: bma255: Fix bmc150/bmi055 compatible adds 7e6d9788aa02 iio: adc: ti_am335x_adc: remove omitted iio_kfifo_free() adds cf5b1385d748 drivers: iio: temperature: Add delay after the addressed r [...] adds 49a9565a7a7c counter:ti-eqep: remove floor adds efd597b2839a iio: ad5504: Fix setting power-down state adds 40c48fb79b97 iio: common: st_sensors: fix possible infinite loop in st_ [...] adds b8653aff1c88 iio: sx9310: Fix semtech,avg-pos-strength setting when > 16 adds a1bfb0ccf94d Merge tag 'iio-fixes-for-5.11a' of https://git.kernel.org/ [...] adds 9871be521be6 Merge remote-tracking branch 'staging.current/staging-linus' adds 29fa01a61003 Merge remote-tracking branch 'char-misc.current/char-misc-linus' adds 441a7c3867bc Merge remote-tracking branch 'input-current/for-linus' adds dd290c225014 Merge remote-tracking branch 'crypto-current/master' adds c414e41e0c70 Merge remote-tracking branch 'ide/master' adds 16e19e11228b dmaengine: idxd: Fix list corruption in description completion adds f5cc9ace24fb dmaengine: idxd: fix misc interrupt completion adds 71f6e2f62a22 Merge remote-tracking branch 'dmaengine-fixes/fixes' adds eeb15874dba1 Merge remote-tracking branch 'mtd-fixes/mtd/fixes' adds fb7a0e99eaf4 Merge remote-tracking branch 'v4l-dvb-fixes/fixes' adds 38e27d9a13ea Merge remote-tracking branch 'omap-fixes/fixes' adds b36aecf86f90 Merge remote-tracking branch 'btrfs-fixes/next-fixes' adds 7084e105b89b Merge remote-tracking branch 'i3c-fixes/i3c/fixes' adds 6ce79a90239b Merge remote-tracking branch 'drivers-x86-fixes/fixes' adds 780e1384687d scsi: target: tcmu: Fix use-after-free of se_cmd->priv adds 764907293edc scsi: ibmvfc: Set default timeout to avoid crash during migration adds f88777af0ec9 Merge remote-tracking branch 'scsi-fixes/fixes' adds b503087445ce mmc: core: don't initialize block size from ext_csd if not [...] adds c39b7a34ba77 Merge remote-tracking branch 'mmc-fixes/fixes' adds fff7b5e6ee63 x86/hyperv: Initialize clockevents after LAPIC is initialized adds 50ff0ae205cc Merge remote-tracking branch 'hyperv-fixes/hyperv-fixes' adds 2e202ad87336 gpiolib: cdev: fix frame size warning in gpio_ioctl() adds 56835f1c14bc tools: gpio: fix %llu warning in gpio-event-mon.c adds ec6c3364b816 tools: gpio: fix %llu warning in gpio-watch.c adds d5bd58bab0c3 Merge remote-tracking branch 'gpio-brgl-fixes/gpio/for-current' adds ebfd44883ab5 kunit: tool: Fix spelling of "diagnostic" in kunit_parser adds 8db50be262e9 Documentation: kunit: include example of a parameterized test adds 09641f7c7d8f kunit: tool: surface and address more typing issues adds 81c60306dc58 kunit: tool: fix minor typing issue with None status adds 2b8fdbbf1c61 kunit: tool: move kunitconfig parsing into __init__, make [...] adds f220162d22e8 Merge remote-tracking branch 'kunit-fixes/kunit-fixes' adds 32c2bc8f2d85 ia64: fix build failure caused by memory model changes adds 69c0c89b7d69 Merge remote-tracking branch 'memblock-fixes/fixes' adds aa1f4fb9d956 Merge remote-tracking branch 'kbuild/for-next' adds 2144f42c39bd Merge remote-tracking branch 'dma-mapping/for-next' adds 6aba219b915d Merge branch 'arm/fixes' into for-next adds ec13e5027261 arm64: dts: synaptics: Use generic "ngpios" rather than "s [...] adds 35d09d1ad451 Merge tag 'v5.11-berlin-dts64' of git://git.kernel.org/pub [...] adds b4385b5620b2 ARM: dts: berlin: Fix schema warnings for pwm-leds adds 7706e376f531 ARM: dts: berlin: Use generic "ngpios" rather than "snps,n [...] adds b9e7773e229d Merge tag 'v5.11-berlin-dts' of git://git.kernel.org/pub/s [...] adds 2555a610906b Merge tag 'renesas-arm-dt-for-v5.12-tag1' of git://git.ker [...] adds 7a367cc8d61e Merge tag 'renesas-dt-bindings-for-v5.12-tag1' of git://gi [...] adds f791f1a498fb dt-bindings: vendor-prefixes: Fix misordering introduced b [...] adds de69a697b2b0 Merge branch 'arm/dt' into for-next adds 0c08a1c1d7d8 ARM: dts: Remove PicoXcell platforms adds 665a8799b05e ARM: Remove PicoXcell platform support adds cc6111375cec ARM: drop efm32 platform adds bd97ad35e816 MAINTAINERS: Remove deleted platform efm32 adds c8e4564d2045 Merge branch 'arm/platform-removal' into for-next adds 5297ef205781 soc: document merges adds a527e04ddbff Merge remote-tracking branch 'arm-soc/for-next' adds 3f5373081800 Merge remote-tracking branch 'actions/for-next' adds 7a725c725c9b Merge remote-tracking branch 'amlogic/for-next' adds a3c4391262e2 Merge remote-tracking branch 'aspeed/for-next' adds 18cdaf5e407c Merge remote-tracking branch 'at91/at91-next' adds 74de2b10cd1f Merge remote-tracking branch 'drivers-memory/for-next' adds 453198ed1ff2 Merge remote-tracking branch 'imx-mxs/for-next' adds 30fe93d3bb62 Merge remote-tracking branch 'keystone/next' adds 167f7ea08a8c Merge remote-tracking branch 'mediatek/for-next' adds 9834ad60689e Merge remote-tracking branch 'mvebu/for-next' adds 77828cac3847 Merge remote-tracking branch 'omap/for-next' adds 93f2a11580a9 arm64: dts: qcom: sdm845: Reserve LPASS clocks in gcc adds 4ca325b6324b Merge branches 'arm64-defconfig-fixes-for-5.11' and 'arm64 [...] adds 438ffa4afd5b arm64: defconfig: enable display clock controller on sm8250 adds ec8ef2dfaa3e arm64: defconfig: enable Lontium LT9611UXC bridge driver adds e6c88b8e434f arm64: defconfig: Enable Qualcomm SM8250 audio config adds e5376f2ea2e2 arm64: dts: qcom: Clean up sc7180-trogdor voltage rails adds b2e3f897684c arm64: dts: qcom: sm8150: Add support for deep CPU cluster idle adds 8f03014019f4 arm64: dts: qcom: qrb5165-rb5: enable cdsp device adds c2c76ddb1402 arm64: dts: qcom: qrb5165-rb5: add HDMI audio playback adds 74097d805edb arm64: dts: qcom: sm8250: correct sdhc_2 xo clk adds 288ef8a42612 arm64: dts: sdm845: add oneplus6/6t devices adds 6be4ba5467be arm64: dts: sdm850: Add OPP tables for 2.84 and 2.96GHz adds 3716a583fe0b arm64: dts: qcom: msm8916-samsung-a2015: Fix sensors adds b4791e695526 arm64: dts: qcom: sm8250: Define CPU topology adds 6aabed5526ee arm64: dts: qcom: sm8250: Add CPU capacities and energy model adds bc19af98ba39 arm64: dts: qcom: sc7180: Add labels for cpuN-thermal nodes adds abf2c58aaa77 arm64: dts: qcom: qrb5165-rb5: fix uSD pins drive strength adds 0fb56bf95c76 arm64: dts: qcom: qrb5165-rb5: sort nodes alphabetically adds 0c0d0e56e08c soc: qcom: socinfo: add qrb5165 SoC ID adds 4305324208d8 soc: qcom: socinfo: add several PMIC IDs adds 734c78e7febf soc: qcom: socinfo: add info from PMIC models array adds 8333b2c26c2f soc: qcom: socinfo: Open read access to all for debugfs adds 0da78ae2e04c soc: qcom: socinfo: Add SoC IDs for 630 family adds 407bdcf9beb3 soc: qcom: socinfo: Add SoC IDs for APQ/MSM8998 adds 3bc4bf77fa2a soc: qcom: socinfo: Add MDM9607 IDs adds da9a0fd2ac14 Merge branches 'arm64-defconfig-for-5.12', 'arm64-for-5.12 [...] adds 70bffe2a1068 Merge remote-tracking branch 'qcom/for-next' adds 417de40b38ba Merge remote-tracking branch 'raspberrypi/for-next' adds 0c662cb831c3 Merge remote-tracking branch 'realtek/for-next' adds 65f50acd042f Merge remote-tracking branch 'renesas/next' adds 5fc7cdbc3b46 Merge remote-tracking branch 'reset/reset/next' adds c9d1f2b17f96 Merge remote-tracking branch 'rockchip/for-next' adds c09a3e6c97f0 soc: samsung: pm_domains: Convert to regular platform driver adds f9e152f18310 Merge branch 'next/drivers' into for-next adds 932c894bb4b8 Merge remote-tracking branch 'samsung-krzk/for-next' adds 1d0524672c35 Merge remote-tracking branch 'scmi/for-linux-next' adds 253eb2926b61 Merge remote-tracking branch 'stm32/stm32-next' adds 3f7542c96691 Merge remote-tracking branch 'sunxi/sunxi/for-next' adds 4b2629c6786e Merge remote-tracking branch 'tegra/for-next' adds 7ed0fa33409a Merge remote-tracking branch 'ti-k3/ti-k3-next' adds e7116bfd71b8 Merge remote-tracking branch 'ti-k3-new/ti-k3-next' adds 9b49efbefb48 Merge remote-tracking branch 'clk/clk-next' adds 1b787137725c Merge remote-tracking branch 'clk-renesas/renesas-clk' adds 0c8a32eed162 csky: Add memory layout 2.5G(user):1.5G(kernel) adds 398cb92495cc csky: Fixup perf probe failed adds 51748e77eba9 csky: Fixup show_regs doesn't contain regs->usp adds f92ddfb7b541 csky: Remove custom asm/atomic.h implementation adds 8d11f21a73e6 csky: Fixup barrier design adds d6c5cb9f8c75 csky: Fixup futex SMP implementation adds c38425df2037 csky: Fixup asm/cmpxchg.h with correct ordering barrier adds 8e35ac734fe2 csky: Cleanup asm/spinlock.h adds 7b513cf2bfdc csky: Fixup PTE global for 2.5:1.5 virtual memory adds b0ae5e26b863 csky: Remove prologue of page fault handler in entry.S adds c109f42450ec csky: Add kmemleak support adds 3b756ccddb8a csky: Fix TLB maintenance synchronization problem adds 1152cb5a9a84 csky: Add show_tlb for CPU_CK860 debug adds 78bfa70b16e6 csky: Fixup FAULT_FLAG_XXX param for handle_mm_fault adds 3e455cf5f30f csky: Fixup update_mmu_cache called with user io mapping adds 06f3f764417b csky: Add faulthandler_disabled() check adds 0f7e8efab257 csky: Fixup do_page_fault parent irq status adds bd0bf90e30c4 csky: Sync riscv mm/fault.c for easy maintenance adds e26db7ad9c31 csky: mm: abort uaccess retries upon fatal signal adds 87f3248cdb9a csky: Reconstruct VDSO framework adds 8bfb676492da csky: Fix a size determination in gpr_get() adds f1f61c971aa6 csky: remove unused including <linux/version.h> adds 5e144c42ee68 csky: Fixup _PAGE_ACCESSED for default pgprot adds 0a9e723f9736 csky: Coding convention del unnecessary definition adds e1214a9b62c1 csky: Fixup swapon adds 3f47a7b0096d csky: kprobe: fix code in simulate without 'long' adds 8d1733b612c9 csky: Add VDSO with GENERIC_GETTIMEOFDAY, GENERIC_TIME_VSY [...] adds addd96a203f1 Merge remote-tracking branch 'csky/linux-next' adds 193645f4b8e6 Merge remote-tracking branch 'h8300/h8300-next' adds fc9c7f22baaf Merge remote-tracking branch 'microblaze/next' adds 8ac7c87acdca MIPS: vmlinux.lds.S: add missing PAGE_ALIGNED_DATA() section adds ee90fef1891f MIPS: CPS: don't create redundant .text.cps-vec section adds 5629d4183888 MIPS: vmlinux.lds.S: add ".gnu.attributes" to DISCARDS adds 894ef530012f MIPS: properly stop .eh_frame generation adds 008c3cbd5eb8 MIPS: vmlinux.lds.S: explicitly catch .rel.dyn symbols adds 795b3a363b76 MIPS: vmlinux.lds.S: explicitly declare .got table adds 9a427556fb8e vmlinux.lds.h: catch compound literals into data and BSS adds f41b233de0ae vmlinux.lds.h: catch UBSAN's "unnamed data" into data adds d3a4e0f1b440 MIPS: select ARCH_WANT_LD_ORPHAN_WARN adds 97c97c6ab173 MIPS: bitops: fix -Wshadow in asm/bitops.h adds cabcff9be93b MIPS: pgtable: fix -Wshadow in asm/pgtable.h adds 8790ccf8daf1 MIPS: Compare __SYNC_loongson3_war against 0 adds 5373ae67c3aa MIPS: Support binutils configured with --enable-mips-fix-l [...] adds a24ed63f26e3 Merge remote-tracking branch 'mips/mips-next' adds 223b4c312eea Merge remote-tracking branch 'nds32/next' adds 83a40c4244e8 Merge remote-tracking branch 'openrisc/for-next' adds 08734e0581a5 riscv: Use vendor name for K210 SoC support adds 93c2ce1ee77e riscv: Fix Canaan Kendryte K210 device tree adds 802fee26d8af riscv: cleanup Canaan Kendryte K210 sysctl driver adds 23fb08e72a0e dt-binding: mfd: Document canaan,k210-sysctl bindings adds 1d7c9d093ed5 dt-bindings: reset: Document canaan,k210-rst bindings adds ed3137edb31b dt-bindings: pinctrl: Document canaan,k210-fpioa bindings adds 5a2308da9f60 riscv: Add Canaan Kendryte K210 reset controller adds eb75541f8b45 arm64, numa: Change the numa init functions name to be generic adds ae3c107cd8be numa: Move numa implementation to common code adds cbd34f4bb37d riscv: Separate memory init from paging init adds 3e5b0bdb2a4d riscv: Add support pte_protnone and pmd_protnone if CONFIG [...] adds 4f0e8eef772e riscv: Add numa support for riscv64 platform adds 46ad48e8a28d riscv: Add machine name to kernel boot log and stack dump output adds dcdc7a53a890 RISC-V: Implement ptrace regs and stack API adds edfcf91fe4f8 riscv: Fixup compile error BUILD_BUG_ON failed adds 67d945778099 riscv: Fixup wrong ftrace remove cflag adds 5ad84adf5456 riscv: Fixup patch_text panic in ftrace adds afc76b8b8011 riscv: Using PATCHABLE_FUNCTION_ENTRY instead of MCOUNT adds c22b0bcb1dd0 riscv: Add kprobes supported adds 829adda597fe riscv: Add KPROBES_ON_FTRACE supported adds 74784081aac8 riscv: Add uprobes supported adds ee55ff803b38 riscv: Add support for function error injection adds fea2fed201ee riscv: Enable per-task stack canaries adds 091b9450858e riscv: Add dump stack in show_regs adds da401e894532 riscv: Improve __show_regs adds f766f77a74f5 riscv/stacktrace: Fix stack output without ra on the stack top adds a89f89b6ccd3 Merge remote-tracking branch 'risc-v/for-next' adds de766773328b Merge remote-tracking branch 's390/for-next' adds 54e30d9f7ed8 Merge remote-tracking branch 'sh/for-next' adds fecefca98a26 Merge remote-tracking branch 'xtensa/xtensa-for-next' adds 00ec6a94413f Merge remote-tracking branch 'btrfs/for-next' adds 0f38827579ea Merge remote-tracking branch 'ceph/master' adds 8599bbf58e03 fs/cifs: Assign boolean values to a bool variable adds d1639d92fc76 fs/cifs: Simplify bool comparison. adds 0881854f3da0 Merge remote-tracking branch 'cifs/for-next' adds 285e2decb77f Merge remote-tracking branch 'exfat/dev' adds 3c46187eb40f Merge remote-tracking branch 'ext3/for_next' adds 79944b581b95 f2fs: remove unused stat_{inc, dec}_atomic_write adds d2fbad680269 f2fs: Remove readahead collision detection adds 62e49233bd64 f2fs: deprecate f2fs_trace_io adds 9e8032410c00 Merge remote-tracking branch 'f2fs/dev' adds ce2414cea0db Merge remote-tracking branch 'jfs/jfs-next' adds 4e357f90302d Merge remote-tracking branch 'nfs-anna/linux-next' adds 0615c0252d1a Merge remote-tracking branch 'cel/for-next' adds 13459229cfdc Merge remote-tracking branch 'v9fs/9p-next' adds b9e4666fc1c8 cifs_debug: use %pd instead of messing with ->d_name adds d67568410ae1 orangefs_file_mmap(): use %pD adds 60c5f144569f Merge branches 'work.sparc', 'work.sparc32', 'work.elf-com [...] adds 8a3cc755b138 coredump: don't bother with do_truncate() adds f0b245b318b6 coredump.h: move CONFIG_COREDUMP-only stuff inside the ifdef adds 61f59723b355 Merge branch 'work.coredump' into for-next adds bca585d24a17 new helper: d_find_alias_rcu() adds 23d8f5b684fc make dump_common_audit_data() safe to be called from RCU pathwalk adds 98583cf6115c Merge branch 'work.audit' into for-next adds 7426b27aa380 Merge remote-tracking branch 'vfs/for-next' adds 668af87f995b printk: ringbuffer: fix line counting adds 89ccf18f032f printk: fix kmsg_dump_get_buffer length calulations adds 997e3449d02d Merge branch 'printk-rework' into for-next adds 394f096d7f3b Merge remote-tracking branch 'printk/for-next' adds ea02e347e269 Merge branch 'pci/resource' adds 9b3a84d0f5bc PCI: dwc: Add support to configure for ECRC adds a483c5e40fa4 Merge branch 'remotes/lorenzo/pci/dwc' adds c4e0fec2f7ee PCI: rcar: Always allocate MSI addresses in 32bit space adds 8f5ab3b46476 Merge branch 'remotes/lorenzo/pci/rcar' adds 4746774f1792 Merge remote-tracking branch 'pci/next' adds ed103bf65e78 Merge remote-tracking branch 'hid/for-next' adds bc1c2048abbe i2c: bpmp-tegra: Ignore unknown I2C_M flags adds 2f3a0828d461 i2c: tegra: Create i2c_writesl_vi() to use with VI I2C for [...] adds 1b2cfa2d1dbd i2c: octeon: check correct size of maximum RECV_LEN packet adds 253a772cdf11 Merge branch 'i2c/for-current' into i2c/for-next adds e4555a32ba42 i2c: Drop unused efm32 bus driver adds 8627537ce044 dt-bindings: i2c: renesas,i2c: add r8a779a0 (V3U) support adds 19eb29b05cc6 i2c: i2c-mux-gpio: Factor out pdev->dev in _probe_dt() adds 98b2b712bc85 i2c: i2c-mux-gpio: Enable this driver in ACPI land adds bed3139613ea i2c: stub: remove definition of DEBUG adds 98babb378826 Merge branch 'i2c/for-5.12' into i2c/for-next adds 2dc69717d2d1 Merge remote-tracking branch 'i2c/i2c/for-next' adds 611caa0f1614 Merge remote-tracking branch 'dmi/dmi-for-next' adds e512a65a66e3 Merge remote-tracking branch 'hwmon-staging/hwmon-next' adds d56ee9843371 Merge remote-tracking branch 'jc_docs/docs-next' adds 12c76e70a3f7 Merge remote-tracking branch 'v4l-dvb/master' adds 22aef17cfa1d Merge remote-tracking branch 'v4l-dvb-next/master' adds f5e1233ccd9b Merge remote-tracking branch 'pm/linux-next' adds 7213b4b67c8e Merge remote-tracking branch 'cpupower/cpupower' adds 66e0a916bf14 Merge remote-tracking branch 'devfreq/devfreq-next' adds 53fc40ed6108 Merge remote-tracking branch 'thermal/thermal/linux-next' adds dd41889fa39d Merge remote-tracking branch 'ieee1394/for-next' adds bad07664a5a1 RDMA/rxe: Add check for supported QP types adds 1d11c1b7f9ff RDMA/rxe: Remove unneeded RXE_POOL_ATOMIC flag adds c06ee3a0147e RDMA/rxe: Let pools support both keys and indices adds b994d49ef4af RDMA/rxe: Add elem_offset field to rxe_type_info adds 2622aa718a6a RDMA/rxe: Make pool lookup and alloc APIs type safe adds 91a42c5becb6 RDMA/rxe: Make add/drop key/index APIs type safe adds 3853c35e243d RDMA/rxe: Add unlocked versions of pool APIs adds 8a48ac7f6c24 RDMA/rxe: Fix race in rxe_mcast.c adds b63bffe97bca Merge remote-tracking branch 'rdma/for-next' adds 3c51fa5d2afe net: phy: ar803x: disable extended next page bit adds b1ae3587d16a net: phy: Add 100 base-x mode adds 6e12f35cef6b sfp: add support for 100 base-x SFPs adds c01037293c4b Merge branch 'add-100-base-x-mode' adds 3a70a6451551 selftests: Move device validation in nettest adds 6fc90e18994c selftests: Move convert_addr up in nettest adds f2f575840a59 selftests: Move address validation in nettest adds 092e0ceb12f2 selftests: Add options to set network namespace to nettest adds 6469403c97b4 selftests: Add support to nettest to run both client and server adds f222c37cf75a selftests: Use separate stdout and stderr buffers in nettest adds db9993359e58 selftests: Add missing newline in nettest error messages adds 9a8d584964fc selftests: Make address validation apply only to client mode adds a824e261d7cd selftests: Consistently specify address for MD5 protection adds d3857b8f0d19 selftests: Add new option for client-side passwords adds 8a909735fa29 selftests: Add separate options for server device bindings adds f26a008c4512 selftests: Remove exraneous newline in nettest adds 5265a0142f57 selftests: Add separate option to nettest for address binding adds 3bf679e2f7d9 Merge branch 'selftests-updates-to-allow-single-instance-o [...] adds a5317f3b06b3 net: openvswitch: add log message for error case adds c612fe780803 net: marvell: prestera: fix uninitialized vid in prestera_ [...] adds bb5c64c879e5 mlxsw: pci: switch from 'pci_' to 'dma_' API adds 32d4c5647aad net: bonding: Notify ports about their initial state adds 5696c8aedfcc net: dsa: Don't offload port attributes on standalone ports adds 058102a6e9eb net: dsa: Link aggregation support adds 57e661aae6a8 net: dsa: mv88e6xxx: Link aggregation support adds 5b60dadb71db net: dsa: tag_dsa: Support reception of packets from LAG devices adds 22a8a230d771 Merge branch 'net-dsa-link-aggregation-support' adds 6d051154d433 MAINTAINERS: adjust entry to tcan4x5x file split adds 9f16f4e0a8a0 MAINTAINERS: CAN network layer: add missing header file can-ml.h adds 3e77f70e7345 can: dev: move driver related infrastructure into separate subdir adds 5a9d5ecd69ed can: dev: move bittiming related code into seperate file adds bdd2e413192d can: dev: move length related code into seperate file adds 18f2dbfd2232 can: dev: move skb related into seperate file adds 0a042c6ec991 can: dev: move netlink related code into seperate file adds 1ea0a522896d can: length: convert to kernel coding style adds 652562e5ff06 can: length: can_fd_len2dlc(): simplify length calculcation adds 99b7beb0431a can: length: canfd_sanitize_len(): add function to sanitiz [...] adds 85d99c3e2a13 can: length: can_skb_get_frame_len(): introduce function t [...] adds f0ef72febc9a can: dev: extend struct can_skb_priv to hold CAN frame length adds 1dcb6e57db83 can: dev: can_put_echo_skb(): extend to handle frame_len adds 9420e1d495e2 can: dev: can_get_echo_skb(): extend to return can frame length adds 99842c9685ab can: dev: can_rx_offload_get_echo_skb(): extend to return [...] adds 741b91f1b0ea can: dev: can_put_echo_skb(): add software tx timestamps adds 1105592cb8fd can: tcan4x5x: remove __packed attribute from struct tcan4 [...] adds 747fdd47ed4f Merge tag 'linux-can-next-for-5.12-20210114' of git://git. [...] adds d9cbe818485b net: ipa: a few simple renames adds a60d0632f6e8 net: ipa: introduce some interrupt helpers adds 74401946bdad net: ipa: use usleep_range() 65;6003;1c The use of msleep( [...] adds 59b5f4549625 net: ipa: change GSI command timeout adds 3d60e15f6ead net: ipa: change stop channel retry delay adds 057ef63f755f net: ipa: retry TX channel stop commands adds 3d33c00361e0 Merge branch 'net-ipa-gsi-interrupt-updates' adds e3a7670737ec ch_ipsec: Remove initialization of rxq related data adds 71854255820d net: vlan: Add parse protocol header ops adds 4f1cc51f3488 net: flow_dissector: Parse PTP L2 packet header adds e4abfd88c781 Merge branch 'dissect-ptp-l2-packet-header' adds 1d9f03c0a15f Merge git://git.kernel.org/pub/scm/linux/kernel/git/netdev/net adds 623c13295cf4 dt: ar803x: document SmartEEE properties adds 390b4cad8148 net: phy: at803x: add support for configuring SmartEEE adds e7fa5c80defe Merge branch 'add-further-dt-configuration-for-at803x-phys' adds 54a52823a2d6 dsa: add support for Arrow XRS700x tag trailer adds ee00b24f32eb net: dsa: add Arrow SpeedChips XRS700x driver adds 8204c2b01cf9 dt-bindings: net: dsa: add bindings for xrs700x switches adds 8a39bee15d1d Merge branch 'arrow-speedchips-xrs700x-dsa-driver' adds d38001d30d47 net: dsa: mv88e6xxx: Provide dummy implementations for tru [...] adds b80dc51b72e2 net: dsa: mv88e6xxx: Only allow LAG offload on supported hardware adds 7c140b05a1b8 Merge branch 'net-dsa-mv88e6xxx-lag-fixes' adds 297af515d75f netxen_nic: switch from 'pci_' to 'dma_' API adds 0ee2af4ebbe3 net: dsa: set configure_vlan_while_not_filtering to true b [...] adds 2267c530f868 gianfar: remove definition of DEBUG adds e794e7fa1963 neighbor: remove definition of DEBUG adds 3ada665b8fab net: ks8851: remove definition of DEBUG adds 11c11d0751fc bpf: x86: Factor out emission of ModR/M for *(reg + off) adds 74007cfc1f71 bpf: x86: Factor out emission of REX byte adds e5f02caccfae bpf: x86: Factor out a lookup table for some ALU opcodes adds 91c960b00566 bpf: Rename BPF_XADD and prepare to encode other atomics in .imm adds c5bcb5eb4db6 bpf: Move BPF_STX reserved field check into BPF_STX verifier code adds 5ca419f2864a bpf: Add BPF_FETCH field / create atomic_fetch_add instruction adds 5ffa25502b5a bpf: Add instructions for atomic_[cmp]xchg adds 462910670e4a bpf: Pull out a macro for interpreting atomic ALU operations adds 981f94c3e921 bpf: Add bitwise atomic instructions adds 98d666d05a1d bpf: Add tests for new BPF atomic operations adds de948576f8e7 bpf: Document new atomic instructions adds 7064a7341a0d Merge branch 'Atomics for eBPF' adds bd7525dacd7e bpf: Move stack_map_get_build_id into lib adds 921f88fc8919 bpf: Add size arg to build_id_parse function adds 88a16a130933 perf: Add build id data in mmap2 event adds eed6a9a9571b Merge branch 'perf: Add mmap2 build id support' adds 2d9116be7607 Merge https://git.kernel.org/pub/scm/linux/kernel/git/bpf/ [...] adds f6fe01d6fa24 net: mscc: ocelot: auto-detect packet buffer size and numb [...] adds 703b762190e6 net: mscc: ocelot: add ops for decoding watermark threshol [...] adds 2a6ef7630372 net: dsa: add ops for devlink-sb adds a7096915e427 net: dsa: felix: reindent struct dsa_switch_ops adds d19741b0f544 net: dsa: felix: perform teardown in reverse order of setup adds 70d39a6e62d3 net: mscc: ocelot: export NUM_TC constant from felix to co [...] adds c6c65d47ddeb net: mscc: ocelot: delete unused ocelot_set_cpu_port prototype adds 6c30384eb1de net: mscc: ocelot: register devlink ports adds a4ae997adcbd net: mscc: ocelot: initialize watermarks to sane defaults adds f59fd9cab730 net: mscc: ocelot: configure watermarks using devlink-sb adds 58f9f9b55555 Merge branch 'configuring-congestion-watermarks-on-ocelot- [...] adds 32d91b4af353 nfc: netlink: use &w->w in nfc_genl_rcv_nl_event adds b69df2608281 net: tap: check vlan with eth_type_vlan() method adds f4d133d86af7 tcp_cubic: use memset and offsetof init adds 9ab7e76aefc9 GTP: add support for flow based tunneling API adds 7d2a92445e3f net: ethernet: smsc: smc91x: Fix function name in kernel-d [...] adds 090c7ae8e0d0 net: xen-netback: xenbus: Demote nonconformant kernel-doc headers adds 935888cda820 net: ethernet: ti: am65-cpsw-qos: Demote non-conformant fu [...] adds e49e4647f3e2 net: ethernet: ti: am65-cpts: Document am65_cpts_rx_enable [...] adds 807086021bf5 net: ethernet: ibm: ibmvnic: Fix some kernel-doc misdemeanours adds b51036321461 net: ethernet: toshiba: ps3_gelic_net: Fix some kernel-doc [...] adds e242d5989965 net: ethernet: toshiba: spider_net: Document a whole bunch [...] adds c761b2df9df0 Merge branch 'rid-w-1-warnings-in-ethernet' adds b660bccbc345 cxgb4: enable interrupt based Tx completions for T5 adds 20efd2c79afb net: mscc: ocelot: Remove unneeded semicolon adds dbd50f238dec net: move the hsize check to the else block in skb_segment adds 1fef8544bf41 sctp: remove the NETIF_F_SG flag before calling skb_segment adds 213b97b12580 Merge branch 'net-fix-the-features-flag-in-sctp_gso_segment' adds aaf48e7e6612 Merge remote-tracking branch 'net-next/master' adds 232164e041e9 bpf, selftests: Fold test_current_pid_tgid_new_ns into tes [...] adds 6d2bd8cb7b53 Merge remote-tracking branch 'bpf-next/for-next' adds b05abb30ec86 Merge remote-tracking branch 'ipsec-next/master' adds d9ad25cd8427 Merge remote-tracking branch 'wireless-drivers-next/master' adds 7c23cfefcdb9 Merge remote-tracking branch 'bluetooth/master' adds 4df0e47770ff Merge remote-tracking branch 'gfs2/for-next' adds fa496fb18dd7 Merge remote-tracking branch 'mtd/mtd/next' adds 0b2cfbf2dab8 Merge remote-tracking branch 'nand/nand/next' adds fd7ba53eb3e5 Merge remote-tracking branch 'crypto/master' adds fe2d9f5abf19 drm/amdgpu: toggle on DF Cstate after finishing xgmi injection adds 3f5f188963a4 drm/amdgpu: updated fw attestation interface adds b479efb0a94a drm/amd/display: fix the system memory page fault because [...] adds b3de22cbde83 drm/amd/pm: update driver if version for navy_flounder adds b4423a3d30a9 drm/amd/display: fix the coding style issue of integrated_info adds f4fb55953166 drm/amdgpu/display: these forward declarations are not used adds 2c8b9f51972b usb: typec: ucsi: check cci busy during PPM reset adds 9180ab8bc248 drm/amdgpu: fix check order in amdgpu_bo_move adds 95bb60171136 drm/radeon: fix check order in radeon_bo_move adds 019755aab596 drm/amdgpu: add another raven1 gfxoff quirk adds dc471a110d99 ALSA: hda/hdmi - enable runtime pm for CI AMD display audio adds 9dd19d5232a6 drm/amdgpu: fix build error without x86 kconfig adds 574d1e9476ca Merge remote-tracking branch 'amdgpu/drm-next' adds eb1101dd547f next-20210108/drm-intel adds 58ef3aeb9ac3 drm/tegra: falcon: Support newer VIC firmware adds 59e520a695e7 drm/tegra: vic: Add comments on STREAMID registers adds e87ba0fefc0d drm/tegra: dc: Enable display controller driver for Tegra114 adds efc8a109e5ce drm/tegra: gr2d: Correct swapped device-tree compatibles adds 3ef170c25b97 drm/tegra: gr2d: Add compatible for Tegra114 adds dcdfe2712b68 drm/tegra: Fix reference leak when pm_runtime_get_sync() fails adds 9b19aeeb1f10 Merge remote-tracking branch 'drm-tegra/drm/tegra/for-next' adds 28645ae064d1 drm/hisilicon/hibmc: Remove hibmc_ttm.c adds 1355a484ef2a drm/vc4: Initialize vc4_drm_driver with CMA helper defaults adds 0d7ab835463e drm/amdgpu: Remove unused variable adds 85dd1dd6e271 drm/vkms: Fix missing kmalloc allocation failure check adds 45bd7229b0ad Merge remote-tracking branch 'drm-misc/for-linux-next' adds 4417646a5bc0 Merge remote-tracking branch 'imx-drm/imx-drm/next' adds e8afdfdc8125 ALSA: usb-audio: Convert remaining strlcpy() to strscpy() adds 42ef170d57d8 ALSA: usb-audio: Convert the last strlcpy() usage adds 9a08676fc596 ALSA: dice: add support for Lexicon I-ONIX FW810s adds 669f65eaeb96 ALSA: pci: Simplify with dma_set_mask_and_coherent() adds 915183b62276 ALSA: x86: Simplify with dma_set_mask_and_coherent() adds ad02275dfbde Merge remote-tracking branch 'sound/for-next' adds 2d446c98cde3 Merge v5.11-rc3 adds 16117beb16f0 ASoC: qcom: Remove useless debug print adds 03b49bf9a92b ASoC: qcom: Add some names to regmap configs adds e697df66876c ASoC: qcom: Stop casting away __iomem for error pointers adds 4e15f5060d34 ASoC: qcom: Remove duplicate error messages on ioremap adds 42dc604051c9 Merge series "ASoC: qcom: Minor code cleanups for lpass-cp [...] adds 7ef8c9edc86c ASoC: codecs: soundwire: increase resume timeout adds 574b813ae53f Merge series "ASoC/SoundWire: fix timeout values" from Bar [...] adds 2e6dc1696753 Merge remote-tracking branch 'asoc/for-5.12' into asoc-next adds e099075c7630 Merge remote-tracking branch 'sound-asoc/for-next' adds 07a56a3dc1f3 Merge remote-tracking branch 'input/next' adds b53b573c2e41 Merge remote-tracking branch 'block/for-next' adds 65f2d31ace5a Merge remote-tracking branch 'pcmcia/pcmcia-next' adds 209000ae9948 Merge branch 'fixes' into next adds c0e89a1023c1 mmc: core: remove redundant card null check to mmc_can_sleep() adds b01e546d4d41 mmc: sdhci-pci-gli: Enlarge ASPM L1 entry delay of GL9763E adds e074c2121d67 Merge remote-tracking branch 'mmc/next' adds f561dee1c504 Merge remote-tracking branch 'mfd/for-mfd-next' adds 51567ad125f9 power: supply: cpcap-battery: constify psy_desc adds 39196cfe10dd power: supply: cpcap-charger: Fix power_supply_put on null [...] adds 3ed510f06e12 power: supply: bq27xxx: Support CHARGE_NOW for bq27z561/bq [...] adds f856b2f295bc power: supply: ds2780: Switch to using the new API kobj_to_dev() adds f005e63100b3 power: supply: ab8500_fg: convert comma to semicolon adds 7088ef6726e8 power: supply: bq24190_charger: convert comma to semicolon adds 26fe7d1da95b dt-bindings: power/supply: Add ltc4162-l-charger adds 95aa21a3f118 power: reset: at91-sama5d2_shdwc: fix wkupdbc mask adds fe487c75a453 dt-bindings: atmel-sysreg: add microchip,sama7g5-shdwc adds b7e15bd0c17a power: reset: at91-sama5d2_shdwc: add support for sama7g5 adds 95b78d53706d power: supply: charger-manager: fix incorrect health status adds cd060b4d0868 power: supply: bq27xxx: fix polarity of current_now adds a4bdea2004b2 power: supply: fix sbs-charger build, needs REGMAP_I2C adds 62a7cf75c30d Merge remote-tracking branch 'battery/for-next' adds c2fa56173ba6 Merge v5.11-rc3 adds 4d23b84d1fcd regulator: pf8x00: add a doc for the module adds 988d0d42509a regulator: dt-bindings: pf8x00: fix nxp,phase-shift doc adds 34b860aa0b62 regulator: dt-bindings: pf8x00: mark nxp,ilim-ma property [...] adds 245f5f65229a regulator: pf8x00: mark nxp,ilim-ma property as deprecated adds 35a93349932e regulator: pf8x00: use linear range for buck 1-6 adds 475a5d85ff62 regulator: pf8x00: fix nxp,phase-shift adds dd582369c6c1 regulator: qcom-labibb: Implement voltage selector ops adds f35f6d8c1175 Merge series "Really implement Qualcomm LAB/IBB regulators [...] adds 248582aa58b2 Merge remote-tracking branch 'regulator/for-5.12' into reg [...] adds ccacf2b6f230 Merge remote-tracking branch 'regulator/for-next' adds 5256f73289fe Merge remote-tracking branch 'security/next-testing' adds 2991aca31378 Merge remote-tracking branch 'keys/keys-next' adds 365982aba1f2 fs: anon_inodes: rephrase to appropriate kernel-doc adds 7024e45a1277 Merge remote-tracking branch 'selinux/next' adds a6192e50c952 Merge remote-tracking branch 'tpmdd/next' adds c1de44631eb5 audit: Remove leftover reference to the audit_tasklet adds 95a249ede348 Merge remote-tracking branch 'audit/next' adds 12e17243d8a1 of: base: improve error msg in of_phandle_iterator_next() adds 86588296acbf fdt: Properly handle "no-map" field in the memory region adds 8a5a75e5e9e5 of/fdt: Make sure no-map does not remove already reserved regions adds 9b7f4a29a0de Merge remote-tracking branch 'devicetree/for-next' adds 0ba882ae2818 spi: Drop unused efm32 bus driver adds de634b898609 Merge series "Remove ARM platform efm32" from Uwe Kleine-K [...] adds 97ced452472d Merge remote-tracking branch 'spi/for-5.12' into spi-next adds 036844569a37 Merge remote-tracking branch 'spi/for-next' adds c3fb73931e4d Merge branch 'linus' adds 1eb8f690bcb5 x86/topology: Make __max_die_per_package available uncondi [...] adds a8def15ac23f Merge branch 'x86/urgent' adds 7d6a905f3dd6 sched/core: Move schedutil_cpu_util() to core.c adds a5418be9dffe sched/core: Rename schedutil_cpu_util() and allow rest of [...] adds d1515851ca07 thermal: cpufreq_cooling: Reuse sched_cpu_util() for SMP p [...] adds e0b257c3b71b sched: Prevent raising SCHED_SOFTIRQ when CPU is !active adds 0301925dd004 sched: Add schedutil overview adds 8c1f560c1ea3 sched/fair: Avoid stale CPU util_est value for schedutil i [...] adds fc488ffd4297 sched/fair: Skip idle cfs_rq adds 8a41dfcda7a3 sched/fair: Don't set LBF_ALL_PINNED unnecessarily adds e9b9734b7465 sched/fair: Reduce cases for active balance adds 65bcf072e20e sched: Use task_current() instead of 'rq->curr == p' adds 6608b22af6cc Merge branch 'sched/core' adds ba9506be4e40 perf/x86/intel/uncore: Store the logical die id instead of [...] adds 9a7832ce3d92 perf/x86/intel/uncore: With > 8 nodes, get pci bus die id [...] adds faaa783d5fab Merge branch 'perf/core' adds a2e38dffcd93 objtool: Don't add empty symbols to the rbtree adds e0de4f9e8f1d Merge branch 'objtool/urgent' adds 9271a40d2a14 lockdep/selftest: Add wait context selftests adds 5831c0f71d66 locking/selftests: More granular debug_locks_verbose adds dfd5e3f5fe27 locking/lockdep: Mark local_lock_t adds bc2dd71b2836 locking/lockdep: Add a skip() function to __bfs() adds 175b1a60e880 locking/lockdep: Clean up check_redundant() a bit adds 5f2962401c6e locking/lockdep: Exclude local_lock_t from IRQ inversions adds 7e923e6a3ceb locking/selftests: Add local_lock inversion tests adds 1e55eb7404a4 Merge branch 'locking/core' adds ce09ccc50208 genirq: Export irq_check_status_bit() adds 2c2adbc40b72 Merge branch 'irq/urgent' adds 745b56b06561 x86/sgx: Fix the return type of sgx_init() adds dcb0e23c05c7 Merge branch 'x86/sgx' adds 3ff13602d7ca x86/platform/geode: Convert net5501 LED to GPIO machine de [...] adds ab20fda2a3da x86/platform/geode: Convert geode LED to GPIO machine descriptor adds 604303018221 x86/platform/geode: Convert alix LED to GPIO machine descriptor adds c39f8b0ea04b Merge branch 'x86/platform' adds b86cb29287be x86: Remove definition of DEBUG adds b360439c99c5 Merge branch 'x86/cleanups' adds b0a161439df4 Merge remote-tracking branch 'tip/auto-latest' adds d7b9c6b091e7 Merge remote-tracking branch 'edac/edac-for-next' adds 44b393a90014 Merge remote-tracking branch 'rcu/rcu/next' adds 921cabbafc98 Merge remote-tracking branch 'kvm-arm/next' adds ee769805afa2 Merge remote-tracking branch 'percpu/for-next' adds 4cb224b0df6b Merge remote-tracking branch 'workqueues/for-next' adds 1cc8058ccd76 Merge remote-tracking branch 'drivers-x86/for-next' adds b05fb0f6a234 Merge remote-tracking branch 'hsi/for-next' adds d35437648f9a Merge remote-tracking branch 'leds/for-next' adds 4f728fa621aa Merge remote-tracking branch 'driver-core/driver-core-next' adds 132ee0da6e9f usb: dwc3: gadget: Disable Vendor Test LMP Received event adds 16bcc58e1dab Documentation/devicetree/bindings/usb/dwc3-st.txt: update [...] adds e793c2a3d376 dt-bindings: usb: update snps,dwc3.yaml references adds 5dc71f1eb870 USB: dwc3: document gadget_max_speed adds c86cad04dcc8 drivers/usb/gadget/udc: Assign boolean values to a bool variable adds e68d0119e328 software node: Introduce device_add_software_node() adds e492ce9bcaa1 usb: dwc3: pci: Register a software node for the dwc3 plat [...] adds 73203bde3a95 usb: dwc3: pci: ID for Tiger Lake CPU adds f08fc2c30e78 usb: dwc3: pci: add support for the Intel Alder Lake-P adds 63d152149b2d usb: gadget: u_ether: support configuring interface names. adds 23bf6fc7046c dt-bindings: usb: convert usb-device.txt to YAML schema adds 6a0d64fc5a4e dt-bindings: net: btusb: change reference file name adds f9924caf5d95 dt-bindings: usb: convert mediatek, musb.txt to YAML schema adds d93b29c80971 dt-bindings: usb: convert mediatek, mtk-xhci.txt to YAML schema adds 717774eb5273 dt-bindings: usb: convert mediatek, mtu3.txt to YAML schema adds 91369720557b MAINTAINERS: update MediaTek PHY/USB entry adds c25c210f590e usb: dwc3: qcom: add URS Host support for sdm845 ACPI boot adds 573c43fefb33 Merge remote-tracking branch 'usb/usb-next' adds dc189414dd8d Merge remote-tracking branch 'usb-serial/usb-next' adds f45b2ea0a9ae Merge remote-tracking branch 'usb-chipidea-next/for-usb-next' adds aa4731c8b5f4 dt-bindings: phy: qcom,qmp: Add SDX55 USB PHY binding adds 86ef5a79d6bb phy: qcom-qmp: Add support for SDX55 QMP PHY adds 949c4edcd1f2 Merge remote-tracking branch 'phy-next/next' adds c24dc4bab20c tty: hvcs: Drop unnecessary if block adds 6da629c85871 tty: vcc: Drop unnecessary if block adds 63e34e707c62 tty: vcc: Drop impossible to hit WARN_ON adds fd4a641ac88f leds: trigger: implement a tty trigger adds 429b29aef7f8 tty: serial: Drop unused efm32 serial driver adds 30235900a513 Merge remote-tracking branch 'tty/tty-next' adds 20612d2428c3 fpga: dfl-pci: rectify ReST formatting adds 32eb1d51c186 Merge remote-tracking branch 'char-misc/char-misc-next' adds a655822e7f03 Merge remote-tracking branch 'extcon/extcon-next' adds 5afdaaba8632 Merge remote-tracking branch 'soundwire/next' adds 3da88be24997 thunderbolt: Add support for de-authorizing devices adds 6ec5c2ab3818 Merge remote-tracking branch 'thunderbolt/next' adds 751c83918b03 Merge remote-tracking branch 'staging/staging-next' adds bf0df7bf6ffd Merge remote-tracking branch 'icc/icc-next' adds 9ee8f3d968ae dmaengine: qcom: gpi: Remove unneeded semicolon adds c06e424be5f5 dmaengine: idxd: set DMA channel to be private adds c5b55d443930 Merge remote-tracking branch 'dmaengine/next' adds 61e960b07b63 cgroup-v1: add disabled controller check in cgroup1_parse_param() adds 00e01f325de1 MAINTAINERS: Remove stale URLs for cpuset adds b5e56576e162 MAINTAINERS: Update my email address adds da70862efe00 cgroup: cgroup.{procs,threads} factor out common parts adds 415de5fdeb5a cpuset: fix typos in comments adds 1fd6a9a36e7c Merge remote-tracking branch 'cgroup/for-next' adds a7ed11fc0b72 Merge branch 'fixes' into for-next adds 7bb69d4ba984 Merge remote-tracking branch 'scsi/for-next' adds fb7afe24ba1b scsi: ufs: Fix a possible NULL pointer issue adds 9cd20d3f4736 scsi: ufs: Protect PM ops and err_handler from user access [...] adds 6ae208e5d2db scsi: ibmvfc: Add vhost fields and defaults for MQ enablement adds 225acf5f1aba scsi: ibmvfc: Move event pool init/free routines adds 003d91a1393d scsi: ibmvfc: Init/free event pool during queue allocation/free adds bb35ecb2a949 scsi: ibmvfc: Add size parameter to ibmvfc_init_event_pool() adds 9e6b6b81aafa scsi: ibmvfc: Define hcall wrapper for registering a Sub-CRQ adds 6d07f129dce2 scsi: ibmvfc: Add Subordinate CRQ definitions adds 3034ebe26389 scsi: ibmvfc: Add alloc/dealloc routines for SCSI Sub-CRQ [...] adds d20046e64c09 scsi: ibmvfc: Add Sub-CRQ IRQ enable/disable routine adds 1d956ad853fc scsi: ibmvfc: Add handlers to drain and complete Sub-CRQ r [...] adds 80a9e8eaed63 scsi: ibmvfc: Define Sub-CRQ interrupt handler routine adds 39e461fddff0 scsi: ibmvfc: Map/request irq and register Sub-CRQ interru [...] adds e95eef3fc0bc scsi: ibmvfc: Implement channel enquiry and setup commands adds c53408baa502 scsi: ibmvfc: Advertise client support for using hardware [...] adds cb72477be729 scsi: ibmvfc: Set and track hw queue in ibmvfc_event struct adds 31750fbd7b6d scsi: ibmvfc: Send commands down HW Sub-CRQ when channelized adds b88a5d9b7f56 scsi: ibmvfc: Register Sub-CRQ handles with VIOS during ch [...] adds a61236da7f9c scsi: ibmvfc: Add cancel mad initialization helper adds a835f386f970 scsi: ibmvfc: Send Cancel MAD down each hw SCSI channel adds 7eb3ccd884ae scsi: ibmvfc: Purge SCSI channels after transport loss/reset adds 9000cb998bcf scsi: ibmvfc: Enable MQ and set reasonable defaults adds 032d1900869f scsi: ibmvfc: Provide modules parameters for MQ settings adds 962c8dcdd5fa scsi: core: Add a new error code DID_TRANSPORT_MARGINAL in scsi.h adds 60bee27ba2df scsi: core: No retries on abort success adds 02c66326dc7e scsi: scsi_transport_fc: Add a new rport state FC_PORTSTAT [...] adds afdd11269400 scsi: scsi_transport_fc: Add store capability to rport por [...] adds 7f3a79a7fd51 scsi: lpfc: Add support for eh_should_retry_cmd() adds 70df9a123acf Merge remote-tracking branch 'scsi-mkp/for-next' adds b95a88da8fa0 Merge remote-tracking branch 'rpmsg/for-next' adds fe14db5ff62b Merge remote-tracking branch 'gpio-brgl/gpio/for-next' adds 6fe9d5fec106 Merge remote-tracking branch 'gpio-intel/for-next' adds d28e70c2b521 Merge remote-tracking branch 'pinctrl/for-next' adds 4ac6f8c3fa16 Merge remote-tracking branch 'pinctrl-intel/for-next' adds 790b4c43adaf Merge remote-tracking branch 'pinctrl-renesas/renesas-pinctrl' adds b7c7b74d7704 Merge remote-tracking branch 'userns/for-next' adds 255fd3cd3b56 Merge remote-tracking branch 'livepatching/for-next' adds 394005f81f04 Merge remote-tracking branch 'coresight/next' adds e8bd0d49c5c8 Merge remote-tracking branch 'rtc/rtc-next' adds 3a8bdfe487af Merge remote-tracking branch 'kspp/for-next/kspp' adds 260dfb26c173 Merge remote-tracking branch 'gnss/gnss-next' adds 62896703ab3c Merge remote-tracking branch 'nvmem/for-next' adds 83c6eb731096 Merge remote-tracking branch 'xarray/main' adds bbae90e51192 Merge remote-tracking branch 'hyperv/hyperv-next' adds fd0809a0dff4 Merge remote-tracking branch 'pidfd/for-next' adds 4c06c8dcc747 Merge remote-tracking branch 'mhi/mhi-next' adds 8a976d086cf1 Merge remote-tracking branch 'notifications/notifications- [...] adds 961f575b132e Merge remote-tracking branch 'memblock/for-next' adds b96968523038 Merge remote-tracking branch 'iomem-mmap-vs-gup/topic/iome [...] adds 451e5c57ebbf arch: alpha: Remove CONFIG_OPROFILE support adds ee365fb72a35 arch: arm: Remove CONFIG_OPROFILE support adds 776b6c1da338 arch: arc: Remove CONFIG_OPROFILE support adds 2cbf0fd55a96 arch: hexagon: Don't select HAVE_OPROFILE adds 6b512fe550d9 arch: ia64: Remove CONFIG_OPROFILE support adds 48219d3960ed arch: ia64: Remove rest of perfmon support adds 2b2213b799fa arch: microblaze: Remove CONFIG_OPROFILE support adds 0d8f2a4449bd arch: mips: Remove CONFIG_OPROFILE support adds 31d6892e1a82 arch: parisc: Remove CONFIG_OPROFILE support adds 43d297a9e028 arch: powerpc: Stop building and using oprofile adds c70d16a9c8fd arch: powerpc: Remove oprofile adds 7c7ab856efe5 arch: s390: Remove CONFIG_OPROFILE support adds 6749d232c6d5 arch: sh: Remove CONFIG_OPROFILE support adds d79c1b6d4893 arch: sparc: Remove CONFIG_OPROFILE support adds 78caa7d0e799 arch: x86: Remove CONFIG_OPROFILE support adds 9a369362abe0 arch: xtensa: Remove CONFIG_OPROFILE support adds 015b18b9028c drivers: Remove CONFIG_OPROFILE support adds c95622b1f560 fs: Remove dcookies support adds cca10caf87df Merge remote-tracking branch 'oprofile-removal/oprofile/removal' adds 85e86890fe36 arch: powercp: update cell Makefile for the removal of spu [...] adds 644f381c6e24 x86/setup: don't remove E820_TYPE_RAM for pfn 0 adds 9ebeee59af4c mm: fix initialization of struct page for holes in memory layout adds 2ec134f9a136 mm: memcg/slab: optimize objcg stock draining adds d39133fa4685 mm: memcg: fix memcg file_dirty numa stat adds 3fb567c60309 mm: fix numa stats for thp migration adds 71c8c0b73ee2 kasan: fix unaligned address is unhandled in kasan_remove_ [...] adds edf72fcac82e kasan: fix incorrect arguments passing in kasan_add_zero_shadow adds 9b87f734db13 mm: hugetlbfs: fix cannot migrate the fallocated HugeTLB page adds 01a915f24687 mm: hugetlb: fix a race between freeing and dissolving the page adds a203cbd35d24 mm: hugetlb: fix a race between isolating and freeing page adds 31ed2964c7f7 mm: hugetlb: remove VM_BUG_ON_PAGE from page_huge_active adds 6a0bdef5124d proc_sysctl: fix oops caused by incorrect command parameters. adds d399d3f75a58 /proc/kpageflags: prevent an integer overflow in stable_pa [...] adds 10ae8e97a69e /proc/kpageflags: do not use uninitialized struct pages adds 85bb3d7e2d37 ocfs2: remove redundant conditional before iput adds 4e37e421fd0e ocfs2: clear links count in ocfs2_mknod() if an error occurs adds fe0d5ed09974 ocfs2: fix ocfs2 corrupt when iputting an inode adds 17b3ae1ac177 ramfs: support O_TMPFILE adds 514b7af0cab2 fs: delete repeated words in comments adds 5f2c8f543f9e kernel/watchdog: flush all printk nmi buffers when hardloc [...] adds 42c8e0241230 mm, tracing: record slab name for kmem_cache_free() adds 7b04c7df3001 mm/msync: exit early when the flags is an MS_ASYNC and sta [...] adds 6e1fb7389313 mm/filemap: remove unused parameter and change to void typ [...] adds 1f2ce2780b54 mm/filemap: don't revert iter on -EIOCBQUEUED adds 1a741c226fa4 mm/swap: don't SetPageWorkingset unconditionally during swapin adds 33c67212411c mm: memcg/slab: pre-allocate obj_cgroups for slab caches w [...] adds 5d69d31d70e9 mm-memcg-slab-pre-allocate-obj_cgroups-for-slab-caches-wit [...] adds 4c98c77462d4 mm: memcontrol: optimize per-lruvec stats counter memory usage adds 0a034210656e mm-memcontrol-optimize-per-lruvec-stats-counter-memory-usa [...] adds 99b924d6f683 mm: memcontrol: fix NR_ANON_THPS accounting in charge moving adds 0f913609097f mm: memcontrol: convert NR_ANON_THPS account to pages adds 90c8a257df71 mm: memcontrol: convert NR_FILE_THPS account to pages adds bef9d2f04e6c mm: memcontrol: convert NR_SHMEM_THPS account to pages adds 5a47788a477e mm: memcontrol: convert NR_SHMEM_PMDMAPPED account to pages adds a7b6e5c1aa3f mm: memcontrol: convert NR_FILE_PMDMAPPED account to pages adds 927f7c318535 mm: memcontrol: make the slab calculation consistent adds ba5b2ab791bd mm/memcg: revise the using condition of lock_page_lruvec f [...] adds e268304cf4a0 mm/memcg: remove rcu locking for lock_page_lruvec function series adds 0e5f069518f5 mm: memcg: add swapcache stat for memcg v2 adds 6b0033ffdd2f mmotm 2021-01-12-01-57 uploaded (NR_SWAPCACHE in mm/) adds e89edd1f6b68 mm: kmem: make __memcg_kmem_(un)charge static adds 7e1c2eb23a6a mm/mmap.c: remove unnecessary local variable adds 306624a685c5 mm/mmap.c: fix the adjusted length error adds 2980da4ad5e3 mm: improve mprotect(R|W) efficiency on pages referenced once adds fc6298fc77f5 mm/page_reporting: use list_entry_is_head() in page_report [...] adds 414f9c6fce1a kasan: prefix exported functions with kasan_ adds bcee36f2ffb5 kasan: clarify HW_TAGS impact on TBI adds c4b114db3a98 kasan: clean up comments in tests adds b25c83fdae41 kasan: add match-all tag tests adds a5d5aa83a6a4 kasan, arm64: allow using KUnit tests with HW_TAGS mode adds 343008cf226b kasan: rename CONFIG_TEST_KASAN_MODULE adds 315ba57ea1ed kasan: add compiler barriers to KUNIT_EXPECT_KASAN_FAIL adds 8753d09401ee kasan: adopt kmalloc_uaf2 test to HW_TAGS mode adds 52b0290241da kasan: fix memory corruption in kasan_bitops_tags test adds 5155993371cf kasan: fix bug detection via ksize for HW_TAGS mode adds 646e09bdb189 kasan-fix-bug-detection-via-ksize-for-hw_tags-mode-fix adds 1b984175ed43 kasan: add proper page allocator tests adds 031734e88175 kasan: remove redundant config option adds 10031b780f60 kasan-remove-redundant-config-option-v3 adds 8a2ba7312a0f mm/huge_memory.c: update tlb entry if pmd is changed adds 81d23366b7e1 MIPS: do not call flush_tlb_all when setting pmd entry adds 76d54de62d07 mm/hugetlb: fix potential double free in hugetlb_register_ [...] adds e1dc8b3f9622 mm/hugetlb.c: fix unnecessary address expansion of pmd sharing adds e216b7d358d2 mm: migrate: do not migrate HugeTLB page whose refcount is one adds 80172962c933 mm: hugetlb: add return -EAGAIN for dissolve_free_huge_page adds d9315cee6aa9 mm/vmscan: __isolate_lru_page_prepare() cleanup adds 8a50673129de mm/compaction: remove rcu_read_lock during page compaction adds 7abc9239713b mm/compaction: remove duplicated VM_BUG_ON_PAGE !PageLocked adds ad9747f676a3 mm/hugetlb: change hugetlb_reserve_pages() to type bool adds 6f484b9cd2d1 hugetlbfs: remove special hugetlbfs_set_page_dirty() adds f1f2e8f72bc9 mm: make pagecache tagged lookups return only head pages adds 92a3fef99a1d mm/shmem: use pagevec_lookup in shmem_unlock_mapping adds 7f4a38e41b30 mm/swap: optimise get_shadow_from_swap_cache adds fdfc54153fb1 mm: add FGP_ENTRY adds 8fe85fd60cc8 mm/filemap: rename find_get_entry to mapping_get_entry adds bf848535dd5a mm/filemap: add helper for finding pages adds 8ce65bae98ef fix mm-filemap-add-helper-for-finding-pages.patch adds 25ac33dee7c1 mm/filemap: add mapping_seek_hole_data adds 5e5b6f80b190 fix mm-filemap-add-mapping_seek_hole_data.patch adds c8932e620bcb iomap: use mapping_seek_hole_data adds 74833c50dcea mm: add and use find_lock_entries adds 23b99d95650a fix mm-add-and-use-find_lock_entries.patch adds db81efd9e836 mm: add an 'end' parameter to find_get_entries adds 1e19c58c825a mm: add an 'end' parameter to pagevec_lookup_entries adds 2c4ad1e9b764 mm: remove nr_entries parameter from pagevec_lookup_entries adds fc1e16a2784e mm: pass pvec directly to find_get_entries adds 410c58793958 mm: remove pagevec_lookup_entries adds 542a0916aa29 mm,thp,shmem: limit shmem THP alloc gfp_mask adds 7cac6a162a7e mm,thp,shm: limit gfp mask to no more than specified adds 8afdf4193506 mm,thp,shmem: make khugepaged obey tmpfs mount flags adds af8e0288900d mm: cma: allocate cma areas bottom-up adds 5aa81d041451 mm-cma-allocate-cma-areas-bottom-up-fix adds 7983488ebdd0 mm-cma-allocate-cma-areas-bottom-up-fix-2 adds 224be27e2308 mm-cma-allocate-cma-areas-bottom-up-fix-3 adds d8c9775e7df2 mm-cma-allocate-cma-areas-bottom-up-fix-3-fix adds 7a9e0ddd51ba memblock: do not start bottom-up allocations with kernel_end adds e9d813138520 mm: vmstat: fix /proc/sys/vm/stat_refresh generating false [...] adds 0dcf92b5a1eb mm-vmstat-fix-proc-sys-vm-stat_refresh-generating-false-wa [...] adds 5f24c45f3158 mm-vmstat-fix-proc-sys-vm-stat_refresh-generating-false-wa [...] adds e6ff39e60ec8 mm/vmstat.c: erase latency in vmstat_shepherd adds 7e0b50be0edc mm: zswap: clean up confusing comment adds 730d9f82ab2f mm: remove arch_remap() and mm-arch-hooks.h adds fec0a468251d mm: page-flags.h: Typo fix (It -> If) adds e7ffa97f6369 mm: add Kernel Electric-Fence infrastructure adds 16b11d33d6a4 kfence: Fix parameter description for kfence_object_start() adds f73b7a7b6904 kfence: avoid stalling work queue task without allocations adds 828fa4af4900 kfence: fix potential deadlock due to wake_up() adds 705b18bfbd31 kfence: add option to use KFENCE without static keys adds 2a5976696abf x86, kfence: enable KFENCE for x86 adds 13660417fb34 arm64, kfence: enable KFENCE for ARM64 adds 1b740b2a94ce kfence: use pt_regs to generate stack trace on faults adds 2a440b81bd56 mm, kfence: insert KFENCE hooks for SLAB adds 1d49888a1c90 mm, kfence: insert KFENCE hooks for SLUB adds 8d7a5dc5b5cb kfence, kasan: make KFENCE compatible with KASAN adds c8648705deae revert kasan-remove-kfence-leftovers adds 120b630e927d kfence, Documentation: add KFENCE documentation adds e3202d15dc49 kfence: add test suite adds b7e548cf865f kfence: fix typo in test adds a2a04311b4ae kfence: show access type in report adds 162837526b2a MAINTAINERS: add entry for KFENCE adds cbee53ab92c9 fs/buffer.c: add debug print for __getblk_gfp() stall problem adds 080fd79974a8 fs/buffer.c: dump more info for __getblk_gfp() stall problem adds 2b3a97438d68 kernel/hung_task.c: Monitor killed tasks. adds e93d69ab0ea9 proc/wchan: use printk format instead of lookup_symbol_name() adds 2dceb5740f88 sysctl.c: fix underflow value setting risk in vm_table adds a092c8aa7c45 proc/sysctl: make protected_* world readable adds 190277f46423 lib/genalloc.c: change return type to unsigned long for bi [...] adds 95dfdda24356 lib: optimize cpumask_local_spread() adds 40816c851681 lib-optimize-cpumask_local_spread-v8 adds 1068f9c7eade string.h: move fortified functions definitions in a dedica [...] adds dfcd49bbff40 include/linux/bitops.h: spelling s/synomyn/synonym/ adds 8c5a50f3bef0 checkpatch: improve blank line after declaration test adds b3007b477774 checkpatch: ignore warning designated initializers using NR_CPUS adds 790b399f9834 checkpatch: trivial style fixes adds bbb157eb7503 checkpatch: prefer ftrace over function entry/exit printks adds 00379ff9b187 aio: simplify read_events() adds a570bf08e768 scripts/gdb: fix list_for_each adds 363ed2e431da ubsan: disable unsigned-overflow check for i386 adds 3c3984e136f3 Merge branch 'akpm-current/current' adds ce016b538a59 mm: add definition of PMD_PAGE_ORDER adds 013581d4f815 mmap: make mlock_future_check() global adds e67270874aa5 set_memory: allow set_direct_map_*_noflush() for multiple pages adds 57b1f28145d7 set_memory-allow-set_direct_map__noflush-for-multiple-pages-fix adds b356a64e90f4 set_memory: allow querying whether set_direct_map_*() is a [...] adds 15f0b36b26da kfence: fix implicit function declaration adds 60cb27c5187b mm: introduce memfd_secret system call to create "secret" [...] adds 8ef39d9b8252 mm-introduce-memfd_secret-system-call-to-create-secret-mem [...] adds 4c76031e7eb7 secretmem: use PMD-size pages to amortize direct map fragm [...] adds 671ae420b680 secretmem: add memcg accounting adds 87daaa1737e0 PM: hibernate: disable when there are active secretmem users adds 5fb6539b4948 arch, mm: wire up memfd_secret system call where relevant adds af1abca3f4b9 arch-mm-wire-up-memfd_secret-system-call-were-relevant-fix adds b04f6583b6f2 arch-mm-wire-up-memfd_secret-system-call-were-relevant-fix-fix adds 615f32a5baf9 secretmem: test: add basic selftest for memfd_secret(2) adds 7d2eca960cd3 secretmem-test-add-basic-selftest-for-memfd_secret2-fix adds d4a7c481f69c Merge branch 'akpm/master' adds 93bf8b946e5f Add linux-next specific files for 20210118 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (b3a3cbdec55b) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/gnu-release-arm-n [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. No new revisions were added by this update. Summary of changes: .mailmap | 2 + Documentation/ABI/testing/sysfs-bus-thunderbolt | 20 +- .../ABI/testing/sysfs-class-led-trigger-tty | 6 + Documentation/RCU/NMI-RCU.rst | 3 +- Documentation/admin-guide/kernel-parameters.txt | 25 +- Documentation/admin-guide/thunderbolt.rst | 16 + Documentation/dev-tools/kunit/usage.rst | 57 + .../devicetree/bindings/arm/atmel-sysregs.txt | 5 +- .../devicetree/bindings/i2c/renesas,i2c.txt | 1 + .../bindings/iio/accel/bosch,bma255.yaml | 4 +- Documentation/devicetree/bindings/net/btusb.txt | 2 +- .../devicetree/bindings/net/dsa/arrow,xrs700x.yaml | 73 + .../devicetree/bindings/net/qca,ar803x.yaml | 16 + .../devicetree/bindings/phy/qcom,qmp-phy.yaml | 27 + .../bindings/power/supply/ltc4162-l.yaml | 69 + .../bindings/regulator/nxp,pf8x00-regulator.yaml | 17 +- Documentation/devicetree/bindings/usb/dwc3-st.txt | 4 +- .../devicetree/bindings/usb/exynos-usb.txt | 2 +- .../devicetree/bindings/usb/mediatek,mtk-xhci.txt | 121 - .../devicetree/bindings/usb/mediatek,mtk-xhci.yaml | 178 + .../devicetree/bindings/usb/mediatek,mtu3.txt | 108 - .../devicetree/bindings/usb/mediatek,mtu3.yaml | 287 ++ .../devicetree/bindings/usb/mediatek,musb.txt | 57 - .../devicetree/bindings/usb/mediatek,musb.yaml | 113 + Documentation/devicetree/bindings/usb/omap-usb.txt | 2 +- .../devicetree/bindings/usb/usb-device.txt | 102 - .../devicetree/bindings/usb/usb-device.yaml | 124 + Documentation/devicetree/bindings/usb/usb-hcd.yaml | 19 + .../devicetree/bindings/vendor-prefixes.yaml | 4 +- Documentation/fpga/dfl.rst | 3 +- Documentation/kbuild/makefiles.rst | 1 - Documentation/networking/filter.rst | 61 +- Documentation/networking/phy.rst | 5 + Documentation/process/magic-number.rst | 1 - Documentation/scheduler/schedutil.txt | 169 + .../translations/it_IT/process/magic-number.rst | 1 - .../translations/zh_CN/process/magic-number.rst | 1 - Documentation/usb/gadget-testing.rst | 30 +- MAINTAINERS | 56 +- Next/SHA1s | 130 +- Next/Trees | 2 + Next/merge.log | 3735 ++++++++++++++------ arch/Kconfig | 32 - arch/alpha/Kconfig | 1 - arch/alpha/Makefile | 1 - arch/alpha/oprofile/Makefile | 20 - arch/alpha/oprofile/common.c | 189 - arch/alpha/oprofile/op_impl.h | 55 - arch/alpha/oprofile/op_model_ev4.c | 114 - arch/alpha/oprofile/op_model_ev5.c | 209 -- arch/alpha/oprofile/op_model_ev6.c | 101 - arch/alpha/oprofile/op_model_ev67.c | 261 -- arch/arc/Kconfig | 1 - arch/arc/Makefile | 2 - arch/arc/oprofile/Makefile | 10 - arch/arc/oprofile/common.c | 23 - arch/arm/Kconfig | 13 +- arch/arm/Kconfig.debug | 30 +- arch/arm/Makefile | 4 - arch/arm/arm-soc-for-next-contents.txt | 30 +- arch/arm/boot/dts/Makefile | 5 - arch/arm/boot/dts/berlin2.dtsi | 12 +- arch/arm/boot/dts/berlin2cd-google-chromecast.dts | 6 +- arch/arm/boot/dts/berlin2cd.dtsi | 12 +- arch/arm/boot/dts/berlin2q.dtsi | 12 +- arch/arm/boot/dts/efm32gg-dk3750.dts | 88 - arch/arm/boot/dts/efm32gg.dtsi | 177 - arch/arm/boot/dts/picoxcell-pc3x2.dtsi | 243 -- arch/arm/boot/dts/picoxcell-pc3x3.dtsi | 355 -- arch/arm/boot/dts/picoxcell-pc7302-pc3x2.dts | 78 - arch/arm/boot/dts/picoxcell-pc7302-pc3x3.dts | 84 - arch/arm/boot/dts/ste-db8500.dtsi | 38 + arch/arm/boot/dts/ste-db8520.dtsi | 38 + arch/arm/boot/dts/ste-db9500.dtsi | 35 + arch/arm/boot/dts/ste-snowball.dts | 2 +- arch/arm/configs/bcm2835_defconfig | 1 - arch/arm/configs/cns3420vb_defconfig | 1 - arch/arm/configs/corgi_defconfig | 1 - arch/arm/configs/efm32_defconfig | 98 - arch/arm/configs/imx_v4_v5_defconfig | 1 - arch/arm/configs/keystone_defconfig | 1 - arch/arm/configs/multi_v5_defconfig | 1 - arch/arm/configs/mv78xx0_defconfig | 1 - arch/arm/configs/mvebu_v5_defconfig | 1 - arch/arm/configs/omap1_defconfig | 1 - arch/arm/configs/omap2plus_defconfig | 1 - arch/arm/configs/orion5x_defconfig | 1 - arch/arm/configs/pxa_defconfig | 1 - arch/arm/configs/qcom_defconfig | 1 - arch/arm/configs/socfpga_defconfig | 1 - arch/arm/configs/spitz_defconfig | 1 - arch/arm/configs/vexpress_defconfig | 1 - arch/arm/include/debug/efm32.S | 45 - arch/arm/mach-efm32/Makefile | 2 - arch/arm/mach-efm32/Makefile.boot | 4 - arch/arm/mach-efm32/dtmachine.c | 16 - arch/arm/mach-picoxcell/Kconfig | 9 - arch/arm/mach-picoxcell/Makefile | 2 - arch/arm/mach-picoxcell/common.c | 81 - arch/arm/mm/Kconfig | 1 - arch/arm/net/bpf_jit_32.c | 7 +- arch/arm/oprofile/Makefile | 14 - arch/arm/oprofile/common.c | 132 - arch/arm64/boot/dts/qcom/Makefile | 2 + .../dts/qcom/msm8916-samsung-a2015-common.dtsi | 6 + arch/arm64/boot/dts/qcom/qrb5165-rb5.dts | 74 +- arch/arm64/boot/dts/qcom/sc7180-trogdor.dtsi | 82 +- arch/arm64/boot/dts/qcom/sc7180.dtsi | 20 +- arch/arm64/boot/dts/qcom/sdm845-db845c.dts | 4 +- .../arm64/boot/dts/qcom/sdm845-oneplus-common.dtsi | 623 ++++ .../boot/dts/qcom/sdm845-oneplus-enchilada.dts | 19 + arch/arm64/boot/dts/qcom/sdm845-oneplus-fajita.dts | 23 + .../boot/dts/qcom/sdm850-lenovo-yoga-c630.dts | 6 +- arch/arm64/boot/dts/qcom/sdm850.dtsi | 21 + arch/arm64/boot/dts/qcom/sm8150.dtsi | 91 +- arch/arm64/boot/dts/qcom/sm8250.dtsi | 54 +- arch/arm64/boot/dts/synaptics/as370.dtsi | 4 +- arch/arm64/boot/dts/synaptics/berlin4ct.dtsi | 12 +- arch/arm64/configs/defconfig | 9 +- arch/arm64/net/bpf_jit_comp.c | 16 +- arch/csky/Kconfig | 4 + arch/csky/abiv1/inc/abi/pgtable-bits.h | 39 +- arch/csky/abiv1/inc/abi/regdef.h | 5 + arch/csky/abiv2/inc/abi/pgtable-bits.h | 36 +- arch/csky/abiv2/inc/abi/regdef.h | 5 + arch/csky/include/asm/clocksource.h | 8 + arch/csky/include/asm/pgtable.h | 74 +- arch/csky/include/asm/thread_info.h | 1 - arch/csky/include/asm/vdso.h | 2 + arch/csky/include/asm/vdso/clocksource.h | 9 + arch/csky/include/asm/vdso/gettimeofday.h | 114 + arch/csky/include/asm/vdso/processor.h | 12 + arch/csky/include/asm/vdso/vsyscall.h | 22 + arch/csky/kernel/perf_event.c | 2 +- arch/csky/kernel/probes/simulate-insn.c | 22 +- arch/csky/kernel/ptrace.c | 2 +- arch/csky/kernel/vdso.c | 4 + arch/csky/kernel/vdso/Makefile | 9 +- arch/csky/kernel/vdso/vdso.lds.S | 4 + arch/csky/kernel/vdso/vgettimeofday.c | 28 + arch/hexagon/Kconfig | 1 - arch/ia64/Kconfig | 1 - arch/ia64/Makefile | 1 - arch/ia64/configs/bigsur_defconfig | 1 - arch/ia64/include/asm/hw_irq.h | 1 - arch/ia64/include/asm/perfmon.h | 111 - arch/ia64/include/asm/sparsemem.h | 1 + arch/ia64/include/uapi/asm/perfmon.h | 178 - arch/ia64/include/uapi/asm/perfmon_default_smpl.h | 84 - arch/ia64/kernel/palinfo.c | 41 - arch/ia64/kernel/perfmon_default_smpl.c | 297 -- arch/ia64/kernel/perfmon_generic.h | 46 - arch/ia64/kernel/perfmon_itanium.h | 2 +- arch/ia64/kernel/perfmon_mckinley.h | 188 - arch/ia64/kernel/perfmon_montecito.h | 270 -- arch/ia64/oprofile/Makefile | 10 - arch/ia64/oprofile/backtrace.c | 131 - arch/ia64/oprofile/init.c | 28 - arch/microblaze/Kconfig | 1 - arch/microblaze/Makefile | 2 - arch/microblaze/oprofile/Makefile | 14 - arch/microblaze/oprofile/microblaze_oprofile.c | 22 - arch/mips/Kconfig | 4 +- arch/mips/Makefile | 20 +- arch/mips/configs/fuloong2e_defconfig | 1 - arch/mips/configs/ip32_defconfig | 1 - arch/mips/configs/lemote2f_defconfig | 1 - arch/mips/configs/mtx1_defconfig | 1 - arch/mips/configs/rs90_defconfig | 1 - arch/mips/include/asm/asm.h | 18 + arch/mips/include/asm/atomic.h | 2 +- arch/mips/include/asm/bitops.h | 10 +- arch/mips/include/asm/cmpxchg.h | 6 +- arch/mips/include/asm/mach-loongson2ef/loongson.h | 9 - arch/mips/include/asm/pgtable.h | 12 +- arch/mips/kernel/cps-vec.S | 1 - arch/mips/kernel/vmlinux.lds.S | 11 +- arch/mips/loongson2ef/fuloong-2e/irq.c | 2 +- arch/mips/loongson2ef/lemote-2f/irq.c | 1 - arch/mips/loongson64/Platform | 22 - arch/mips/net/ebpf_jit.c | 11 +- arch/mips/oprofile/Makefile | 18 - arch/mips/oprofile/backtrace.c | 177 - arch/mips/oprofile/common.c | 147 - arch/mips/oprofile/op_impl.h | 41 - arch/mips/oprofile/op_model_loongson2.c | 161 - arch/mips/oprofile/op_model_loongson3.c | 213 -- arch/mips/oprofile/op_model_mipsxx.c | 479 --- arch/parisc/Kconfig | 1 - arch/parisc/Makefile | 2 - arch/parisc/oprofile/Makefile | 10 - arch/parisc/oprofile/init.c | 23 - arch/powerpc/Kconfig | 1 - arch/powerpc/Makefile | 2 - arch/powerpc/configs/44x/akebono_defconfig | 1 - arch/powerpc/configs/44x/currituck_defconfig | 1 - arch/powerpc/configs/44x/fsp2_defconfig | 1 - arch/powerpc/configs/44x/iss476-smp_defconfig | 1 - arch/powerpc/configs/cell_defconfig | 1 - arch/powerpc/configs/g5_defconfig | 1 - arch/powerpc/configs/maple_defconfig | 1 - arch/powerpc/configs/pasemi_defconfig | 1 - arch/powerpc/configs/pmac32_defconfig | 1 - arch/powerpc/configs/powernv_defconfig | 1 - arch/powerpc/configs/ppc64_defconfig | 1 - arch/powerpc/configs/ppc64e_defconfig | 1 - arch/powerpc/configs/ppc6xx_defconfig | 1 - arch/powerpc/configs/ps3_defconfig | 1 - arch/powerpc/configs/pseries_defconfig | 1 - arch/powerpc/include/asm/cputable.h | 20 - arch/powerpc/include/asm/oprofile_impl.h | 135 - arch/powerpc/include/asm/spu.h | 33 - arch/powerpc/kernel/cputable.c | 67 - arch/powerpc/kernel/dt_cpu_ftrs.c | 2 - arch/powerpc/net/bpf_jit_comp64.c | 25 +- arch/powerpc/oprofile/Makefile | 19 - arch/powerpc/oprofile/backtrace.c | 120 - arch/powerpc/oprofile/cell/pr_util.h | 110 - arch/powerpc/oprofile/cell/spu_profiler.c | 248 -- arch/powerpc/oprofile/cell/spu_task_sync.c | 657 ---- arch/powerpc/oprofile/cell/vma_map.c | 279 -- arch/powerpc/oprofile/common.c | 243 -- arch/powerpc/oprofile/op_model_7450.c | 207 -- arch/powerpc/oprofile/op_model_cell.c | 1709 --------- arch/powerpc/oprofile/op_model_fsl_emb.c | 380 -- arch/powerpc/oprofile/op_model_pa6t.c | 227 -- arch/powerpc/oprofile/op_model_power4.c | 438 --- arch/powerpc/platforms/cell/Kconfig | 5 - arch/powerpc/platforms/cell/Makefile | 1 - arch/powerpc/platforms/cell/spu_notify.c | 55 - arch/powerpc/platforms/cell/spufs/run.c | 6 +- arch/powerpc/platforms/cell/spufs/sched.c | 5 - arch/powerpc/platforms/cell/spufs/spufs.h | 1 - arch/riscv/Kconfig | 6 +- arch/riscv/boot/dts/Makefile | 2 +- arch/riscv/kernel/setup.c | 24 +- arch/riscv/kernel/stacktrace.c | 5 +- arch/riscv/mm/init.c | 16 +- arch/riscv/net/bpf_jit_comp32.c | 20 +- arch/riscv/net/bpf_jit_comp64.c | 16 +- arch/s390/Kconfig | 1 - arch/s390/Makefile | 3 - arch/s390/configs/debug_defconfig | 1 - arch/s390/configs/defconfig | 1 - arch/s390/net/bpf_jit_comp.c | 27 +- arch/s390/oprofile/Makefile | 10 - arch/s390/oprofile/init.c | 37 - arch/sh/Kconfig | 1 - arch/sh/Makefile | 1 - arch/sh/configs/espt_defconfig | 1 - arch/sh/configs/migor_defconfig | 1 - arch/sh/configs/r7780mp_defconfig | 1 - arch/sh/configs/r7785rp_defconfig | 1 - arch/sh/configs/rsk7201_defconfig | 1 - arch/sh/configs/rsk7203_defconfig | 1 - arch/sh/configs/rts7751r2d1_defconfig | 1 - arch/sh/configs/rts7751r2dplus_defconfig | 1 - arch/sh/configs/sdk7786_defconfig | 1 - arch/sh/configs/se7206_defconfig | 1 - arch/sh/configs/sh03_defconfig | 1 - arch/sh/configs/sh7724_generic_defconfig | 1 - arch/sh/configs/sh7763rdp_defconfig | 1 - arch/sh/configs/sh7770_generic_defconfig | 1 - arch/sh/configs/shx3_defconfig | 1 - arch/sh/oprofile/Makefile | 16 - arch/sh/oprofile/backtrace.c | 80 - arch/sh/oprofile/common.c | 64 - arch/sparc/Kconfig | 1 - arch/sparc/Makefile | 1 - arch/sparc/configs/sparc64_defconfig | 1 - arch/sparc/net/bpf_jit_comp_64.c | 17 +- arch/sparc/oprofile/Makefile | 10 - arch/sparc/oprofile/init.c | 87 - arch/x86/Kconfig | 1 - arch/x86/Makefile | 3 - arch/x86/events/intel/uncore.c | 58 +- arch/x86/events/intel/uncore.h | 5 +- arch/x86/events/intel/uncore_snb.c | 2 +- arch/x86/events/intel/uncore_snbep.c | 114 +- arch/x86/hyperv/hv_init.c | 29 +- arch/x86/include/asm/nmi.h | 1 - arch/x86/include/asm/topology.h | 4 +- arch/x86/kernel/cpu/amd.c | 4 +- arch/x86/kernel/cpu/mtrr/generic.c | 1 - arch/x86/kernel/cpu/mtrr/mtrr.c | 2 - arch/x86/kernel/cpu/perfctr-watchdog.c | 11 +- arch/x86/kernel/cpu/sgx/main.c | 14 +- arch/x86/kernel/cpu/topology.c | 2 +- arch/x86/kernel/pci-iommu_table.c | 3 - arch/x86/mm/mmio-mod.c | 2 - arch/x86/net/bpf_jit_comp.c | 217 +- arch/x86/net/bpf_jit_comp32.c | 6 +- arch/x86/oprofile/Makefile | 12 - arch/x86/oprofile/backtrace.c | 127 - arch/x86/oprofile/init.c | 38 - arch/x86/oprofile/nmi_int.c | 780 ---- arch/x86/oprofile/op_counter.h | 30 - arch/x86/oprofile/op_model_amd.c | 542 --- arch/x86/oprofile/op_model_p4.c | 723 ---- arch/x86/oprofile/op_model_ppro.c | 245 -- arch/x86/oprofile/op_x86_model.h | 90 - arch/x86/platform/geode/alix.c | 19 +- arch/x86/platform/geode/geos.c | 19 +- arch/x86/platform/geode/net5501.c | 13 +- arch/xtensa/Kconfig | 1 - arch/xtensa/Makefile | 1 - arch/xtensa/configs/audio_kc705_defconfig | 1 - arch/xtensa/configs/generic_kc705_defconfig | 1 - arch/xtensa/configs/smp_lx200_defconfig | 1 - arch/xtensa/configs/xip_kc705_defconfig | 1 - arch/xtensa/kernel/stacktrace.c | 2 +- arch/xtensa/oprofile/Makefile | 10 - arch/xtensa/oprofile/backtrace.c | 27 - arch/xtensa/oprofile/init.c | 26 - drivers/base/swnode.c | 71 +- drivers/bus/arm-integrator-lm.c | 1 + drivers/counter/ti-eqep.c | 35 - drivers/dma/idxd/dma.c | 1 + drivers/dma/idxd/irq.c | 122 +- drivers/dma/qcom/gpi.c | 2 +- drivers/gpio/gpiolib-cdev.c | 145 +- drivers/gpu/drm/Kconfig | 1 - drivers/gpu/drm/amd/amdgpu/amdgpu_device.c | 1 - drivers/gpu/drm/amd/amdgpu/amdgpu_fw_attestation.c | 7 +- drivers/gpu/drm/amd/amdgpu/amdgpu_ras.c | 2 +- drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.h | 7 +- drivers/gpu/drm/amd/display/dc/core/dc_link.c | 2 +- drivers/gpu/drm/amd/pm/amdgpu_pm.c | 4 +- drivers/gpu/drm/amd/pm/inc/amdgpu_smu.h | 1 + drivers/gpu/drm/amd/pm/inc/smu_v11_0.h | 2 +- drivers/gpu/drm/amd/pm/swsmu/smu11/vangogh_ppt.c | 16 +- drivers/gpu/drm/hisilicon/hibmc/hibmc_ttm.c | 61 - drivers/gpu/drm/nouveau/dispnv50/Kbuild | 1 + drivers/gpu/drm/nouveau/dispnv50/core.c | 1 + drivers/gpu/drm/nouveau/dispnv50/curs.c | 1 + drivers/gpu/drm/nouveau/dispnv50/disp.c | 4 +- drivers/gpu/drm/nouveau/dispnv50/disp.h | 2 +- drivers/gpu/drm/nouveau/dispnv50/wimm.c | 1 + drivers/gpu/drm/nouveau/dispnv50/wimmc37b.c | 2 +- drivers/gpu/drm/nouveau/dispnv50/wndw.c | 1 + drivers/gpu/drm/nouveau/dispnv50/wndw.h | 8 + drivers/gpu/drm/nouveau/dispnv50/wndwc57e.c | 10 +- drivers/gpu/drm/nouveau/dispnv50/wndwc67e.c | 106 + drivers/gpu/drm/nouveau/include/nvif/cl0080.h | 1 + drivers/gpu/drm/nouveau/include/nvif/class.h | 5 + drivers/gpu/drm/nouveau/include/nvkm/core/device.h | 1 + drivers/gpu/drm/nouveau/include/nvkm/engine/disp.h | 1 + .../gpu/drm/nouveau/include/nvkm/subdev/devinit.h | 1 + drivers/gpu/drm/nouveau/include/nvkm/subdev/fb.h | 2 + drivers/gpu/drm/nouveau/include/nvkm/subdev/gpio.h | 1 + drivers/gpu/drm/nouveau/include/nvkm/subdev/i2c.h | 1 + drivers/gpu/drm/nouveau/include/nvkm/subdev/mc.h | 1 + drivers/gpu/drm/nouveau/nouveau_backlight.c | 1 + drivers/gpu/drm/nouveau/nvif/disp.c | 1 + drivers/gpu/drm/nouveau/nvkm/engine/device/base.c | 87 +- drivers/gpu/drm/nouveau/nvkm/engine/device/user.c | 1 + drivers/gpu/drm/nouveau/nvkm/engine/disp/Kbuild | 3 + drivers/gpu/drm/nouveau/nvkm/engine/disp/dp.c | 33 +- .../{subdev/i2c/gm200.c => engine/disp/ga102.c} | 34 +- drivers/gpu/drm/nouveau/nvkm/engine/disp/ior.h | 4 + drivers/gpu/drm/nouveau/nvkm/engine/disp/nv50.h | 2 + .../curs.c => nvkm/engine/disp/rootga102.c} | 53 +- .../gpu/drm/nouveau/nvkm/engine/disp/rootnv50.h | 1 + .../nvkm/engine/disp/{sortu102.c => sorga102.c} | 57 +- .../gpu/drm/nouveau/nvkm/engine/disp/sortu102.c | 2 +- drivers/gpu/drm/nouveau/nvkm/engine/disp/tu102.c | 2 +- drivers/gpu/drm/nouveau/nvkm/subdev/bios/shadow.c | 2 +- .../gpu/drm/nouveau/nvkm/subdev/bios/shadowramin.c | 3 + drivers/gpu/drm/nouveau/nvkm/subdev/devinit/Kbuild | 1 + .../nvkm/subdev/devinit/{tu102.c => ga100.c} | 33 +- drivers/gpu/drm/nouveau/nvkm/subdev/devinit/priv.h | 1 + .../gpu/drm/nouveau/nvkm/subdev/devinit/tu102.c | 2 +- drivers/gpu/drm/nouveau/nvkm/subdev/fb/Kbuild | 3 + .../nvkm/subdev/{i2c/gm200.c => fb/ga100.c} | 28 +- .../nvkm/subdev/{i2c/gm200.c => fb/ga102.c} | 28 +- drivers/gpu/drm/nouveau/nvkm/subdev/fb/gv100.c | 2 +- drivers/gpu/drm/nouveau/nvkm/subdev/fb/priv.h | 2 + drivers/gpu/drm/nouveau/nvkm/subdev/fb/ram.h | 1 + .../nvkm/subdev/{i2c/gm200.c => fb/ramga102.c} | 28 +- drivers/gpu/drm/nouveau/nvkm/subdev/gpio/Kbuild | 1 + drivers/gpu/drm/nouveau/nvkm/subdev/gpio/ga102.c | 118 + drivers/gpu/drm/nouveau/nvkm/subdev/i2c/Kbuild | 1 + drivers/gpu/drm/nouveau/nvkm/subdev/i2c/aux.h | 7 + drivers/gpu/drm/nouveau/nvkm/subdev/i2c/auxg94.c | 10 +- drivers/gpu/drm/nouveau/nvkm/subdev/i2c/auxgm200.c | 17 +- .../nouveau/nvkm/subdev/i2c/{gm200.c => gk110.c} | 21 +- drivers/gpu/drm/nouveau/nvkm/subdev/i2c/gm200.c | 7 + drivers/gpu/drm/nouveau/nvkm/subdev/i2c/pad.h | 2 +- drivers/gpu/drm/nouveau/nvkm/subdev/i2c/priv.h | 4 + drivers/gpu/drm/nouveau/nvkm/subdev/ibus/gf100.c | 10 +- drivers/gpu/drm/nouveau/nvkm/subdev/ibus/gk104.c | 10 +- drivers/gpu/drm/nouveau/nvkm/subdev/mc/Kbuild | 1 + drivers/gpu/drm/nouveau/nvkm/subdev/mc/ga100.c | 74 + drivers/gpu/drm/nouveau/nvkm/subdev/mmu/base.c | 6 +- drivers/gpu/drm/tegra/dc.c | 2 +- drivers/gpu/drm/tegra/drm.c | 2 + drivers/gpu/drm/tegra/dsi.c | 2 +- drivers/gpu/drm/tegra/falcon.c | 9 +- drivers/gpu/drm/tegra/gr2d.c | 9 +- drivers/gpu/drm/tegra/hdmi.c | 2 +- drivers/gpu/drm/tegra/hub.c | 2 +- drivers/gpu/drm/tegra/sor.c | 2 +- drivers/gpu/drm/tegra/vic.c | 35 +- drivers/gpu/drm/vc4/vc4_bo.c | 14 - drivers/gpu/drm/vc4/vc4_drv.c | 7 +- drivers/gpu/drm/vc4/vc4_drv.h | 3 - drivers/gpu/drm/vkms/vkms_drv.c | 6 +- drivers/i2c/busses/Kconfig | 7 - drivers/i2c/busses/Makefile | 1 - drivers/i2c/busses/i2c-efm32.c | 469 --- drivers/i2c/busses/i2c-octeon-core.c | 2 +- drivers/i2c/busses/i2c-tegra-bpmp.c | 2 +- drivers/i2c/busses/i2c-tegra.c | 22 +- drivers/i2c/i2c-stub.c | 1 - drivers/i2c/muxes/i2c-mux-gpio.c | 112 +- drivers/iio/adc/ti_am335x_adc.c | 6 +- drivers/iio/common/st_sensors/st_sensors_trigger.c | 31 +- drivers/iio/dac/ad5504.c | 4 +- drivers/iio/proximity/sx9310.c | 5 +- drivers/iio/temperature/mlx90632.c | 6 + drivers/infiniband/sw/rxe/rxe_mcast.c | 64 +- drivers/infiniband/sw/rxe/rxe_pool.c | 226 +- drivers/infiniband/sw/rxe/rxe_pool.h | 94 +- drivers/infiniband/sw/rxe/rxe_qp.c | 11 + drivers/infiniband/sw/rxe/rxe_verbs.c | 16 +- drivers/leds/trigger/Kconfig | 9 + drivers/leds/trigger/Makefile | 1 + drivers/leds/trigger/ledtrig-tty.c | 183 + drivers/mmc/core/mmc.c | 2 +- drivers/mmc/core/queue.c | 4 +- drivers/mmc/host/sdhci-pci-gli.c | 10 + drivers/net/bonding/bond_main.c | 2 + drivers/net/can/Makefile | 7 +- drivers/net/can/at91_can.c | 4 +- drivers/net/can/c_can/c_can.c | 4 +- drivers/net/can/cc770/cc770.c | 4 +- drivers/net/can/dev.c | 1338 ------- drivers/net/can/dev/Makefile | 11 + drivers/net/can/dev/bittiming.c | 261 ++ drivers/net/can/dev/dev.c | 467 +++ drivers/net/can/dev/length.c | 90 + drivers/net/can/dev/netlink.c | 379 ++ drivers/net/can/{ => dev}/rx-offload.c | 5 +- drivers/net/can/dev/skb.c | 231 ++ drivers/net/can/flexcan.c | 7 +- drivers/net/can/grcan.c | 4 +- drivers/net/can/ifi_canfd/ifi_canfd.c | 4 +- drivers/net/can/kvaser_pciefd.c | 6 +- drivers/net/can/m_can/m_can.c | 8 +- drivers/net/can/m_can/tcan4x5x.h | 2 +- drivers/net/can/mscan/mscan.c | 4 +- drivers/net/can/pch_can.c | 4 +- drivers/net/can/peak_canfd/peak_canfd.c | 4 +- drivers/net/can/rcar/rcar_can.c | 4 +- drivers/net/can/rcar/rcar_canfd.c | 4 +- drivers/net/can/sja1000/sja1000.c | 4 +- drivers/net/can/softing/softing_main.c | 4 +- drivers/net/can/spi/hi311x.c | 4 +- drivers/net/can/spi/mcp251x.c | 4 +- drivers/net/can/spi/mcp251xfd/mcp251xfd-core.c | 4 +- drivers/net/can/sun4i_can.c | 4 +- drivers/net/can/ti_hecc.c | 4 +- drivers/net/can/usb/ems_usb.c | 4 +- drivers/net/can/usb/esd_usb2.c | 4 +- drivers/net/can/usb/gs_usb.c | 4 +- drivers/net/can/usb/kvaser_usb/kvaser_usb_core.c | 2 +- drivers/net/can/usb/kvaser_usb/kvaser_usb_hydra.c | 2 +- drivers/net/can/usb/kvaser_usb/kvaser_usb_leaf.c | 2 +- drivers/net/can/usb/mcba_usb.c | 4 +- drivers/net/can/usb/peak_usb/pcan_usb_core.c | 4 +- drivers/net/can/usb/ucan.c | 4 +- drivers/net/can/usb/usb_8dev.c | 4 +- drivers/net/can/xilinx_can.c | 6 +- drivers/net/dsa/Kconfig | 2 + drivers/net/dsa/Makefile | 1 + drivers/net/dsa/b53/b53_common.c | 3 +- drivers/net/dsa/dsa_loop.c | 1 - drivers/net/dsa/hirschmann/hellcreek.c | 5 - drivers/net/dsa/lantiq_gswip.c | 3 + drivers/net/dsa/microchip/ksz8795.c | 2 + drivers/net/dsa/microchip/ksz9477.c | 2 + drivers/net/dsa/mt7530.c | 2 - drivers/net/dsa/mv88e6xxx/chip.c | 301 +- drivers/net/dsa/mv88e6xxx/chip.h | 5 + drivers/net/dsa/mv88e6xxx/global2.c | 8 +- drivers/net/dsa/mv88e6xxx/global2.h | 17 + drivers/net/dsa/mv88e6xxx/port.c | 21 + drivers/net/dsa/mv88e6xxx/port.h | 5 + drivers/net/dsa/ocelot/felix.c | 206 +- drivers/net/dsa/ocelot/felix.h | 2 - drivers/net/dsa/ocelot/felix_vsc9959.c | 23 +- drivers/net/dsa/ocelot/seville_vsc9953.c | 20 +- drivers/net/dsa/qca/ar9331.c | 2 + drivers/net/dsa/qca8k.c | 1 - drivers/net/dsa/rtl8366rb.c | 2 + drivers/net/dsa/sja1105/sja1105_main.c | 2 - drivers/net/dsa/xrs700x/Kconfig | 26 + drivers/net/dsa/xrs700x/Makefile | 4 + drivers/net/dsa/xrs700x/xrs700x.c | 622 ++++ drivers/net/dsa/xrs700x/xrs700x.h | 42 + drivers/net/dsa/xrs700x/xrs700x_i2c.c | 150 + drivers/net/dsa/xrs700x/xrs700x_mdio.c | 163 + drivers/net/dsa/xrs700x/xrs700x_reg.h | 203 ++ drivers/net/ethernet/chelsio/cxgb4/sge.c | 38 +- .../chelsio/inline_crypto/ch_ipsec/chcr_ipsec.c | 3 - drivers/net/ethernet/freescale/gianfar.c | 1 - drivers/net/ethernet/ibm/ibmvnic.c | 27 +- .../net/ethernet/marvell/octeontx2/af/rvu_cgx.c | 6 + .../ethernet/marvell/prestera/prestera_switchdev.c | 3 +- drivers/net/ethernet/mellanox/mlxsw/pci.c | 56 +- drivers/net/ethernet/micrel/ks8851_common.c | 2 - drivers/net/ethernet/micrel/ks8851_par.c | 2 - drivers/net/ethernet/micrel/ks8851_spi.c | 2 - drivers/net/ethernet/mscc/Makefile | 3 +- drivers/net/ethernet/mscc/ocelot.c | 18 +- drivers/net/ethernet/mscc/ocelot.h | 10 +- drivers/net/ethernet/mscc/ocelot_devlink.c | 885 +++++ drivers/net/ethernet/mscc/ocelot_net.c | 208 +- drivers/net/ethernet/mscc/ocelot_vsc7514.c | 143 +- drivers/net/ethernet/netronome/nfp/bpf/jit.c | 14 +- drivers/net/ethernet/netronome/nfp/bpf/main.h | 4 +- drivers/net/ethernet/netronome/nfp/bpf/verifier.c | 15 +- .../net/ethernet/qlogic/netxen/netxen_nic_ctx.c | 83 +- .../net/ethernet/qlogic/netxen/netxen_nic_init.c | 49 +- .../net/ethernet/qlogic/netxen/netxen_nic_main.c | 22 +- drivers/net/ethernet/smsc/smc91x.c | 2 +- drivers/net/ethernet/ti/am65-cpsw-qos.c | 2 +- drivers/net/ethernet/ti/am65-cpts.c | 2 +- drivers/net/ethernet/toshiba/ps3_gelic_net.c | 8 +- drivers/net/ethernet/toshiba/spider_net.c | 18 +- drivers/net/gtp.c | 527 ++- drivers/net/ipa/gsi.c | 140 +- drivers/net/ipa/ipa_endpoint.c | 4 +- drivers/net/phy/at803x.c | 73 +- drivers/net/phy/sfp-bus.c | 9 + drivers/net/tap.c | 6 +- drivers/net/xen-netback/xenbus.c | 4 +- drivers/net/xen-netfront.c | 6 +- drivers/nvme/host/core.c | 11 +- drivers/nvme/host/tcp.c | 4 +- drivers/nvme/target/rdma.c | 16 +- drivers/of/base.c | 4 +- drivers/of/fdt.c | 12 +- drivers/oprofile/buffer_sync.c | 591 ---- drivers/oprofile/buffer_sync.h | 22 - drivers/oprofile/cpu_buffer.c | 465 --- drivers/oprofile/cpu_buffer.h | 121 - drivers/oprofile/event_buffer.c | 209 -- drivers/oprofile/event_buffer.h | 40 - drivers/oprofile/nmi_timer_int.c | 157 - drivers/oprofile/oprof.c | 286 -- drivers/oprofile/oprof.h | 50 - drivers/oprofile/oprofile_files.c | 201 -- drivers/oprofile/oprofile_perf.c | 328 -- drivers/oprofile/oprofile_stats.c | 84 - drivers/oprofile/oprofile_stats.h | 33 - drivers/oprofile/oprofilefs.c | 300 -- drivers/oprofile/timer_int.c | 122 - drivers/pci/controller/dwc/pcie-designware.c | 48 +- drivers/pci/controller/dwc/pcie-designware.h | 1 + drivers/pci/controller/pcie-rcar-host.c | 2 +- drivers/phy/qualcomm/phy-qcom-qmp.c | 83 + drivers/power/reset/at91-sama5d2_shdwc.c | 74 +- drivers/power/supply/Kconfig | 1 + drivers/power/supply/ab8500_fg.c | 2 +- drivers/power/supply/bq24190_charger.c | 2 +- drivers/power/supply/bq27xxx_battery.c | 39 +- drivers/power/supply/charger-manager.c | 4 +- drivers/power/supply/cpcap-battery.c | 28 +- drivers/power/supply/cpcap-charger.c | 3 +- drivers/power/supply/ds2780_battery.c | 8 +- drivers/regulator/Kconfig | 4 + drivers/regulator/pf8x00-regulator.c | 203 +- drivers/regulator/qcom-labibb-regulator.c | 28 + drivers/scsi/ibmvscsi/ibmvfc.c | 921 ++++- drivers/scsi/ibmvscsi/ibmvfc.h | 39 + drivers/scsi/lpfc/lpfc_scsi.c | 1 + drivers/scsi/scsi_error.c | 23 +- drivers/scsi/scsi_lib.c | 1 + drivers/scsi/scsi_transport_fc.c | 118 +- drivers/scsi/ufs/ufs-sysfs.c | 106 +- drivers/scsi/ufs/ufshcd.c | 57 +- drivers/scsi/ufs/ufshcd.h | 10 +- drivers/soc/qcom/socinfo.c | 103 +- drivers/soc/samsung/pm_domains.c | 97 +- drivers/spi/Kconfig | 7 - drivers/spi/Makefile | 1 - drivers/spi/spi-cadence.c | 6 +- drivers/spi/spi-efm32.c | 462 --- drivers/target/target_core_user.c | 11 +- drivers/thermal/cpufreq_cooling.c | 69 +- drivers/thunderbolt/domain.c | 32 +- drivers/thunderbolt/switch.c | 34 +- drivers/thunderbolt/tb.c | 20 + drivers/thunderbolt/tb.h | 3 + drivers/tty/hvc/hvcs.c | 3 - drivers/tty/serial/Kconfig | 13 - drivers/tty/serial/Makefile | 1 - drivers/tty/serial/efm32-uart.c | 852 ----- drivers/tty/vcc.c | 10 +- drivers/usb/dwc3/core.h | 1 + drivers/usb/dwc3/dwc3-pci.c | 69 +- drivers/usb/dwc3/dwc3-qcom.c | 59 +- drivers/usb/dwc3/gadget.c | 3 +- drivers/usb/gadget/function/u_ether.c | 33 +- drivers/usb/gadget/function/u_ether.h | 12 + drivers/usb/gadget/function/u_ether_configfs.h | 15 +- drivers/usb/gadget/udc/core.c | 13 +- drivers/usb/gadget/udc/udc-xilinx.c | 2 +- drivers/usb/host/xhci-ring.c | 2 + drivers/usb/host/xhci-tegra.c | 7 + fs/Makefile | 1 - fs/anon_inodes.c | 21 +- fs/binfmt_elf.c | 1 - fs/cifs/cifs_debug.c | 4 +- fs/cifs/connect.c | 4 +- fs/coredump.c | 56 +- fs/dcache.c | 25 + fs/dcookies.c | 356 -- fs/ext4/fast_commit.c | 35 +- fs/ext4/namei.c | 17 +- fs/f2fs/Kconfig | 10 - fs/f2fs/Makefile | 1 - fs/f2fs/checkpoint.c | 3 - fs/f2fs/data.c | 29 - fs/f2fs/f2fs.h | 1 - fs/f2fs/file.c | 2 - fs/f2fs/node.c | 2 - fs/f2fs/segment.c | 3 - fs/f2fs/super.c | 8 - fs/f2fs/trace.c | 165 - fs/f2fs/trace.h | 43 - fs/io_uring.c | 46 +- fs/orangefs/file.c | 5 +- fs/proc/task_mmu.c | 53 +- include/asm-generic/vmlinux.lds.h | 2 +- include/linux/binfmts.h | 1 + include/linux/buildid.h | 12 + include/linux/can/bittiming.h | 44 + include/linux/can/dev.h | 135 +- include/linux/can/length.h | 174 + include/linux/can/rx-offload.h | 3 +- include/linux/can/skb.h | 80 + include/linux/coredump.h | 11 +- include/linux/dcache.h | 2 + include/linux/dcookies.h | 69 - include/linux/filter.h | 25 +- include/linux/local_lock_internal.h | 5 +- include/linux/lockdep.h | 15 +- include/linux/lockdep_types.h | 18 +- include/linux/oprofile.h | 209 -- include/linux/phy.h | 4 + include/linux/platform_data/efm32-spi.h | 15 - include/linux/platform_data/efm32-uart.h | 19 - include/linux/property.h | 3 + include/linux/sched.h | 5 + include/net/cfg80211.h | 2 +- include/net/dsa.h | 96 + include/scsi/scsi.h | 1 + include/scsi/scsi_host.h | 6 + include/scsi/scsi_transport_fc.h | 4 +- include/soc/mscc/ocelot.h | 55 +- include/soc/mscc/ocelot_qsys.h | 7 +- include/uapi/linux/bpf.h | 10 +- include/uapi/linux/gtp.h | 12 + include/uapi/linux/if_link.h | 1 + include/uapi/linux/if_tunnel.h | 1 + include/uapi/linux/perf_event.h | 42 +- include/uapi/linux/serial_core.h | 3 - init/Kconfig | 2 +- kernel/audit.c | 2 +- kernel/bpf/core.c | 67 +- kernel/bpf/disasm.c | 43 +- kernel/bpf/stackmap.c | 143 +- kernel/bpf/verifier.c | 75 +- kernel/cgroup/cgroup-v1.c | 3 + kernel/cgroup/cgroup.c | 55 +- kernel/cgroup/cpuset.c | 6 +- kernel/events/core.c | 32 +- kernel/irq/manage.c | 1 + kernel/locking/lockdep.c | 183 +- kernel/printk/printk.c | 4 +- kernel/printk/printk_ringbuffer.c | 2 +- kernel/sched/core.c | 121 +- kernel/sched/cpufreq_schedutil.c | 108 +- kernel/sched/deadline.c | 2 +- kernel/sched/debug.c | 2 +- kernel/sched/fair.c | 119 +- kernel/sched/rt.c | 2 +- kernel/sched/sched.h | 22 +- kernel/sys.c | 1 - lib/Makefile | 3 +- lib/buildid.c | 149 + lib/iov_iter.c | 2 +- lib/locking-selftest.c | 334 +- lib/test_bpf.c | 14 +- localversion-next | 2 +- mm/vmscan.c | 2 + net/8021q/vlan_dev.c | 9 + net/core/flow_dissector.c | 16 + net/core/gen_estimator.c | 11 +- net/core/neighbour.c | 1 - net/core/skbuff.c | 17 +- net/dsa/Kconfig | 6 + net/dsa/Makefile | 1 + net/dsa/dsa.c | 12 +- net/dsa/dsa2.c | 254 +- net/dsa/dsa_priv.h | 36 + net/dsa/port.c | 79 + net/dsa/slave.c | 80 +- net/dsa/switch.c | 50 + net/dsa/tag_dsa.c | 17 +- net/dsa/tag_xrs700x.c | 61 + net/ipv4/tcp_cubic.c | 11 +- net/mac80211/debugfs.c | 44 +- net/mac80211/rx.c | 2 + net/mac80211/tx.c | 31 +- net/nfc/netlink.c | 4 +- net/openvswitch/actions.c | 12 +- net/openvswitch/flow_netlink.c | 14 +- net/sched/cls_flower.c | 22 +- net/sched/cls_tcindex.c | 8 +- net/sched/sch_api.c | 3 +- net/sctp/offload.c | 2 +- samples/bpf/bpf_insn.h | 4 +- samples/bpf/cookie_uid_helper_example.c | 8 +- samples/bpf/sock_example.c | 2 +- samples/bpf/test_cgrp2_attach.c | 5 +- security/lsm_audit.c | 12 +- sound/core/seq/oss/seq_oss_synth.c | 3 +- sound/firewire/dice/Makefile | 3 +- sound/firewire/dice/dice-harman.c | 26 + sound/firewire/dice/dice.c | 12 + sound/firewire/dice/dice.h | 1 + sound/pci/ad1889.c | 3 +- sound/pci/ali5451/ali5451.c | 3 +- sound/pci/als300.c | 3 +- sound/pci/als4000.c | 3 +- sound/pci/au88x0/au88x0.c | 3 +- sound/pci/aw2/aw2-alsa.c | 3 +- sound/pci/azt3328.c | 3 +- sound/pci/ca0106/ca0106_main.c | 3 +- sound/pci/cs5535audio/cs5535audio.c | 3 +- sound/pci/ctxfi/cthw20k1.c | 8 +- sound/pci/ctxfi/cthw20k2.c | 8 +- sound/pci/es1938.c | 3 +- sound/pci/es1968.c | 3 +- sound/pci/hda/hda_intel.c | 11 +- sound/pci/ice1712/ice1712.c | 3 +- sound/pci/maestro3.c | 3 +- sound/pci/sonicvibes.c | 3 +- sound/pci/trident/trident_main.c | 3 +- sound/soc/codecs/max98373-sdw.c | 4 +- sound/soc/codecs/rt1308-sdw.c | 2 +- sound/soc/codecs/rt5682.h | 2 +- sound/soc/codecs/rt700-sdw.c | 2 +- sound/soc/codecs/rt711-sdw.c | 2 +- sound/soc/codecs/rt715-sdw.c | 2 +- sound/soc/qcom/lpass-cpu.c | 17 +- sound/usb/card.c | 11 +- sound/usb/mixer.c | 12 +- sound/x86/intel_hdmi_audio.c | 3 +- tools/bootconfig/scripts/bconf2ftrace.sh | 1 + tools/bootconfig/scripts/ftrace2bconf.sh | 4 + tools/gpio/gpio-event-mon.c | 4 +- tools/gpio/gpio-watch.c | 5 +- tools/include/linux/build_bug.h | 5 - tools/include/linux/filter.h | 24 +- tools/include/uapi/linux/bpf.h | 10 +- tools/include/uapi/linux/if_link.h | 1 + tools/include/uapi/linux/kvm.h | 2 + tools/lib/perf/tests/test-cpumap.c | 2 +- tools/lib/perf/tests/test-evlist.c | 7 +- tools/lib/perf/tests/test-evsel.c | 2 +- tools/lib/perf/tests/test-threadmap.c | 2 +- tools/objtool/elf.c | 7 + tools/perf/examples/bpf/5sec.c | 2 +- tools/perf/tests/shell/stat+shadow_stat.sh | 30 +- tools/perf/util/header.c | 8 + tools/perf/util/machine.c | 4 +- tools/perf/util/session.c | 2 +- tools/perf/util/stat-shadow.c | 366 +- tools/testing/kunit/kunit.py | 34 +- tools/testing/kunit/kunit_config.py | 7 +- tools/testing/kunit/kunit_json.py | 2 +- tools/testing/kunit/kunit_kernel.py | 54 +- tools/testing/kunit/kunit_parser.py | 81 +- tools/testing/selftests/bpf/.gitignore | 1 - tools/testing/selftests/bpf/Makefile | 5 +- tools/testing/selftests/bpf/prog_tests/atomics.c | 246 ++ .../selftests/bpf/prog_tests/cgroup_attach_multi.c | 4 +- .../selftests/bpf/prog_tests/ns_current_pid_tgid.c | 118 +- tools/testing/selftests/bpf/progs/atomics.c | 154 + .../selftests/bpf/progs/test_ns_current_pid_tgid.c | 28 +- tools/testing/selftests/bpf/test_cgroup_storage.c | 2 +- .../selftests/bpf/test_current_pid_tgid_new_ns.c | 160 - tools/testing/selftests/bpf/verifier/atomic_and.c | 77 + .../selftests/bpf/verifier/atomic_cmpxchg.c | 96 + .../selftests/bpf/verifier/atomic_fetch_add.c | 106 + tools/testing/selftests/bpf/verifier/atomic_or.c | 77 + tools/testing/selftests/bpf/verifier/atomic_xchg.c | 46 + tools/testing/selftests/bpf/verifier/atomic_xor.c | 77 + tools/testing/selftests/bpf/verifier/ctx.c | 7 +- .../selftests/bpf/verifier/direct_packet_access.c | 4 +- tools/testing/selftests/bpf/verifier/leak_ptr.c | 10 +- tools/testing/selftests/bpf/verifier/meta_access.c | 4 +- tools/testing/selftests/bpf/verifier/unpriv.c | 3 +- .../selftests/bpf/verifier/value_illegal_alu.c | 2 +- tools/testing/selftests/bpf/verifier/xadd.c | 18 +- tools/testing/selftests/net/fcnal-test.sh | 402 +-- tools/testing/selftests/net/nettest.c | 585 ++- usr/include/Makefile | 2 - 812 files changed, 19250 insertions(+), 26158 deletions(-) create mode 100644 Documentation/ABI/testing/sysfs-class-led-trigger-tty create mode 100644 Documentation/devicetree/bindings/net/dsa/arrow,xrs700x.yaml create mode 100644 Documentation/devicetree/bindings/power/supply/ltc4162-l.yaml delete mode 100644 Documentation/devicetree/bindings/usb/mediatek,mtk-xhci.txt create mode 100644 Documentation/devicetree/bindings/usb/mediatek,mtk-xhci.yaml delete mode 100644 Documentation/devicetree/bindings/usb/mediatek,mtu3.txt create mode 100644 Documentation/devicetree/bindings/usb/mediatek,mtu3.yaml delete mode 100644 Documentation/devicetree/bindings/usb/mediatek,musb.txt create mode 100644 Documentation/devicetree/bindings/usb/mediatek,musb.yaml delete mode 100644 Documentation/devicetree/bindings/usb/usb-device.txt create mode 100644 Documentation/devicetree/bindings/usb/usb-device.yaml create mode 100644 Documentation/scheduler/schedutil.txt delete mode 100644 arch/alpha/oprofile/Makefile delete mode 100644 arch/alpha/oprofile/common.c delete mode 100644 arch/alpha/oprofile/op_impl.h delete mode 100644 arch/alpha/oprofile/op_model_ev4.c delete mode 100644 arch/alpha/oprofile/op_model_ev5.c delete mode 100644 arch/alpha/oprofile/op_model_ev6.c delete mode 100644 arch/alpha/oprofile/op_model_ev67.c delete mode 100644 arch/arc/oprofile/Makefile delete mode 100644 arch/arc/oprofile/common.c delete mode 100644 arch/arm/boot/dts/efm32gg-dk3750.dts delete mode 100644 arch/arm/boot/dts/efm32gg.dtsi delete mode 100644 arch/arm/boot/dts/picoxcell-pc3x2.dtsi delete mode 100644 arch/arm/boot/dts/picoxcell-pc3x3.dtsi delete mode 100644 arch/arm/boot/dts/picoxcell-pc7302-pc3x2.dts delete mode 100644 arch/arm/boot/dts/picoxcell-pc7302-pc3x3.dts create mode 100644 arch/arm/boot/dts/ste-db9500.dtsi delete mode 100644 arch/arm/configs/efm32_defconfig delete mode 100644 arch/arm/include/debug/efm32.S delete mode 100644 arch/arm/mach-efm32/Makefile delete mode 100644 arch/arm/mach-efm32/Makefile.boot delete mode 100644 arch/arm/mach-efm32/dtmachine.c delete mode 100644 arch/arm/mach-picoxcell/Kconfig delete mode 100644 arch/arm/mach-picoxcell/Makefile delete mode 100644 arch/arm/mach-picoxcell/common.c delete mode 100644 arch/arm/oprofile/Makefile delete mode 100644 arch/arm/oprofile/common.c create mode 100644 arch/arm64/boot/dts/qcom/sdm845-oneplus-common.dtsi create mode 100644 arch/arm64/boot/dts/qcom/sdm845-oneplus-enchilada.dts create mode 100644 arch/arm64/boot/dts/qcom/sdm845-oneplus-fajita.dts create mode 100644 arch/arm64/boot/dts/qcom/sdm850.dtsi create mode 100644 arch/csky/include/asm/clocksource.h create mode 100644 arch/csky/include/asm/vdso/clocksource.h create mode 100644 arch/csky/include/asm/vdso/gettimeofday.h create mode 100644 arch/csky/include/asm/vdso/processor.h create mode 100644 arch/csky/include/asm/vdso/vsyscall.h create mode 100644 arch/csky/kernel/vdso/vgettimeofday.c delete mode 100644 arch/ia64/include/asm/perfmon.h delete mode 100644 arch/ia64/include/uapi/asm/perfmon.h delete mode 100644 arch/ia64/include/uapi/asm/perfmon_default_smpl.h delete mode 100644 arch/ia64/kernel/perfmon_default_smpl.c delete mode 100644 arch/ia64/kernel/perfmon_generic.h delete mode 100644 arch/ia64/kernel/perfmon_mckinley.h delete mode 100644 arch/ia64/kernel/perfmon_montecito.h delete mode 100644 arch/ia64/oprofile/Makefile delete mode 100644 arch/ia64/oprofile/backtrace.c delete mode 100644 arch/ia64/oprofile/init.c delete mode 100644 arch/microblaze/oprofile/Makefile delete mode 100644 arch/microblaze/oprofile/microblaze_oprofile.c delete mode 100644 arch/mips/oprofile/Makefile delete mode 100644 arch/mips/oprofile/backtrace.c delete mode 100644 arch/mips/oprofile/common.c delete mode 100644 arch/mips/oprofile/op_impl.h delete mode 100644 arch/mips/oprofile/op_model_loongson2.c delete mode 100644 arch/mips/oprofile/op_model_loongson3.c delete mode 100644 arch/mips/oprofile/op_model_mipsxx.c delete mode 100644 arch/parisc/oprofile/Makefile delete mode 100644 arch/parisc/oprofile/init.c delete mode 100644 arch/powerpc/include/asm/oprofile_impl.h delete mode 100644 arch/powerpc/oprofile/Makefile delete mode 100644 arch/powerpc/oprofile/backtrace.c delete mode 100644 arch/powerpc/oprofile/cell/pr_util.h delete mode 100644 arch/powerpc/oprofile/cell/spu_profiler.c delete mode 100644 arch/powerpc/oprofile/cell/spu_task_sync.c delete mode 100644 arch/powerpc/oprofile/cell/vma_map.c delete mode 100644 arch/powerpc/oprofile/common.c delete mode 100644 arch/powerpc/oprofile/op_model_7450.c delete mode 100644 arch/powerpc/oprofile/op_model_cell.c delete mode 100644 arch/powerpc/oprofile/op_model_fsl_emb.c delete mode 100644 arch/powerpc/oprofile/op_model_pa6t.c delete mode 100644 arch/powerpc/oprofile/op_model_power4.c delete mode 100644 arch/powerpc/platforms/cell/spu_notify.c delete mode 100644 arch/s390/oprofile/Makefile delete mode 100644 arch/s390/oprofile/init.c delete mode 100644 arch/sh/oprofile/Makefile delete mode 100644 arch/sh/oprofile/backtrace.c delete mode 100644 arch/sh/oprofile/common.c delete mode 100644 arch/sparc/oprofile/Makefile delete mode 100644 arch/sparc/oprofile/init.c delete mode 100644 arch/x86/oprofile/Makefile delete mode 100644 arch/x86/oprofile/backtrace.c delete mode 100644 arch/x86/oprofile/init.c delete mode 100644 arch/x86/oprofile/nmi_int.c delete mode 100644 arch/x86/oprofile/op_counter.h delete mode 100644 arch/x86/oprofile/op_model_amd.c delete mode 100644 arch/x86/oprofile/op_model_p4.c delete mode 100644 arch/x86/oprofile/op_model_ppro.c delete mode 100644 arch/x86/oprofile/op_x86_model.h delete mode 100644 arch/xtensa/oprofile/Makefile delete mode 100644 arch/xtensa/oprofile/backtrace.c delete mode 100644 arch/xtensa/oprofile/init.c delete mode 100644 drivers/gpu/drm/hisilicon/hibmc/hibmc_ttm.c create mode 100644 drivers/gpu/drm/nouveau/dispnv50/wndwc67e.c copy drivers/gpu/drm/nouveau/nvkm/{subdev/i2c/gm200.c => engine/disp/ga102.c} (62%) copy drivers/gpu/drm/nouveau/{dispnv50/curs.c => nvkm/engine/disp/rootga102.c} (56%) copy drivers/gpu/drm/nouveau/nvkm/engine/disp/{sortu102.c => sorga102.c} (78%) copy drivers/gpu/drm/nouveau/nvkm/subdev/devinit/{tu102.c => ga100.c} (70%) copy drivers/gpu/drm/nouveau/nvkm/subdev/{i2c/gm200.c => fb/ga100.c} (71%) copy drivers/gpu/drm/nouveau/nvkm/subdev/{i2c/gm200.c => fb/ga102.c} (71%) copy drivers/gpu/drm/nouveau/nvkm/subdev/{i2c/gm200.c => fb/ramga102.c} (70%) create mode 100644 drivers/gpu/drm/nouveau/nvkm/subdev/gpio/ga102.c copy drivers/gpu/drm/nouveau/nvkm/subdev/i2c/{gm200.c => gk110.c} (75%) create mode 100644 drivers/gpu/drm/nouveau/nvkm/subdev/mc/ga100.c delete mode 100644 drivers/i2c/busses/i2c-efm32.c create mode 100644 drivers/leds/trigger/ledtrig-tty.c delete mode 100644 drivers/net/can/dev.c create mode 100644 drivers/net/can/dev/Makefile create mode 100644 drivers/net/can/dev/bittiming.c create mode 100644 drivers/net/can/dev/dev.c create mode 100644 drivers/net/can/dev/length.c create mode 100644 drivers/net/can/dev/netlink.c rename drivers/net/can/{ => dev}/rx-offload.c (98%) create mode 100644 drivers/net/can/dev/skb.c create mode 100644 drivers/net/dsa/xrs700x/Kconfig create mode 100644 drivers/net/dsa/xrs700x/Makefile create mode 100644 drivers/net/dsa/xrs700x/xrs700x.c create mode 100644 drivers/net/dsa/xrs700x/xrs700x.h create mode 100644 drivers/net/dsa/xrs700x/xrs700x_i2c.c create mode 100644 drivers/net/dsa/xrs700x/xrs700x_mdio.c create mode 100644 drivers/net/dsa/xrs700x/xrs700x_reg.h create mode 100644 drivers/net/ethernet/mscc/ocelot_devlink.c delete mode 100644 drivers/oprofile/buffer_sync.c delete mode 100644 drivers/oprofile/buffer_sync.h delete mode 100644 drivers/oprofile/cpu_buffer.c delete mode 100644 drivers/oprofile/cpu_buffer.h delete mode 100644 drivers/oprofile/event_buffer.c delete mode 100644 drivers/oprofile/event_buffer.h delete mode 100644 drivers/oprofile/nmi_timer_int.c delete mode 100644 drivers/oprofile/oprof.c delete mode 100644 drivers/oprofile/oprof.h delete mode 100644 drivers/oprofile/oprofile_files.c delete mode 100644 drivers/oprofile/oprofile_perf.c delete mode 100644 drivers/oprofile/oprofile_stats.c delete mode 100644 drivers/oprofile/oprofile_stats.h delete mode 100644 drivers/oprofile/oprofilefs.c delete mode 100644 drivers/oprofile/timer_int.c delete mode 100644 drivers/spi/spi-efm32.c delete mode 100644 drivers/tty/serial/efm32-uart.c delete mode 100644 fs/dcookies.c delete mode 100644 fs/f2fs/trace.c delete mode 100644 fs/f2fs/trace.h create mode 100644 include/linux/buildid.h create mode 100644 include/linux/can/bittiming.h create mode 100644 include/linux/can/length.h delete mode 100644 include/linux/dcookies.h delete mode 100644 include/linux/oprofile.h delete mode 100644 include/linux/platform_data/efm32-spi.h delete mode 100644 include/linux/platform_data/efm32-uart.h create mode 100644 lib/buildid.c create mode 100644 net/dsa/tag_xrs700x.c create mode 100644 sound/firewire/dice/dice-harman.c create mode 100644 tools/testing/selftests/bpf/prog_tests/atomics.c create mode 100644 tools/testing/selftests/bpf/progs/atomics.c delete mode 100644 tools/testing/selftests/bpf/test_current_pid_tgid_new_ns.c create mode 100644 tools/testing/selftests/bpf/verifier/atomic_and.c create mode 100644 tools/testing/selftests/bpf/verifier/atomic_cmpxchg.c create mode 100644 tools/testing/selftests/bpf/verifier/atomic_fetch_add.c create mode 100644 tools/testing/selftests/bpf/verifier/atomic_or.c create mode 100644 tools/testing/selftests/bpf/verifier/atomic_xchg.c create mode 100644 tools/testing/selftests/bpf/verifier/atomic_xor.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 10 months

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_kernel/gnu-release-arm-next-defconfig updated (5d201f32885 -> 4fdb9c83408)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-arm-next-defconfig in repository toolchain/ci/gcc. from 5d201f32885 Daily bump. adds 8f2ed3fe616 Daily bump. adds 05318fb8a89 testsuite: i386: Require ifunc support in gcc.target/i386/p [...] adds a7c7dd708aa Daily bump. adds 4fdb9c83408 Daily bump. No new revisions were added by this update. Summary of changes: gcc/DATESTAMP | 2 +- gcc/testsuite/ChangeLog | 4 ++++ gcc/testsuite/gcc.target/i386/pr98100.c | 1 + 3 files changed, 6 insertions(+), 1 deletion(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 10 months

Jump to page:

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

Tcwg-commits January 2021