Tcwg-commits January 2021

tcwg-commits@lists.linaro.org

5 participants
9360 discussions

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_bmk_tk1/gnu-master-arm-spec2k6-O3 updated (f1124453 -> f4e03eeb)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk_tk1/gnu-master-arm-spec2k6-O3 in repository toolchain/ci/base-artifacts. from f1124453 10: reset: : 1 new f4e03eeb 11: update: binutils-glibc: 1 The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 182 +- 02-prepare_abe/console.log | 400 +- 03-build_abe-binutils/console.log | 11527 +-- 04-build_abe-stage1/console.log | 19794 ++--- 05-build_abe-linux/console.log | 1998 +- 06-build_abe-glibc/console.log | 38602 ++++----- 07-build_abe-stage2/console.log | 39059 +++++---- 09-benchmark--O3_marm/benchmark-start.log | 2 +- 09-benchmark--O3_marm/benchmark.log | 90 +- 09-benchmark--O3_marm/console.log | 288 +- 10-check_regression/console.log | 3770 +- 10-check_regression/extra-bisect-params | 2 +- 10-check_regression/results-0.csv | 3186 +- 10-check_regression/results-1.csv | 3243 +- 10-check_regression/results-brief.csv | 58 +- 10-check_regression/results-compare.csv | 9 +- 10-check_regression/results-full.csv | 3438 +- 10-check_regression/results.csv | 243 +- 10-check_regression/results.log | 4216 +- 10-check_regression/results.regressions | 1 - 10-check_regression/trigger-build- | 3 - 11-update_baseline/console.log | 5589 +- 11-update_baseline/extra-bisect-params | 2 +- 11-update_baseline/results-1.csv | 3243 +- 11-update_baseline/results-brief.csv | 56 +- 11-update_baseline/results-compare.csv | 11 +- 11-update_baseline/results-full.csv | 3240 +- 11-update_baseline/results.csv | 239 +- 11-update_baseline/results.log | 3074 +- 11-update_baseline/results.regressions | 2 +- console.log | 121305 ++++++++++++++------------- jenkins/manifest.sh | 22 +- reset-baseline | 0 results | 1 - results_id | 2 +- 35 files changed, 135937 insertions(+), 130960 deletions(-) delete mode 100644 10-check_regression/results.regressions delete mode 100644 10-check_regression/trigger-build- delete mode 100644 reset-baseline -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 10 months

[toolchain/ci/qemu] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-stable-allnoconfig updated (c0dd6654f2 -> e43d564fa3)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-stable-allnoconfig in repository toolchain/ci/qemu. from c0dd6654f2 Merge remote-tracking branch 'remotes/mcayland/tags/qemu-mac [...] adds 0a6a8bc8eb tcg: Use tcg_out_dupi_vec from temp_load adds 4e18617555 tcg: Increase tcg_out_dupi_vec immediate to int64_t adds ee17db83d2 tcg: Consolidate 3 bits into enum TCGTempKind adds e01fa97dea tcg: Add temp_readonly adds bdb38b95f7 tcg: Expand TCGTemp.val to 64-bits adds 6fcb98eda1 tcg: Rename struct tcg_temp_info to TempOptInfo adds 54795544e4 tcg: Expand TempOptInfo to 64-bits adds c0522136ad tcg: Introduce TYPE_CONST temporaries adds 4c868ce645 tcg/optimize: Improve find_better_copy adds 8f17a975e6 tcg/optimize: Adjust TempOptInfo allocation adds 8fe35e0444 tcg/optimize: Use tcg_constant_internal with constant folding adds 0b4286dd15 tcg: Convert tcg_gen_dupi_vec to TCG_CONST adds 0e1ea43a9d tcg: Use tcg_constant_i32 with icount expander adds 11d11d61bd tcg: Use tcg_constant_{i32,i64} with tcg int expanders adds 80c44bba42 tcg: Use tcg_constant_{i32,i64} with tcg plugins adds 88d4005b09 tcg: Use tcg_constant_{i32,i64,vec} with gvec expanders adds 1bd1af98d7 tcg/tci: Add special tci_movi_{i32,i64} opcodes adds c58f4c97b2 tcg: Remove movi and dupi opcodes adds efe86b21ea tcg: Add tcg_reg_alloc_dup2 adds 9739a052ad tcg/i386: Use tcg_constant_vec with tcg vec expanders adds be986adb35 tcg: Remove tcg_gen_dup{8,16,32,64}i_vec adds 44aa59a099 tcg/ppc: Use tcg_constant_vec with tcg vec expanders adds 10061ffe56 tcg/aarch64: Use tcg_constant_vec with tcg vec expanders adds 4cacecaaa2 decodetree: Open files with encoding='utf-8' adds 7c79721606 Merge remote-tracking branch 'remotes/rth-gitlab/tags/pull-t [...] adds 8cd0b410a2 target/mips: Add CP0 Config0 register definitions for MIPS3 ISA adds b4cbbb47b0 target/mips: Replace CP0_Config0 magic values by proper definitions adds 07ae8ccd0f target/mips/addr: Add translation helpers for KSEG1 adds 737cca57d3 target/mips/mips-defs: Remove USE_HOST_FLOAT_REGS comment adds bf5523773e target/mips/mips-defs: Reorder CPU_MIPS5 definition adds 8b0ea9b638 target/mips/mips-defs: Rename CPU_MIPSxx Release 1 as CPU_MIPSxxR1 adds b0586b38cb target/mips/mips-defs: Introduce CPU_MIPS64 and cpu_type_is_64bit() adds ce49581feb hw/mips/boston: Check 64-bit support with cpu_type_is_64bit() adds 08e2262fad target/mips/mips-defs: Use ISA_MIPS32 definition to check Release 1 adds f395cef765 target/mips/mips-defs: Use ISA_MIPS32R2 definition to check [...] adds 4d1524d2ce target/mips/mips-defs: Use ISA_MIPS32R3 definition to check [...] adds d913c3992d target/mips/mips-defs: Use ISA_MIPS32R5 definition to check [...] adds 13514fc93e target/mips/mips-defs: Use ISA_MIPS32R6 definition to check [...] adds bbd5e4a27f target/mips/mips-defs: Rename ISA_MIPS32 as ISA_MIPS_R1 adds 7a47bae586 target/mips/mips-defs: Rename ISA_MIPS32R2 as ISA_MIPS_R2 adds bae4b15aa4 target/mips/mips-defs: Rename ISA_MIPS32R3 as ISA_MIPS_R3 adds 5f89ce4fc2 target/mips/mips-defs: Rename ISA_MIPS32R5 as ISA_MIPS_R5 adds 2e211e0a12 target/mips/mips-defs: Rename ISA_MIPS32R6 as ISA_MIPS_R6 adds 9bcd41d41f target/mips: Inline cpu_state_reset() in mips_cpu_reset() adds 81ddae7c30 target/mips: Extract FPU helpers to 'fpu_helper.h' adds f9bd3d79f4 target/mips: Add !CONFIG_USER_ONLY comment after #endif adds 2be565f9c2 target/mips: Remove consecutive CONFIG_USER_ONLY ifdefs adds e9927723ba target/mips: Move common helpers from helper.c to cpu.c adds 4cb213dc90 target/mips: Rename helper.c as tlb_helper.c adds ca2690e36a target/mips: Fix code style for checkpatch.pl adds f2c5b39ecd target/mips: Move mmu_init() functions to tlb_helper.c adds 0dc351ca6b target/mips: Rename translate_init.c as cpu-defs.c adds e31309365e target/mips/translate: Extract DisasContext structure adds 46c9e2b3dd target/mips/translate: Add declarations for generic code adds 11a7511856 target/mips: Replace gen_exception_err(err=0) by gen_excepti [...] adds 3a4ef3b7ee target/mips: Replace gen_exception_end(EXCP_RI) by gen_rsvd_ [...] adds 8758d1b8aa target/mips: Declare generic FPU / Coprocessor functions in [...] adds 57eedcf7e3 target/mips: Extract FPU specific definitions to translate.h adds 8b7322add3 target/mips: Only build TCG code when CONFIG_TCG is set adds 311edee771 target/mips/translate: Extract decode_opc_legacy() from deco [...] adds d7efb69382 target/mips/translate: Expose check_mips_64() to 32-bit mode adds 25a1362875 target/mips: Introduce ase_msa_available() helper adds 72f31f60f8 target/mips: Simplify msa_reset() adds aa314198ca target/mips: Use CP0_Config3 to set MIPS_HFLAG_MSA adds 33942f9460 target/mips: Simplify MSA TCG logic adds 7e2a619a04 target/mips: Remove now unused ASE_MSA definition adds e2665f314d target/mips: Alias MSA vector registers on FPU scalar registers adds 959c5da28e target/mips: Extract msa_translate_init() from mips_tcg_init() adds 63af5b9018 target/mips: Remove CPUMIPSState* argument from gen_msa*() methods adds 810fda17c8 target/mips: Explode gen_msa_branch() as gen_msa_BxZ_V/BxZ() adds 03e4d95c91 target/mips: Move msa_reset() to msa_helper.c adds 3ef60574b6 target/mips: Extract MSA helpers from op_helper.c adds edb2384728 target/mips: Extract MSA helper definitions adds 54ccff5102 target/mips: Declare gen_msa/_branch() in 'translate.h' adds 80e64a380f target/mips: Extract MSA translation routines adds 878b87b541 target/mips: Pass TCGCond argument to MSA gen_check_zero_element() adds c7a9ef7517 target/mips: Introduce decode tree bindings for MSA ASE adds 96e5b4c758 target/mips: Use decode_ase_msa() generated from decodetree adds a685f7d075 target/mips: Extract LSA/DLSA translation generators adds 5f21f30d85 target/mips: Introduce decodetree helpers for MSA LSA/DLSA opcodes adds 3f7a927847 target/mips: Introduce decodetree helpers for Release6 LSA/D [...] adds 0e9524af2d target/mips: Remove now unreachable LSA/DLSA opcodes code adds aac357ec89 target/mips: Convert Rel6 Special2 opcode to decodetree adds ddc7ef8dfe target/mips: Convert Rel6 COP1X opcode to decodetree adds 6513ca15d8 target/mips: Convert Rel6 CACHE/PREF opcodes to decodetree adds 9a7372e354 target/mips: Convert Rel6 LWL/LWR/SWL/SWR opcodes to decodetree adds dd5697b2f9 target/mips: Convert Rel6 LWLE/LWRE/SWLE/SWRE opcodes to decodetree adds 13a839cf48 target/mips: Convert Rel6 LDL/LDR/SDL/SDR opcodes to decodetree adds 1ff668dde2 target/mips: Convert Rel6 LLD/SCD opcodes to decodetree adds 27ea1bc077 target/mips: Convert Rel6 LL/SC opcodes to decodetree adds 6648042afb target/mips: Remove CPU_R5900 definition adds fc63010e9b target/mips: Remove CPU_NANOMIPS32 definition adds eaca85763b target/mips: Remove vendor specific CPU definitions adds cd669e2051 docs/system: Remove deprecated 'fulong2e' machine alias adds 256af05f52 Merge remote-tracking branch 'remotes/philmd-gitlab/tags/mip [...] adds 89fbea8737 9pfs: Fully restart unreclaim loop (CVE-2021-20181) adds a968a38005 Merge remote-tracking branch 'remotes/gkurz-gitlab/tags/9p-n [...] adds e80be993b5 ui/gtk: don't try to redefine SI prefixes adds 0431e369b0 ui/gtk: rename variable window to widget adds 3c4b8f8310 ui/gtk: limit virtual console max update interval adds 0fdc99775c ui/gtk: expose gd_monitor_update_interval adds cab82424f6 ui/gtk: update monitor interval on egl displays adds 521534df57 vnc: fix unfinalized tlscreds for VncDisplay adds 7b5fa0b583 ui: add support for remote power control to VNC server adds 5f8679fe46 vnc: Fix a memleak in vnc_display_connect() adds b3c2de9cd5 vnc: move check into vnc_cursor_define adds 9e1632ad07 vnc: move initialization to framebuffer_update_request adds 763deea7e9 vnc: add support for extended desktop resize adds 7cb6b97300 Merge remote-tracking branch 'remotes/kraxel/tags/ui-2021011 [...] adds ef26632e3a sdlaudio: remove leftover SDL1.2 code adds ff69c481a2 audio: fix bit-rotted code adds 5a0926c23f sdlaudio: add -audiodev sdl,out.buffer-count option adds 14cefe14bb sdlaudio: don't start playback in init routine adds bcce2ea5f6 sdlaudio: always clear the sample buffer adds e02d178f78 sdlaudio: fill remaining sample buffer with silence adds ce31f099fb sdlaudio: replace legacy functions with modern ones adds a2893c8303 audio: split pcm_ops function get_buffer_in adds c2031dea89 sdlaudio: add recording functions adds 1d8549ad5e audio: break generic buffer dependency on mixing-engine adds bd37ede4eb sdlaudio: enable (in|out).mixing-engine=off adds 6fb0cd5054 audio: remove remaining unused plive code adds bea29e9f2e paaudio: avoid to clip samples multiple times adds e270c54826 paaudio: wait for PA_STREAM_READY in qpa_write() adds 7007cd3fc8 paaudio: wait until the playback stream is ready adds 521ce71425 paaudio: remove unneeded code adds cffd2fdf2c paaudio: comment bugs in functions qpa_init_* adds 00413ed9c2 paaudio: limit minreq to 75% of audio timer_rate adds d9a8b27a7e paaudio: send recorded data in smaller chunks adds 401dcf0540 dsoundaudio: replace GetForegroundWindow() adds 3c18e43179 dsoundaudio: rename dsound_open() adds 1157506161 dsoundaudio: enable f32 audio sample format adds 2d96a00587 dsoundaudio: fix log message adds 6c6886bd01 audio: Add braces for statements/fix braces' position adds 3c8de96c07 audio: Add spaces around operator/delete redundant spaces adds dcf10e4095 audio: foo* bar" should be "foo *bar". adds c60840c758 audio: Fix lines over 90 characters adds dea7d84fcf audio: Don't use '%#' in format strings adds 289db3c5a2 audio: Suspect code indent for conditional statements adds 8abf3feb4d audio: space prohibited between function name and parenthesis'(' adds 825a215c00 Merge remote-tracking branch 'remotes/kraxel/tags/audio-2021 [...] adds 5d593bdf10 pci/shpc: don't push attention button when ejecting powered- [...] adds 6da32fe5ef vhost-user-fs: add the "bootindex" property adds 6f9ec653f3 acpi: Allow DSDT acpi table changes adds 4c4465ff1c acpi: Fix unmatched expected DSDT.pxb file adds e41ee85528 acpi: Add addr offset in build_crs adds 0cf8882fd0 acpi/gpex: Inform os to keep firmware resource map adds aee519c210 acpi/gpex: Exclude pxb's resources from PCI0 adds cc9346e4a9 Kconfig: Compile PXB for ARM_VIRT adds f698a88a77 acpi: Enable pxb unit-test for ARM virt machine adds ccee1a8140 acpi: Update _DSM method in expected files adds e0cbcf1eea Merge remote-tracking branch 'remotes/mst/tags/for_upstream' [...] adds 1695854b37 hw/block: m25p80: Don't write to flash if write is disabled adds 465ef47abe hw/block: m25p80: Implement AAI-WP command support for SST flashes adds edf647864b gdb: riscv: Add target description adds 1a475d39ef RISC-V: Place DTB at 3GB boundary instead of 4GB adds d102f19a20 target/riscv/pmp: Raise exception if no PMP entry is configured adds 1eaada8ae1 hw/riscv: sifive_u: Use SIFIVE_U_CPU for mc->default_cpu_type adds 29b5fe0dcd hw/misc/sifive_u_otp: handling the fails of blk_pread and bl [...] adds 56118ee88d target/riscv: Make csr_ops[CSR_TABLE_SIZE] external adds 8ceac5dc3d target/riscv: Add CSR name in the CSR function table adds b93777e1b4 target/riscv: Generate the GDB XML file for CSR registers dy [...] adds 138ca49a82 target/riscv: Remove built-in GDB XML files for CSRs adds a8259b5323 riscv: Pass RISCVHartArrayState by pointer adds 20b8016ed8 Merge remote-tracking branch 'remotes/alistair/tags/pull-ris [...] adds 8714e811a5 tests/docker: Remove Debian 9 remnant lines adds b8a322549b Makefile: add GNU global tags support adds 977cb99a15 shippable.yml: Remove jobs duplicated on Gitlab-CI adds e405a3ebf5 Add newline when generating Dockerfile adds f2c78150c3 Makefile: wrap ctags in quiet-command calls adds af5d5762f3 Makefile: wrap etags in quiet-command calls adds 3e6c147535 Makefile: wrap cscope in quiet-command calls adds ec9d7c38ec docker: expand debian-amd64 image to include tag tools adds a8a3abe0b3 gitlab: move docs and tools build across from Travis adds 228e3ec4e2 Fix build with new yank feature by adding stubs adds 22250a6ecd gitlab: migrate the minimal tools and unit tests from Travis adds 9e5acb373d scripts/checkpatch.pl: fix git-show invocation to include diffstat adds 5662ab11f6 test/guest-debug: echo QEMU command as well adds b1863ccc95 configure: gate our use of GDB to 8.3.1 or above adds 9559150e86 Revert "tests/tcg/multiarch/Makefile.target: Disable run-gdb [...] adds c00506aa26 gdbstub: implement a softmmu based test adds 51c623b0de gdbstub: add support to Xfer:auxv:read: packet adds ad9dcb207b gdbstub: drop CPUEnv from gdb_exit() adds 5ef0317f58 gdbstub: drop gdbserver_cleanup in favour of gdb_exit adds b9e10c6c75 gdbstub: ensure we clean-up when terminated adds 797920b952 target/arm: use official org.gnu.gdb.aarch64.sve layout for [...] adds 56b5170c87 semihosting: Move ARM semihosting code to shared directories adds 0bb446d8b0 semihosting: Change common-semi API to be architecture-independent adds 3c37cfe0b1 semihosting: Change internal common-semi interfaces to use C [...] adds 095f8c0293 semihosting: Support SYS_HEAPINFO when env->boot_info is not set adds a10b9d93ec riscv: Add semihosting support adds 6b80cb25b4 riscv: Add semihosting support for user mode adds 4d834039c2 semihosting: Implement SYS_ELAPSED and SYS_TICKFREQ adds 27e3b109d1 semihosting: Implement SYS_TMPNAM adds 767ba049b8 semihosting: Implement SYS_ISERROR adds 8814b1327c Merge remote-tracking branch 'remotes/stsquad/tags/pull-test [...] adds a82185880e hw/virtio-pci: Replace error_report() by qemu_log_mask(GUEST_ERROR) adds b026d4a6e6 pl031: Use timer_free() in the finalize function to avoid memleaks adds 3d64fdde67 misc/mos6522: Use timer_free() in the finalize function to a [...] adds 580e733321 hw/ide/ahci: Replace fprintf() by qemu_log_mask(GUEST_ERROR) adds e43d564fa3 Merge remote-tracking branch 'remotes/vivier2/tags/trivial-b [...] No new revisions were added by this update. Summary of changes: .gitignore | 3 + .gitlab-ci.yml | 30 +- .shippable.yml | 14 +- .travis.yml | 25 - MAINTAINERS | 2 + Makefile | 46 +- accel/tcg/plugin-gen.c | 49 +- audio/alsaaudio.c | 18 +- audio/audio.c | 74 +- audio/audio_int.h | 2 + audio/audio_legacy.c | 3 +- audio/audio_template.h | 26 +- audio/audio_win_int.c | 73 +- audio/coreaudio.c | 17 +- audio/dsound_template.h | 2 +- audio/dsoundaudio.c | 56 +- audio/jackaudio.c | 3 +- audio/noaudio.c | 1 + audio/ossaudio.c | 13 +- audio/paaudio.c | 73 +- audio/sdlaudio.c | 305 +- audio/spiceaudio.c | 1 + bsd-user/syscall.c | 6 +- configure | 7 +- default-configs/devices/arm-softmmu.mak | 1 + default-configs/devices/riscv32-softmmu.mak | 2 + default-configs/devices/riscv64-softmmu.mak | 2 + default-configs/targets/aarch64-linux-user.mak | 1 + default-configs/targets/aarch64_be-linux-user.mak | 1 + default-configs/targets/arm-linux-user.mak | 1 + default-configs/targets/armeb-linux-user.mak | 1 + default-configs/targets/riscv32-linux-user.mak | 3 +- default-configs/targets/riscv32-softmmu.mak | 2 +- default-configs/targets/riscv64-linux-user.mak | 3 +- default-configs/targets/riscv64-softmmu.mak | 2 +- docs/system/deprecated.rst | 5 - docs/system/removed-features.rst | 5 + gdb-xml/riscv-32bit-csr.xml | 250 -- gdb-xml/riscv-64bit-csr.xml | 250 -- gdbstub.c | 65 +- hw/9pfs/9p.c | 6 +- hw/acpi/aml-build.c | 18 +- hw/block/m25p80.c | 74 + hw/i386/acpi-build.c | 3 +- hw/ide/ahci.c | 8 +- hw/mips/boston.c | 6 +- hw/mips/fuloong2e.c | 1 - hw/misc/mos6522.c | 9 + hw/misc/sifive_u_otp.c | 31 +- hw/pci-bridge/Kconfig | 2 +- hw/pci-host/gpex-acpi.c | 87 +- hw/pci/shpc.c | 4 +- hw/riscv/boot.c | 18 +- hw/riscv/sifive_u.c | 16 +- hw/riscv/spike.c | 8 +- hw/riscv/virt.c | 8 +- hw/rtc/pl031.c | 8 + hw/semihosting/Kconfig | 4 + .../arm-semi.c => hw/semihosting/arm-compat-semi.c | 525 ++- hw/semihosting/common-semi.h | 39 + hw/semihosting/meson.build | 3 + hw/virtio/vhost-user-fs-pci.c | 2 + hw/virtio/vhost-user-fs.c | 10 + hw/virtio/virtio-pci.c | 6 +- include/exec/gdbstub.h | 14 +- include/exec/gen-icount.h | 25 +- include/hw/acpi/aml-build.h | 4 +- include/hw/riscv/boot.h | 6 +- include/hw/virtio/vhost-user-fs.h | 1 + include/qemu/timer.h | 2 + include/tcg/tcg-op.h | 17 +- include/tcg/tcg-opc.h | 11 +- include/tcg/tcg.h | 50 +- include/ui/gtk.h | 3 +- linux-user/aarch64/cpu_loop.c | 3 +- linux-user/arm/cpu_loop.c | 3 +- linux-user/arm/meson.build | 3 - linux-user/exit.c | 2 +- linux-user/meson.build | 1 + linux-user/mips/cpu_loop.c | 7 +- linux-user/qemu.h | 4 +- linux-user/riscv/cpu_loop.c | 5 + linux-user/{arm => }/semihost.c | 8 +- qapi/audio.json | 33 +- qemu-options.hx | 22 +- scripts/checkpatch.pl | 2 +- scripts/decodetree.py | 9 +- softmmu/runstate.c | 2 +- stubs/meson.build | 1 + stubs/yank.c | 29 + target/arm/cpu.h | 8 - target/arm/gdbstub.c | 75 +- target/arm/helper.c | 7 +- target/arm/m_helper.c | 7 +- target/arm/meson.build | 2 - target/m68k/m68k-semi.c | 2 +- target/mips/addr.c | 10 + target/mips/cp0_helper.c | 18 +- target/mips/cp0_timer.c | 4 +- .../mips/{translate_init.c.inc => cpu-defs.c.inc} | 128 +- target/mips/cpu.c | 255 +- target/mips/cpu.h | 23 +- target/mips/fpu_helper.c | 5 +- target/mips/fpu_helper.h | 59 + target/mips/gdbstub.c | 1 + target/mips/helper.h | 436 +-- target/mips/internal.h | 64 +- target/mips/kvm.c | 13 +- target/mips/machine.c | 1 + target/mips/meson.build | 21 +- target/mips/mips-defs.h | 56 +- target/mips/mips32r6.decode | 36 + target/mips/mips64r6.decode | 27 + target/mips/msa32.decode | 29 + target/mips/msa64.decode | 17 + target/mips/msa_helper.c | 430 +++ target/mips/msa_helper.h.inc | 443 +++ target/mips/msa_translate.c | 2286 +++++++++++ target/mips/op_helper.c | 396 +- target/mips/rel6_translate.c | 44 + target/mips/{helper.c => tlb_helper.c} | 266 +- target/mips/translate.c | 4034 ++++---------------- target/mips/translate.h | 177 + target/mips/translate_addr_const.c | 61 + target/nios2/nios2-semi.c | 2 +- target/riscv/cpu.c | 25 + target/riscv/cpu.h | 11 + target/riscv/cpu_bits.h | 1 + target/riscv/cpu_helper.c | 10 + target/riscv/csr.c | 342 +- target/riscv/gdbstub.c | 308 +- target/riscv/insn_trans/trans_privileged.c.inc | 37 +- target/riscv/op_helper.c | 5 + target/riscv/pmp.c | 4 +- target/riscv/pmp.h | 1 + target/riscv/translate.c | 11 + tcg/aarch64/tcg-target.c.inc | 32 +- tcg/arm/tcg-target.c.inc | 1 - tcg/i386/tcg-target.c.inc | 112 +- tcg/mips/tcg-target.c.inc | 2 - tcg/optimize.c | 249 +- tcg/ppc/tcg-target.c.inc | 90 +- tcg/riscv/tcg-target.c.inc | 2 - tcg/s390/tcg-target.c.inc | 2 - tcg/sparc/tcg-target.c.inc | 2 - tcg/tcg-op-gvec.c | 127 +- tcg/tcg-op-vec.c | 52 +- tcg/tcg-op.c | 227 +- tcg/tcg.c | 488 ++- tcg/tci.c | 4 +- tcg/tci/tcg-target.c.inc | 6 +- tests/data/acpi/microvm/DSDT.pcie | Bin 3023 -> 3031 bytes tests/data/acpi/virt/DSDT | Bin 5196 -> 5204 bytes tests/data/acpi/virt/DSDT.memhp | Bin 6557 -> 6565 bytes tests/data/acpi/virt/DSDT.numamem | Bin 5196 -> 5204 bytes tests/data/acpi/virt/DSDT.pxb | Bin 7802 -> 7689 bytes tests/docker/Makefile.include | 1 - tests/docker/docker.py | 4 +- tests/docker/dockerfiles/debian-amd64.docker | 5 +- tests/guest-debug/run-test.py | 35 +- tests/qtest/bios-tables-test.c | 4 - tests/tcg/aarch64/Makefile.softmmu-target | 1 + tests/tcg/aarch64/gdbstub/test-sve-ioctl.py | 11 + tests/tcg/aarch64/system/boot.S | 1 + tests/tcg/i386/Makefile.softmmu-target | 1 + tests/tcg/i386/system/boot.S | 2 +- tests/tcg/multiarch/Makefile.target | 13 +- tests/tcg/multiarch/gdbstub/memory.py | 130 + .../tcg/multiarch/gdbstub/test-qxfer-auxv-read.py | 57 + tests/tcg/multiarch/system/Makefile.softmmu-target | 19 +- tests/tcg/x86_64/Makefile.softmmu-target | 1 + tests/tcg/x86_64/system/boot.S | 2 +- ui/gtk-egl.c | 3 + ui/gtk.c | 25 +- ui/vnc.c | 147 +- ui/vnc.h | 15 + util/qemu-timer-common.c | 4 + 177 files changed, 7942 insertions(+), 6739 deletions(-) delete mode 100644 gdb-xml/riscv-32bit-csr.xml delete mode 100644 gdb-xml/riscv-64bit-csr.xml rename target/arm/arm-semi.c => hw/semihosting/arm-compat-semi.c (66%) create mode 100644 hw/semihosting/common-semi.h rename linux-user/{arm => }/semihost.c (89%) create mode 100644 stubs/yank.c rename target/mips/{translate_init.c.inc => cpu-defs.c.inc} (92%) create mode 100644 target/mips/fpu_helper.h create mode 100644 target/mips/mips32r6.decode create mode 100644 target/mips/mips64r6.decode create mode 100644 target/mips/msa32.decode create mode 100644 target/mips/msa64.decode create mode 100644 target/mips/msa_helper.h.inc create mode 100644 target/mips/msa_translate.c create mode 100644 target/mips/rel6_translate.c rename target/mips/{helper.c => tlb_helper.c} (87%) create mode 100644 target/mips/translate.h create mode 100644 target/mips/translate_addr_const.c create mode 100644 tests/tcg/multiarch/gdbstub/memory.py create mode 100644 tests/tcg/multiarch/gdbstub/test-qxfer-auxv-read.py -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 10 months

[toolchain/ci/linux] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-stable-allnoconfig updated (f6c7d64a3e05 -> 3b492007056b)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-stable-allnoconfig in repository toolchain/ci/linux. from f6c7d64a3e05 Merge v5.10.7 adds bca9ca5a603f powerpc/32s: Fix RTAS machine check with VMAP stack adds 1d5e50da5cc7 io_uring: synchronise IOPOLL on task_submit fail adds bc924dd21ecf io_uring: limit {io|sq}poll submit locking scope adds 85e25e2370a2 io_uring: patch up IOPOLL overflow_flush sync adds 85bbe2e64ab4 RDMA/hns: Avoid filling sl in high 3 bits of vlan_id adds 9d7751a39a19 iommu/arm-smmu-qcom: Initialize SCTLR of the bypass context adds 51495b719515 drm/panfrost: Don't corrupt the queue mutex on open/close adds 458b40598dc0 io_uring: Fix return value from alloc_fixed_file_ref_node adds e28ace868c1e scsi: ufs: Fix -Wsometimes-uninitialized warning adds 87738164592f btrfs: skip unnecessary searches for xattrs when logging an inode adds 17243f73ad74 btrfs: fix deadlock when cloning inline extent and low on [...] adds e3b5252b5cdb btrfs: shrink delalloc pages instead of full inodes adds b044a949a5c5 net: cdc_ncm: correct overhead in delayed_ndp_size adds 799d8080f903 net: hns3: fix incorrect handling of sctp6 rss tuple adds ed59d391ee5e net: hns3: fix the number of queues actually used by ARQ adds 8d12c062ca99 net: hns3: fix a phy loopback fail issue adds 413a79ccb98e net: stmmac: dwmac-sun8i: Fix probe error handling adds 22e1ed2abc66 net: stmmac: dwmac-sun8i: Balance internal PHY resource re [...] adds 35526a9c46b4 net: stmmac: dwmac-sun8i: Balance internal PHY power adds 60de77165d0b net: stmmac: dwmac-sun8i: Balance syscon (de)initialization adds 9591f32a630f net: vlan: avoid leaks on register_vlan_dev() failures adds 2a432be9ba44 net/sonic: Fix some resource leaks in error handling paths adds 210b9cdb3d5b net: bareudp: add missing error handling for bareudp_link_ [...] adds 6d233d9501af ptp: ptp_ines: prevent build when HAS_IOMEM is not set adds 69363e37d470 net: ipv6: fib: flush exceptions when purging route adds 541c22aad368 tools: selftests: add test for changing routes with PTMU e [...] adds d5fc41ebe260 net: fix pmtu check in nopmtudisc mode adds b0ff6d00edac net: ip: always refragment ip defragmented packets adds 694635a7b8cb chtls: Fix hardware tid leak adds 2702758d42a4 chtls: Remove invalid set_tcb call adds 523cea39aab2 chtls: Fix panic when route to peer not configured adds d9297487df15 chtls: Avoid unnecessary freeing of oreq pointer adds 5a1af38e06b6 chtls: Replace skb_dequeue with skb_peek adds 23e696e2f382 chtls: Added a check to avoid NULL pointer dereference adds ab8e7a1af3f2 chtls: Fix chtls resources release sequence adds 2e7635299fbf octeontx2-af: fix memory leak of lmac and lmac->name adds 6486bc0a3400 nexthop: Fix off-by-one error in error path adds eaa7a6c39d10 nexthop: Unlink nexthop group entry in error path adds 5fb8a3116cd0 nexthop: Bounce NHA_GATEWAY in FDB nexthop groups adds 1214d69a2bfc s390/qeth: fix deadlock during recovery adds af0c184ea106 s390/qeth: fix locking for discipline setup / removal adds af9b4ab6ee6d s390/qeth: fix L2 header access in qeth_l3_osa_features_check() adds d6d3f9de7a06 net: dsa: lantiq_gswip: Exclude RMII from modes that report 1 GbE adds 39e86d3ca489 net/mlx5: Use port_num 1 instead of 0 when delete a RoCE address adds dd7cce96dd37 net/mlx5e: ethtool, Fix restriction of autoneg with 56G adds 1e5b0a2300bb net/mlx5e: In skb build skip setting mark in switchdev mode adds 8543acf02563 net/mlx5: Check if lag is supported before creating one adds 6aebfdacad97 scsi: lpfc: Fix variable 'vport' set but not used in lpfc_ [...] adds bca9046c36d3 ionic: start queues before announcing link up adds 797c128d3c7d HID: wacom: Fix memory leakage caused by kfifo_alloc adds 797335659e58 fanotify: Fix sys_fanotify_mark() on native x86-32 adds 0a27398d8969 ARM: OMAP2+: omap_device: fix idling of devices during probe adds 75dfd242b46a i2c: sprd: use a specific timeout to avoid system hang up issue adds e095ac6bc3ea dmaengine: dw-edma: Fix use after free in dw_edma_alloc_chunk() adds 4abc2dbd8822 selftests/bpf: Clarify build error if no vmlinux adds 9b990788d84d can: tcan4x5x: fix bittiming const, use common bittiming f [...] adds 9fc286ed3926 can: m_can: m_can_class_unregister(): remove erroneous m_c [...] adds 175465cb6d87 can: kvaser_pciefd: select CONFIG_CRC32 adds a885713b0c03 spi: spi-geni-qcom: Fail new xfers if xfer/cancel/abort pending adds 932e130e3dc8 cpufreq: powernow-k8: pass policy rather than use cpufreq_ [...] adds c75a66726d7e spi: spi-geni-qcom: Fix geni_spi_isr() NULL dereference in [...] adds 7a30d664c949 spi: stm32: FIFO threshold level - fix align packet size adds d908dd5c1064 i2c: i801: Fix the i2c-mux gpiod_lookup_table not being pr [...] adds 8f243682e5ed i2c: mediatek: Fix apdma and i2c hand-shake timeout adds e5689d84ebd8 bcache: set bcache device into read-only mode for BCH_FEAT [...] adds 6a0e580ded88 interconnect: imx: Add a missing of_node_put after of_devi [...] adds fcd04aa9b52c interconnect: qcom: fix rpmh link failures adds ceb97fbe4816 dmaengine: mediatek: mtk-hsdma: Fix a resource leak in the [...] adds 41f95d84fcf5 dmaengine: milbeaut-xdmac: Fix a resource leak in the erro [...] adds e72371fab4ea dmaengine: xilinx_dma: check dma_async_device_register ret [...] adds c16e7cfc1baf dmaengine: xilinx_dma: fix incompatible param warning in _ [...] adds d4a7eb9fbfcc dmaengine: xilinx_dma: fix mixed_enum_type coverity warning adds 41dcfc0cb955 arm64: mm: Fix ARCH_LOW_ADDRESS_LIMIT when !CONFIG_ZONE_DMA adds f03e2257df3c qed: select CONFIG_CRC32 adds e208085c82f7 phy: dp83640: select CONFIG_CRC32 adds 0d813da1bde0 wil6210: select CONFIG_CRC32 adds 432071f6af70 block: rsxx: select CONFIG_CRC32 adds 771865dc5a6e lightnvm: select CONFIG_CRC32 adds 2bbe923d7a84 zonefs: select CONFIG_CRC32 adds 39b3204e54c1 iommu/vt-d: Fix misuse of ALIGN in qi_flush_piotlb() adds 2a21faa9c596 iommu/intel: Fix memleak in intel_irq_remapping_alloc adds 31a3520409ff bpftool: Fix compilation failure for net.o with older glibc adds b23accd11a89 nvme-tcp: Fix possible race of io_work and direct send adds 699804e07641 net/mlx5e: Fix memleak in mlx5e_create_l2_table_groups adds 6defee43fe54 net/mlx5e: Fix two double free cases adds c9698380b01a regmap: debugfs: Fix a memory leak when calling regmap_attach_dev adds 344f59a93151 wan: ds26522: select CONFIG_BITREVERSE adds ae4db0bc5cde arm64: cpufeature: remove non-exist CONFIG_KVM_ARM_HOST adds 734bd3f8256b regulator: qcom-rpmh-regulator: correct hfsmps515 definition adds e7f0992529b2 net: mvpp2: disable force link UP during port init procedure adds 729319e4f177 drm/i915/dp: Track pm_qos per connector adds e336a772cdcb net: mvneta: fix error message when MTU too large for XDP adds c5c22948f235 selftests: fib_nexthops: Fix wrong mausezahn invocation adds 610e2c5699f8 KVM: arm64: Don't access PMCR_EL0 when no PMU is available adds 9ad0375ed292 xsk: Fix race in SKB mode transmit with shared cq adds be665727363f xsk: Rollback reservation at NETDEV_TX_BUSY adds 6f7a362e1c6f block/rnbd-clt: avoid module unload race with close confirmation adds 61e8c02ae6d6 can: isotp: isotp_getname(): fix kernel information leak adds 481097d66174 block: fix use-after-free in disk_part_iter_next adds 43f6ea41408b net: drop bogus skb with CHECKSUM_PARTIAL and offset beyon [...] adds 75e5e51acf59 regmap: debugfs: Fix a reversed if statement in regmap_deb [...] adds 27c6968cfb76 drm/panfrost: Remove unused variables in panfrost_job_close() adds b77681d400f4 tools headers UAPI: Sync linux/fscrypt.h with the kernel sources adds 7a1519a74f3d Linux 5.10.8 adds 3b492007056b Merge v5.10.8 No new revisions were added by this update. Summary of changes: Makefile | 2 +- arch/Kconfig | 6 + arch/arm/mach-omap2/omap_device.c | 8 +- arch/arm64/include/asm/processor.h | 3 +- arch/arm64/kernel/cpufeature.c | 2 +- arch/arm64/kvm/sys_regs.c | 4 + arch/arm64/mm/init.c | 2 +- arch/powerpc/kernel/head_book3s_32.S | 9 ++ arch/x86/Kconfig | 1 + block/genhd.c | 9 +- drivers/base/regmap/regmap-debugfs.c | 9 +- drivers/block/Kconfig | 1 + drivers/block/rnbd/rnbd-clt.c | 3 +- drivers/cpufreq/powernow-k8.c | 9 +- drivers/dma/dw-edma/dw-edma-core.c | 4 +- drivers/dma/mediatek/mtk-hsdma.c | 1 + drivers/dma/milbeaut-xdmac.c | 4 +- drivers/dma/xilinx/xilinx_dma.c | 11 +- drivers/gpu/drm/i915/display/intel_display_types.h | 3 + drivers/gpu/drm/i915/display/intel_dp.c | 8 +- drivers/gpu/drm/i915/i915_drv.c | 5 - drivers/gpu/drm/i915/i915_drv.h | 3 - drivers/gpu/drm/panfrost/panfrost_job.c | 13 +-- drivers/hid/wacom_sys.c | 35 +++++- drivers/i2c/busses/i2c-i801.c | 2 +- drivers/i2c/busses/i2c-mt65xx.c | 27 ++++- drivers/i2c/busses/i2c-sprd.c | 8 +- drivers/infiniband/hw/hns/hns_roce_ah.c | 11 +- drivers/interconnect/imx/imx.c | 1 + drivers/interconnect/qcom/Kconfig | 23 ++-- drivers/iommu/arm/arm-smmu/arm-smmu-qcom.c | 2 + drivers/iommu/intel/dmar.c | 4 +- drivers/iommu/intel/irq_remapping.c | 2 + drivers/lightnvm/Kconfig | 1 + drivers/md/bcache/super.c | 15 +++ drivers/net/bareudp.c | 22 ++-- drivers/net/can/Kconfig | 1 + drivers/net/can/m_can/m_can.c | 2 - drivers/net/can/m_can/tcan4x5x.c | 26 ----- drivers/net/dsa/lantiq_gswip.c | 7 +- .../chelsio/inline_crypto/chtls/chtls_cm.c | 71 ++++-------- drivers/net/ethernet/hisilicon/hns3/hclge_mbx.h | 4 +- .../ethernet/hisilicon/hns3/hns3pf/hclge_main.c | 9 +- .../ethernet/hisilicon/hns3/hns3pf/hclge_main.h | 2 + .../ethernet/hisilicon/hns3/hns3vf/hclgevf_main.c | 9 +- .../ethernet/hisilicon/hns3/hns3vf/hclgevf_main.h | 2 + drivers/net/ethernet/marvell/mvneta.c | 2 +- drivers/net/ethernet/marvell/mvpp2/mvpp2_main.c | 14 ++- drivers/net/ethernet/marvell/octeontx2/af/cgx.c | 14 ++- .../net/ethernet/mellanox/mlx5/core/en/rep/tc.c | 5 + .../net/ethernet/mellanox/mlx5/core/en_ethtool.c | 24 +++- drivers/net/ethernet/mellanox/mlx5/core/en_fs.c | 3 + drivers/net/ethernet/mellanox/mlx5/core/lag.c | 11 +- drivers/net/ethernet/mellanox/mlx5/core/rdma.c | 2 +- drivers/net/ethernet/natsemi/macsonic.c | 12 +- drivers/net/ethernet/natsemi/xtsonic.c | 7 +- drivers/net/ethernet/pensando/ionic/ionic_lif.c | 12 +- drivers/net/ethernet/qlogic/Kconfig | 1 + drivers/net/ethernet/stmicro/stmmac/dwmac-sun8i.c | 129 +++++++++++++-------- drivers/net/usb/cdc_ncm.c | 8 +- drivers/net/wan/Kconfig | 1 + drivers/net/wireless/ath/wil6210/Kconfig | 1 + drivers/nvme/host/tcp.c | 12 +- drivers/ptp/Kconfig | 2 + drivers/regulator/qcom-rpmh-regulator.c | 2 +- drivers/s390/net/qeth_core.h | 3 +- drivers/s390/net/qeth_core_main.c | 38 +++--- drivers/s390/net/qeth_l2_main.c | 2 +- drivers/s390/net/qeth_l3_main.c | 4 +- drivers/scsi/lpfc/lpfc_sli.c | 2 - drivers/scsi/ufs/ufshcd.c | 2 +- drivers/spi/spi-geni-qcom.c | 73 +++++++++++- drivers/spi/spi-stm32.c | 4 +- fs/btrfs/btrfs_inode.h | 16 +++ fs/btrfs/ctree.h | 3 +- fs/btrfs/dev-replace.c | 2 +- fs/btrfs/inode.c | 69 ++++++++--- fs/btrfs/ioctl.c | 2 +- fs/btrfs/reflink.c | 15 +++ fs/btrfs/space-info.c | 4 +- fs/btrfs/tree-log.c | 8 ++ fs/btrfs/xattr.c | 4 +- fs/io_uring.c | 100 ++++++++-------- fs/notify/fanotify/fanotify_user.c | 17 ++- fs/zonefs/Kconfig | 1 + include/linux/syscalls.h | 24 ++++ include/net/xdp_sock.h | 4 - include/net/xsk_buff_pool.h | 5 + net/8021q/vlan.c | 3 +- net/can/isotp.c | 1 + net/core/skbuff.c | 6 + net/ipv4/ip_output.c | 2 +- net/ipv4/ip_tunnel.c | 11 +- net/ipv4/nexthop.c | 6 +- net/ipv6/ip6_fib.c | 5 +- net/xdp/xsk.c | 12 +- net/xdp/xsk_buff_pool.c | 1 + net/xdp/xsk_queue.h | 5 + tools/bpf/bpftool/net.c | 1 - tools/include/uapi/linux/fscrypt.h | 5 +- tools/testing/selftests/bpf/Makefile | 3 + tools/testing/selftests/net/fib_nexthops.sh | 2 +- tools/testing/selftests/net/pmtu.sh | 71 +++++++++++- 103 files changed, 829 insertions(+), 375 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 10 months

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-stable-allnoconfig updated (17f8c458de6 -> 58bdfcfac04)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-stable-allnoconfig in repository toolchain/ci/llvm-project. from 17f8c458de6 [clang] Use SourceLocations in unions [NFCI] adds af8d27a7a82 [DAG] visitVECTOR_SHUFFLE - pull out shuffle merging code i [...] adds 8f1d7f3753c [X86] Improve sum-of-reductions v4f32 test coverage adds a997a1d7fbe [lldb/test] Ensure launched processes are ready to be attached adds 7c30c05ff71 [DAG] visitVECTOR_SHUFFLE - MergeInnerShuffle - reset shuff [...] adds 2e25be0b613 [clangd] Add main file macros into the main-file index. adds 19297a41711 Change XCore code owner. adds 3bccd87a588 [clang][cli] NFC: Remove SSPBufferSize assignment adds fa2fe9608c1 [clang][cli] Port more CodeGenOptions to marshalling infras [...] adds 6abbba3fca9 Revert "Fix llvm::Optional build breaks in MSVC using std:: [...] adds 176f5e95e1a [clang-tidy] Use DenseSet<SourceLocation> in UpgradeDuratio [...] adds a1bbd1ef1db [flang][driver] Unify f18_version.h.in and Version.inc.in adds c23e34e606b [InferFunctionAttrs] Improve CHECK variable names (NFC). adds a1cba5b7a1f [SelectionDAG] Make use of KnownBits::commonBits. NFC. adds 517196e5691 [Analysis,CodeGen] Make use of KnownBits::makeConstant. NFC. adds 90b310f6caf [Support] Simplify KnownBits::icmp helpers. NFC. adds e8622d27c0e [Support] Add KnownBits::sextInReg exhaustive tests adds 332e220ef42 [docs] Update DebuggingJITedCode page after fix in LLDB adds 0b46f19a9ec [Support] Ensure KnownBits::sextInReg can handle the src == [...] adds 3e41ab18db2 [flang] Fix dangling pointer in LabelEnforce adds adb77a74569 [OpenCL] Improve online documentation. adds 6b9fa8a50d0 [mlir][linalg] Add docstring support for named op spec adds c0939fddf80 [Support] Simplify KnownBits::sextInReg implementation. adds a022be62538 [TableGen] Enhance !cast<string> to handle bit and bits types. adds dbaa6a1858a Revert "[AArch64] Attempt to sink mul operands" adds d0dbb0468c2 [Support] Remove redundant sign bit tests from KnownBits::g [...] adds 0a59647ee40 [SystemZ] misched-cutoff tests can only be tested on non-ND [...] adds 17fb21f875f [clangd] Remove another option that was effectively always [...] adds 7c9c2a2ea5e Revert "[RISCV] Legalize select when Zbt extension available" adds 0afdbb4d2de [flang][driver] Use __FLANG_VERISION__ in f18.cpp (nfc) adds e21bf875c0f [NFC] Disallow unused prefixes under MC/ARM adds 2f395b7092b [clangd] Make AST-based signals available to runWithPreamble. adds 8b09cf7956d [clangd] Trivial: Documentation fix in ASTSignals. adds b4e083b0ef7 [gn build] Port 2f395b7092bd adds 4864d9f7e91 [flang] Fix some module file issues exposed by Whizard adds 35c8a6cbf5f [NFC] Disallow unused prefixes under MC/AArch64 adds a03ffa98503 [NewPM] Fix placement of LoopFlatten adds b99782cf785 [X86][AVX] Adjust unsigned saturation downconvert negative test adds 5d165f0b893 [libomptarget][amdgpu] Fix kernel launch tracing to match p [...] adds 868da2ea939 [SelectionDAG] Remove an early-out from computeKnownBits fo [...] adds 85dfcaadc5f [LLDB] MinidumpParser: Prefer executable module even at hig [...] adds be40c12040a [HIP] Add signbit(long double) decl adds 6ebeba88f51 Support emptiness checks for unbounded FlatAffineConstraints. adds 763c1f99334 [OpenMP] Drop the static library libomptarget-nvptx adds 4fffbc150cc [clang][MSVC] Fix missing MSInheritanceAttr in template spe [...] adds 202d359753d [X86] Add the FSRM feature (Fast Short Rep Mov) to Zen3. adds 64e9e9aeee0 [OpenMP] Dropped unnecessary define when compiling deviceRT [...] adds a8520f6970f [GWP-ASan] Minor refactor of optional components. adds ca98baa0425 [openacc] Rename generated file from ACC.cpp.inc to ACC.inc [...] adds 9e53c94d8dd [NFC] Update test to not check for 'opaque' in the file name. adds 1d973b7ded1 [MLIR][TOSA] First lowerings from Tosa to Linalg adds d8113cda782 Add newline to terminate debug message (NFC) adds a3904cc77f1 [BasicAA] Handle recursive queries more efficiently adds 00a61b327dd [mlir][ODS] Add new RangedTypesMatchWith operation predicate adds 93592b726c7 [mlir][OpFormatGen] Format enum attribute cases as keywords [...] adds e3b9af92a48 [Driver] -gsplit-dwarf: Produce .dwo regardless of -gN for [...] adds 387d3c24792 [RISCV] Merge Utils library into MCTargetDesc adds c8fb6ee3415 [mlir][PatternRewriter] Add a new hook to selectively repla [...] adds 5cf2696317a [mlir] Remove TosaToLinalg dependency on all Passes adds a71877edfbb [clang] Do not crash when CXXRecordDecl has a non-CXXRecord [...] adds e2d7d3cb0ea [mlir][docs] Bring bufferization docs up to date. adds 0f588ac03e1 [PowerPC] Only use some extend mne if assembler is modern enough adds 0975604cc01 [gn build] (manually) port 387d3c24792f adds e7228062b2b [libc] Use #undef isascii in specific header adds f85b1531666 Add -fexceptions to test as it uses them and fails on platf [...] adds b894a9fb237 [RISCV] Optimize select_cc after fp compare expansion adds 4fcb25583c3 Re-land [Support] On Windows, take the affinity mask into account adds 5b42fd8dd4e [LTO] Test format fix (NFC) adds 8a53a7375a8 [RISCV][NFC] Regenerate Calling Convention Tests adds a55a0a3056b [mlir] Remove over specified memory effects adds 4183999e0fe [clangd] Reduce logspam for CDB scanning adds 722ae10907e [mlir][Linalg] Add canonicalization to remove no-op linalg [...] adds b21905dfe37 [SLP] remove unnecessary state in matching reductions adds 547b032ccc8 [OpenMP] Remove omptarget-nvptx from deps as it is no longe [...] adds 774c9c6ef3a [mlir][Linalg] Add canonicalization of linalg op -> dim op. adds 42444d0cf0c [mlir][Linalg] NFC: Verify tiling on linalg.generic operati [...] adds 6e7094c14b2 [libomptarget][nvptx][nfc] Move target_impl functions out o [...] adds d6acf3c2012 [flang] Fix use-associated procedure in generic adds 036bc798f2a [AArch64][GlobalISel] Assign FPR banks to loads which are u [...] adds 9dfeec85300 Reland "[AsmParser] make .ascii support spaces as separators" adds 214387c2c69 [libomptarget][nvptx] Reduce calls to cuda header adds 1fabe6e5191 [libTooling] Change `addInclude` to use expansion locs. adds 8f283cafddf [AArch64][GlobalISel] Add selection support for fpr bank so [...] adds 2423ec58376 [libc] Add memmove implementation. adds 9bcc0d1040d [CodeGen, Transforms] Use llvm::sort (NFC) adds 2efcbe24a75 [llvm] Use llvm::drop_begin (NFC) adds 7dc3575ef2d [llvm] Remove redundant return and continue statements (NFC) adds 39665d9aabb Add Semantic check for Flang OpenMP 4.5 - 2.7.1 Do Loop re [...] adds 5508516b066 [mlir][sparse] retry sparse-only for cyclic iteration graphs adds c495dfe0268 [clang][cli] NFC: Decrease the scope of ParseLangArgs parameters adds 1a49944b59d [clang][cli] NFC: Decrease the scope of ParseCodeGenArgs pa [...] adds b6575bfd0ee [clang][cli] Specify KeyPath prefixes via TableGen classes adds b54337070b1 [AArch64] Add Fujitsu A64FX scheduling model adds 38dfce706f7 [WebAssembly] Add support for table linking to wasm-ld adds 33be50daa9c Revert "Reapply "ADT: Fix reference invalidation in SmallVe [...] adds 168be420830 [Clang] Mutate long-double math builtins into f128 under IEEE-quad adds 1185d3f43d2 [llvm-readobj] - Fix the compilation with GCC < 7.0. adds 89e84dec187 [AArch64][GlobalISel] Fix fallbacks introduced for G_SITOFP [...] adds 78036360573 [libcxx testing] Fix UB in tests for std::lock_guard adds 104a9f99cca [Debuginfo][DW_OP_implicit_pointer] (1/7) Support for DW_OP [...] adds bfb8f45ef3f [llvm-nm] - Move MachO specific logic out from the dumpSymb [...] adds a10300a2b27 [libc] Allow customization of memcpy via flags. adds 021ea78a97e [llvm-nm] - Simplify the code in dumpSymbolNamesFromObject. NFC. adds 3676ef10538 [ARM][GISel] Treat calls as variadic even if only fixed arg [...] adds d9afe8588e4 [yaml2obj/obj2yaml] - Refine handling of SHT_GNU_verdef sections. adds 45ef053bd70 [llvm-readobj][test] - Remove excessive YAML fields from tests. adds 9cc221b99be [clangd] exclude symbols from document outline which do not [...] adds 4fd77668b2c [LLDB] Add per-thread register infos shared pointer in gdb-remote adds b9993fcbf53 DynamicRegisterInfo calculate offsets in separate function adds 141e45b99ca [RISCV] Optimize Branch Comparisons adds 2b8db40c921 [SVE] Restrict the usage of REINTERPRET_CAST. adds a5eb9df1e3b [Orc][NFC] Turn LLJIT member ObjTransformLayer into unique_ptr adds cf905274c6f [Orc] Allow LLJITBuilder's CreateObjectLinkingLayer to retu [...] adds 619eb147759 [NFC][RISCV] Remove useless code in RISCVRegisterInfo.td. adds bab121a1b66 [lldb][docs] Use sphinx instead of epydoc to generate LLDB' [...] adds 6edc3fe598a [Orc] Fix OrcV2Examples after D94690 adds 9d2053f61aa Revert "[lldb][docs] Use sphinx instead of epydoc to genera [...] adds aeaeb9e6bdc [clangd] Make ExpandAutoType not available on template params. adds c77c3d1d18c [clangd] Set correct CWD when using compile_flags.txt adds 4017c6fe7f1 [lldb][docs] Translate ASCII art to restructured text formatting adds 1dfd5c9ad8c [X86][AVX] combineHorizOpWithShuffle - support target shuff [...] adds e9f1ed2306b [WebAssembly] MC layer writes table symbols to object files adds 5e4480b6c0f [ARM] Don't run the block placement pass at O0 adds 0acc260b574 [mlir][linalg] Support generating builders for named op attributes adds 061d1520858 [SVE] Fix unused variable. adds d1862a16310 [OpenCL][Docs] Fixed malformed table in OpenCLSupport adds 791634b999e [clang][cli] Parse & generate options necessary for LangOpt [...] adds 5183a13d378 [X86] Add umin knownbits/demandedbits ult test for D94532 adds 17d0fb7f574 Set option default for enabling memory ssa for new pass man [...] adds 46aa3c6c331 [DAG] visitVECTOR_SHUFFLE - MergeInnerShuffle - improve shu [...] adds cf0173de69a [mlir] Add better support for f80 and f128 adds 5bf47e142b6 [libc] CopyAlignedBlocks can now specify alignment on top o [...] adds bf1aa5db5c7 [RISCV][NFC] Fix order of parameters in cmov ge/le tests adds 38326293304 [clang][cli] NFC: Add PIE parsing for precompiled input and IR adds a7dcd3aeb0f [clang][cli] NFC: Parse some LangOpts after the defaults are set adds 1744f4c6764 [clang][cli] NFC: Promote ParseLangArgs and ParseCodeGenArg [...] adds 1a497ae9b83 [ARM][Block placement] Check the predecessor exists before [...] adds be69e66b1cd [X86][SSE] Attempt to fold shuffle(binop(),binop()) -> bino [...] adds 1e1a011b09d [flang] Disallow INTENT attribute on procedure dummy arguments adds 4c5066b0789 [TargetLowering] Don't speculatively call ComputeNumSignBits. NFC adds b6e06a740c2 [flang][driver] Copy test file into a temp dir when testing (nfc) adds d5047d762f3 [clangd] Update CC Ranking model with better sampling. adds bc84f89c71a [OpenCL][Docs] Fixed cross-section reference in OpenCLSupport adds 6227069bdce [DebugInfo][CodeView] Change in line tables only mode to em [...] adds a0770f9e4e9 [ARM] Constant tripcount tail predication loop tests. NFC adds f5abf0bd485 [ARM] Tail predication with constant loop bounds adds cc90d41945f [MIPatternMatch] Add m_OneNonDBGUse adds d0cb0d30a43 [mlir] Add Complex dialect. adds 86e604c4d68 [RISCV] Add implementation of targetShrinkDemandedConstant [...] adds 84de4faf4ca GetMacosAlignedVersion() fails if sysctl is not setup adds 4f24d0dd538 Fix libc++ clang-cl build, swap attribute order adds a9e939760c6 [CodeGen] Removes unwanted optimisation for TargetConstantFP adds 1f21de535d3 [SLP] remove unused reduction functions; NFC adds a1be47b4771 [CodeView][DebugInfo] Add test case to show that linkage na [...] adds 64db296e5a8 Revert "[BasicAA] Handle recursive queries more efficiently" adds 61ec2280308 [NFC][SimplifyCFG] Add testcase showing that we fail to pre [...] adds b81f75fa791 [Utils] splitBlockBefore() always operates on DomTreeUpdate [...] adds c845c724c23 [Utils][SimplifyCFG] Port SplitBlock() to DomTreeUpdater adds 286cf6cb029 [SimplifyCFG] Port SplitBlockAndInsertIfThen() to DomTreeUpdater adds c6654a4cdab [SimplifyCFG][BasicBlockUtils] Port SplitBlockPredecessors( [...] adds a14c36fe27f [SimplifyCFG] switchToSelect(): don't forget to insert DomT [...] adds 6a42cbf6d21 [GWP-ASan] Add inbuilt options parser. adds 98c89ccfbd7 [MSVC] Don't add -nostdinc++ -isystem to runtimes builds adds 4a47da2cf44 [Sema] turns -Wfree-nonheap-object on by default adds ed0fd567ebd BreakCriticalEdges: do not split the critical edge from a C [...] adds d7bc3b7ce23 [mlir][Linalg] Add missing check to canonicalization of Gen [...] adds 10ac9b29a4c Skip 'g' packet tests when running on darwin; debugserver d [...] adds ceb3cdccd0f [SLP] remove dead code in reduction matching; NFC adds ceaf0110ff5 Revert "Revert "ADT: Fix reference invalidation in SmallVec [...] adds aa8a2d8a3da [AArch64][GlobalISel] Select immediate fcmp if the zero is [...] adds 76f5c5a7b05 [ADT][Support] Fix C4146 error from MSVC adds a1500105ee6 [SimplifyCFG] Optimize CFG when null is passed to a functio [...] adds e65b9b04cde Revert "[WebAssembly] MC layer writes table symbols to obje [...] adds 187d771d27e Revert "[WebAssembly] Add support for table linking to wasm-ld" adds d302398ff05 hwasan: Update register-dump-read.c test to reserve x23 ins [...] adds aa3d4d99395 [NFC] Disallow unused prefixes under MC/RISCV adds 1bd083b5d6d [flang] Create names to allow access to inaccessible specifics adds 3afbfb4145b [mlir][NFC] Move helper substWithMin into Affine utils adds 2a27a9819a1 [mlir][AsmPrinter] Properly escape strings when printing locations adds fd2083d73c2 [mlir] Fixing potential build break in my previous commit adds 999f5da6b30 [debugserver] Fix inverted if block that resulted in us usi [...] adds e8049dc3c8a [NewPM][Inliner] Move the 'always inliner' case in the same [...] adds 029c2257c21 [Inline] Fix a missing character in inline_stats.ll adds a396e2e088e [utils] Use llvm::sort (NFC) adds 4707b21298a [AMDGPU] Use llvm::is_contained (NFC) adds 8fd8ff1f67e [StringExtras] Rename SubsequentDelim to ListSeparator adds be68c9222b8 [NFC] Add -std=c11 to attr-availability.c adds a61e42efbb7 [NPM][Inliner] Temporarily remove inline_stats test case fo [...] adds 8456c3a7892 AArch64: fix regression introduced by fcmp immediate selection. adds 668827b6485 Introduce llvm.noalias.decl intrinsic adds b664bef2ad9 [InstCombine] Add a test file that contains safe select tra [...] adds e0a979ccadd [InstCombine] Add more tests to select-safe-transforms.ll (NFC) adds f0a0ec2d085 [InstCombine] Add more tests for select operand replacement (NFC) adds a7101450a42 [ASTMatchers] Add mapAnyOf matcher adds dbe056c2e37 [ASTMatchers] Make cxxOperatorCallExpr matchers API-compati [...] adds 4f155567317 [LegalizeDAG] Handle NeedInvert when expanding BR_CC adds e810e95e4bb [ASTMatchers] Add binaryOperation matcher adds b765eaf9a61 [ASTMatchers] Add support for CXXRewrittenBinaryOperator adds 25c1578a46f Fix llvm::Optional build breaks in MSVC using std::is_trivi [...] adds 9fc814ed596 [Tests] Added tests for new instcombine or simplification; NFC adds a4e2a5145a2 [InstSimplify] Add (~A & B) | ~(A | B) --> ~A adds 098dbf190a5 [RISCV] Correct alignment settings for vector registers. adds bdd4dda58b0 [InstSimplify] Update comments, remove redundant tests adds bca16e2fbb4 [LTO] Remove options to disable inlining, vectorization & G [...] adds ba0fc7e1f8d [StringExtras] Fix comment typos (NFC) adds 19aacdb715a [llvm] Construct SmallVector with iterator ranges (NFC) adds 2082b10d100 [llvm] Use *::empty (NFC) adds 416854d0f7c [InstSimplify] Precommit new testcases; NFC adds c1ab698dce8 [ARM] Remove LLC tests from transform/hardware loop tests. adds 372eb2bbb6f [ARM] Add low overhead loops terminators to AnalyzeBranch adds 63bedc80da3 [InstSimplify] Handle commutativity for 'and' and 'outer or [...] adds 48dbac5b6b0 [SLP] remove unnecessary use of 'OperationData' adds fcfcc3cc6b1 [SLP] fix typos; NFC adds 49b96cd9ef2 [SLP] remove opcode field from reduction data class adds ed939f853da [OpenMP] Added the support for hidden helper task in RTL adds d8fc27301d1 [mlir][sparse] improved sparse runtime support library adds bfd75bdf3fd [NFC] Removed extra text in comments adds 2a5b576e3ea [ARM] Test for aligned blocks. NFC adds 14547242153 [ARM] Align blocks that are not fallthough targets adds 32fc32317a3 [SimplifyCFG] markAliveBlocks(): catchswitch: preserve PostDomTree adds 5238e7b302f [InstCombine] Replace one-use select operand based on condition adds a048ce13e32 [X86] Default to -x86-pad-for-align=false to drop assembler [...] adds 633c5afccfb [RISCV] Remove unneeded StringRef to std::string conversion [...] adds 97f7e4e8c93 [RISC] Replace dyn_casts that are only checked by an assert [...] adds 2b6a92625fd [RISCV] Simplify mergeCondAndCode in RISCVCompressInstEmitt [...] adds 1327c730bb9 [RISCV] Few more minor cleanups to RISCVCompressInstEmitter. NFC adds 061f681c0df [RISCV] Remove an extra map lookup from RISCVCompressInstEm [...] adds 3cbd476c548 [VE] Support VE in libunwind adds 3809f4ebabd [ELF] Support R_PPC_ADDR24 (ba foo; bla foo) adds b1c2f1282a2 [BasicAA] Move assumption tracking into AAQI adds 0b84afa5fcb Reapply [BasicAA] Handle recursive queries more efficiently adds 9af03864df7 [clang-format] Revert e9e6e3b34a8e adds e7bc6c594b7 Reland [lldb][docs] Use sphinx instead of epydoc to generat [...] adds 00dc97f1670 [clang-format] PR48594 BraceWrapping: SplitEmptyRecord igno [...] adds 0f9908a7c9c [clangd] Use empty() instead of size()>0 adds 9abbc050974 [clangd] Use !empty() instead of size()>0 adds 4bfbfb9bcb7 [InstSimplify] Add tests for x*C1/C2<=x (NFC) adds a13c0f62c38 [InstSimplify] Fold x*C1/C2 <= x (PR48744) adds acdc7456892 [lldb][docs] Cleanup the Python doc strings for SB API classes adds 469ceaf5389 [Tests] Add test for PR45691 adds ed396212da4 [InstCombine] Transform abs pattern using multiplication to [...] adds 7e9e6ac526e [lldb][docs] Fix some RST formatting errors related to code [...] adds 352fcfc6978 [llvm] Use llvm::sort (NFC) adds a59126115e9 [IRBuilder] "Zero"-initialize SmallVector (NFC) adds 50be8e44715 [TableGen] Drop redundant const from return types (NFC) adds 9a7fb084877 NFC: Minor cleanup of function calls adds 1cc477f030b [SimplifyCFG] Add test for PR48778 (NFC) adds 4229b87ed36 [ValueTracking] Fix isSafeToSpeculativelyExecute for sdiv ( [...] adds a89242d874d [lldb] Skip TestPlatformProcessConnect on windows and darwin adds 95d146182fd Makefile.rules: Delete GCC 4.6 workaround adds f855751c128 Fix openmp CMake build on non-Linux AArch64 systems. adds 3bdf4507b66 [NFC] [TargetRegisterInfo] add one use check to lookThruCopyLike. adds b74ae43c44b Makefile.rules: Make HOST_OS/OS simply expanded variable to [...] adds a817f46d50c [JITLink][ELF] Skip DWARF sections in ELF objects. adds 2639c162b71 [InstCombine] more tests for D94861 (NFC) adds 2d9890775f5 [PowerPC] [NFC] Add AIX triple to some regression tests adds f776d8b12f0 [Legalizer] Promote result type in expanding FP_TO_XINT adds 7011086dc1c [test] Autogen a loop vectorizer test to make future change [...] adds 8356610f8d4 [test] pre commit a couple more tests for vectorizing multi [...] adds e5619065b8b [JITLink][ELF] New ELF skip-debug-sections test requires asserts. adds 26a396c4ef4 [PowerPC] support register pressure reduction in machine combiner. adds bcc1dee6001 [clang-format] Add StatementAttributeLikeMacros option adds cfec6cd50c3 [IR] Allow scalable vectors in structs to support intrinsic [...] adds 383b6501ffe [RISCV] Use tail agnostic policy for instructions with tied [...] adds f446fc5acf8 [lldb][docs] Resolve the remaining sphinx formatter warning [...] adds b9ce772b8fb [Object, llvm-readelf] - Move the API for retrieving symbol [...] adds b43075e34a5 [clang-format] Fix documentation of bcc1dee600 adds 6e75ee6b65c [lldb][docs] Use inline literals for code/paths instead of [...] adds 770d1e0a882 [X86][SSE] isHorizontalBinOp - reuse any existing horizontal ops. adds ac603c8d385 [RISCV] Add scalable vector truncate patterns adds 207f32948b2 [DAG] SimplifyDemandedBits - use KnownBits comparisons to r [...] adds aca240b4f69 [mlir] Fix cross-compilation (Linalg ODS gen) adds 3bd24574c7d Revert "[PowerPC] support register pressure reduction in ma [...] adds 83aa93e9954 [VectorUtils] Do not try to add indices matching tombstone/ [...] adds 9bf843bdc88 Revert "[OpenMP] Added the support for hidden helper task in RTL" adds 911961c9c13 [AMDGPU][MC][GFX10] Improved dpp8 errors handling adds 689aaba7acf [SystemZ][z/OS] Fix No such file or directory expression er [...] adds f7443905af1 [Statepoint] Handle `undef` operands in statepoint. adds 9399681a57c [Doc] Fix example in codegen doc. adds 36710c38c1b [NFC]Migrate VectorCombine.cpp to use InstructionCost adds e6d758de82b [InferAttrs] Mark some library functions as willreturn. adds ead71a23edd [PowerPC][AIX]Do not emit xxspltd mnemonic on AIX. adds 2040c1110b6 [CSInfo][MIPS] Update CSInfo in delay slot filler adds d1c4e859ce4 [SLP] reduce opcode API dependency in reduction cost calc; NFC adds 3dbbadb8ef5 [SLP] rename reduction query for min/max ops; NFC adds 55c557a5d25 [AMDGPU][MC] Refactored parsing of dpp ctrl adds 34a2c138c89 [LoopRotate] Precommit test for prepare-for-lto handling. adds 30b8f55378c Fix for sanitizer issue in 55c557a adds ce06475da94 [X86][AVX] IsElementEquivalent - add matchShuffleWithUNPCK [...] adds 63393828078 [WebAssembly] Add support for table linking to wasm-ld adds d806618636f [WebAssembly] MC layer writes table symbols to object files adds f5fcbe4e3c6 [AArch64] Further restricts when a dup(*ext) can be rearranged adds 16bf02c3a19 Reland "[AArch64] Attempt to sink mul operands"" adds 9f32f1d6fbf [MLIR] Support checking if two FlatAffineConstraints are equal adds 69295815ed9 [ARM] Update test target triple. NFC adds 275716d6db7 [clangd] Derive new signals in CC from ASTSignals. adds 1d04dc52dd2 [Coroutine] Do not CoroElide if there are musttail calls adds e7dc083a410 [ARM] Don't handle low overhead branches in AnalyzeBranch adds fa9851ebfee [MLIR] NFC: simplify PresburgerSet::isEqual adds a5a6164f6de [AArch64] Add test to check the attributes for some intrinsics. adds ca7e27054c2 [SLP] add more FMF tests for fmax/fmin reductions; NFC adds b42ff9fb038 [RISCV][NFC] Increase test coverage of Zbt extension adds 50ae6a3ac9b [AArch64] Make target intrinsics DefaultAttrIntrinsics. adds 2f92386e721 [LLD][ELF][AArch64] Set _GLOBAL_OFFSET_TABLE_ at the start of .got adds 291ac7e622d [AArch64] Revert back to Intrinsic<> for TME instructions. adds a58aceffad6 [lldb][docs] Use 'any' as the default role in LLDB's sphinx [...] adds 28ea50f524b [llvm] Populate std::vector at construction time (NFC) adds dc300beba7a [STLExtras] Add a default value to drop_begin adds 23b0ab2acb4 [llvm] Use the default value of drop_begin (NFC) adds 196cc96f9a6 [clang] Allow LifetimeExtendedTemporary to have no access s [...] adds 2c51bef76cb [RISCV] Add a test of vector sadd.overflow to demonstrate i [...] adds 5d431c3d32c Revert "[RISCV] Add a test of vector sadd.overflow to demon [...] adds 79e798aca38 Recommit "[RISCV] Add a test of vector sadd.overflow to dem [...] adds 01a13f127a8 [libc++] Rename check-cxx-deps to cxx-test-depends for consistency adds 417f6137432 [NFC] Update some mlir python documentation. adds 2776be43f0c [libc++] improve feature test macro script adds d9b6e4d583c NFC: Document current MLIR Python ODS conventions. adds aa3a59e0c69 [OpenMP][NFC] Fix test adds 22b68440e16 [PredicateInfo] Add more and/or tests (NFC) adds 1c314591536 [RISCV] Remove empty Sched instantiations from the end of I [...] adds 5b77ac32b11 [SLP] match maxnum/minnum intrinsics as FP reduction ops adds 2cb4a96a99e [libc++] NFCI: Refactor allocator_traits adds d27bb5c375c [x86] add cast to avoid compile-time warning; NFC adds fe301f47497 [LoopInfo] Fix a typo in compareLoops adds 395c737d9fc [SimplifyCFG] Update SimplifyBranchOnICmpChain to recognize [...] adds 9d81073acb4 [OpenMP][Docs] Fix typos in FAQ (NFC) adds 14573d44ae0 Regenerate the feature test macro unit-tests. NFCI. adds 0441df94ad8 [InstCombine,InstSimplify] Optimize select followed by and/or/xor adds 2d89ebd5d17 Address unused variable warning adds a9b3303a884 Revert "[NFC] [TargetRegisterInfo] add one use check to loo [...] adds c535a7fdadb [X86] Fix tile spill merge issue. adds bc713f6a004 PR48763: Better handling for classes that inherit a default [...] adds 61f69153e8d [PowerPC] Sign extend comparison operand for signed atomic [...] adds e147eccafa1 [X86][AMX] Clear AMX lit test case. adds e3065ce2384 DR2064: decltype(E) is only a dependent type if E is type-d [...] adds fbb83f18b54 PR24076, PR33655, C++ CWG 1558: Consider the instantiation- [...] adds 5a391d38ac6 Following up on PR48517, fix handling of template arguments [...] adds 4b574008aef [c++20] P1907R1: Support for generalized non-type template [...] adds 24672ddea3c [ORC] Move OrcError.h to include/llvm/ExecutionEngine/Orc/Shared. adds bfbbb62b22f [libc][NFC] Use ASSERT_EQ instead of EXPECT_EQ in fenv/exce [...] adds 7dadcd02d6c Fix a few GCC compiler warnings (NFC) adds ffb254978cf [libc][NFC][Obvious] Add a missing dep. adds 9a0900dc4c6 [NFC][AIX][XCOFF] Fix compile warning on strncpy adds 9cf511aa08a [RISCV] Add intrinsics for vector AMO operations adds a11f8b1ad66 [libc++] [P0935] [C++20] Eradicating unnecessarily explicit [...] adds d4bb3ef5327 [libc][NFC] Remove dead code adds e517dff50a4 [libc][NFC] remove dependency on non standard ssize_t adds b86e7ae66cb [clang][driver][NFC][obvious] Remove obsolete unistd.h include adds 418df4a6ab3 [WebAssembly] call_indirect issues table number relocs adds 831a143e50c [WebAssembly] Change prefix on data segment flags to WASM_D [...] adds 39a2a233f88 [clang][cli] Parse Lang and CodeGen options separately adds 7e1d2224b42 [X86][AMX] Fix the typo. adds c3ce2627949 [NFC] Make remaining cost functions in LoopVectorize.cpp us [...] adds 170199f5626 [llvm][nvptx] add atomicity to counter in ISelLowering adds 95b63c7b139 [ORC] Move LookupRequest from OrcShared to Orc. adds fb5b12e42ef [lit] Harmonize lit and llvm versionning new a003f26539c [llvm] Prevent infinite loop in InstCombine of select statements new c81ea9429f8 [RISCV] Add scalable-vector integer extension patterns new 9a7672ac498 [lldb] Fix crash in "help memory read" new 244ad228f34 [ARM][MachineOutliner] Add stack fixup feature new 079e6646617 [lldb] Re-enable TestPlatformProcessConnect on macos new e448ad787e1 [LLDB] Add support to resize SVE registers at run-time new 4d3081331ad [LLDB] Test SVE dynamic resize with multiple threads new 83daa49758a [LoopRotate] Add PrepareForLTO stage, avoid rotating with i [...] new 49dce85584e [AMDGPU] Simplify AMDGPUInstPrinter::printExpSrcN. NFC. new 58bdfcfac04 Revert 5238e7b302 "[InstCombine] Replace one-use select ope [...] The 10 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: .gitignore | 2 + .../abseil/UpgradeDurationConversionsCheck.cpp | 4 +- .../abseil/UpgradeDurationConversionsCheck.h | 5 +- clang-tools-extra/clangd/ASTSignals.cpp | 42 + clang-tools-extra/clangd/ASTSignals.h | 39 + clang-tools-extra/clangd/CMakeLists.txt | 1 + clang-tools-extra/clangd/ClangdServer.cpp | 15 +- clang-tools-extra/clangd/CodeComplete.cpp | 1 + clang-tools-extra/clangd/CodeComplete.h | 12 +- clang-tools-extra/clangd/CollectMacros.cpp | 8 +- clang-tools-extra/clangd/CollectMacros.h | 18 +- clang-tools-extra/clangd/DumpAST.cpp | 1 + clang-tools-extra/clangd/FindSymbols.cpp | 4 + clang-tools-extra/clangd/FindTarget.cpp | 1 + .../clangd/GlobalCompilationDatabase.cpp | 5 +- clang-tools-extra/clangd/Quality.cpp | 57 +- clang-tools-extra/clangd/Quality.h | 10 + clang-tools-extra/clangd/SemanticHighlighting.cpp | 4 +- clang-tools-extra/clangd/TUScheduler.cpp | 73 +- clang-tools-extra/clangd/TUScheduler.h | 3 + clang-tools-extra/clangd/XRefs.cpp | 2 +- clang-tools-extra/clangd/index/SymbolCollector.cpp | 21 +- clang-tools-extra/clangd/index/remote/Client.cpp | 3 +- .../clangd/quality/model/features.json | 18 +- clang-tools-extra/clangd/quality/model/forest.json | 583744 ++++++++++-------- .../clangd/refactor/tweaks/ExpandAutoType.cpp | 12 +- clang-tools-extra/clangd/tool/ClangdMain.cpp | 1 - .../clangd/unittests/ASTSignalsTests.cpp | 75 + clang-tools-extra/clangd/unittests/CMakeLists.txt | 1 + .../clangd/unittests/CodeCompleteTests.cpp | 47 +- .../clangd/unittests/CollectMacrosTests.cpp | 12 +- .../clangd/unittests/FindSymbolsTests.cpp | 16 +- .../unittests/GlobalCompilationDatabaseTests.cpp | 11 + .../clangd/unittests/ParsedASTTests.cpp | 4 +- .../clangd/unittests/TUSchedulerTests.cpp | 47 +- .../unittests/tweaks/ExpandAutoTypeTests.cpp | 3 + .../readability-function-cognitive-complexity.cpp | 2 +- clang/docs/ClangFormatStyleOptions.rst | 41 +- clang/docs/LibASTMatchersReference.html | 316 +- clang/docs/OpenCLSupport.rst | 89 +- clang/docs/ReleaseNotes.rst | 4 + clang/docs/UsersManual.rst | 157 +- clang/docs/tools/dump_ast_matchers.py | 19 +- clang/include/clang/AST/ASTContext.h | 4 +- clang/include/clang/AST/ASTNodeTraverser.h | 12 +- .../clang/AST/CXXRecordDeclDefinitionBits.def | 4 + clang/include/clang/AST/DeclCXX.h | 11 +- clang/include/clang/AST/DependenceFlags.h | 6 + clang/include/clang/AST/Expr.h | 14 +- clang/include/clang/AST/ExprCXX.h | 10 + clang/include/clang/AST/PropertiesBase.td | 11 + clang/include/clang/AST/RecursiveASTVisitor.h | 2 + clang/include/clang/AST/TemplateArgumentVisitor.h | 2 + clang/include/clang/AST/TemplateBase.h | 53 +- clang/include/clang/AST/Type.h | 4 +- clang/include/clang/ASTMatchers/ASTMatchers.h | 214 +- .../clang/ASTMatchers/ASTMatchersInternal.h | 275 +- clang/include/clang/Basic/DiagnosticGroups.td | 1 + clang/include/clang/Basic/DiagnosticSemaKinds.td | 10 +- clang/include/clang/Driver/Options.td | 1160 +- clang/include/clang/Format/Format.h | 48 +- clang/include/clang/Frontend/CompilerInvocation.h | 22 +- clang/include/clang/Sema/Sema.h | 7 +- .../clang/Tooling/Transformer/RewriteRule.h | 10 +- clang/lib/AST/ASTContext.cpp | 13 +- clang/lib/AST/ASTImporter.cpp | 11 + clang/lib/AST/ASTStructuralEquivalence.cpp | 4 + clang/lib/AST/ComputeDependence.cpp | 13 +- clang/lib/AST/Decl.cpp | 4 + clang/lib/AST/DeclBase.cpp | 16 +- clang/lib/AST/DeclCXX.cpp | 6 +- clang/lib/AST/Expr.cpp | 35 +- clang/lib/AST/ExprCXX.cpp | 11 +- clang/lib/AST/ExprConstant.cpp | 101 +- clang/lib/AST/ItaniumMangle.cpp | 57 +- clang/lib/AST/MicrosoftMangle.cpp | 11 + clang/lib/AST/ODRHash.cpp | 2 + clang/lib/AST/StmtProfile.cpp | 6 + clang/lib/AST/TemplateBase.cpp | 127 +- clang/lib/AST/Type.cpp | 20 +- clang/lib/AST/TypeLoc.cpp | 1 + clang/lib/ASTMatchers/ASTMatchFinder.cpp | 22 + clang/lib/ASTMatchers/ASTMatchersInternal.cpp | 5 + clang/lib/ASTMatchers/Dynamic/Marshallers.h | 52 + clang/lib/ASTMatchers/Dynamic/Registry.cpp | 2 + clang/lib/CodeGen/CGBuiltin.cpp | 80 + clang/lib/CodeGen/CGDebugInfo.cpp | 40 +- clang/lib/CodeGen/CGExprConstant.cpp | 10 +- clang/lib/Driver/ToolChains/Clang.cpp | 24 +- clang/lib/Format/ContinuationIndenter.cpp | 6 - clang/lib/Format/Format.cpp | 5 +- clang/lib/Format/FormatToken.h | 1 + clang/lib/Format/FormatTokenLexer.cpp | 4 + clang/lib/Format/TokenAnnotator.cpp | 3 +- clang/lib/Format/UnwrappedLineFormatter.cpp | 48 +- clang/lib/Format/UnwrappedLineParser.cpp | 15 +- clang/lib/Format/UnwrappedLineParser.h | 2 +- clang/lib/Format/WhitespaceManager.cpp | 3 + clang/lib/Frontend/CompilerInvocation.cpp | 218 +- .../Headers/__clang_cuda_math_forward_declares.h | 3 + clang/lib/Headers/amxintrin.h | 2 +- clang/lib/Index/USRGeneration.cpp | 4 + clang/lib/Sema/SemaDeclCXX.cpp | 3 +- clang/lib/Sema/SemaLookup.cpp | 1 + clang/lib/Sema/SemaOverload.cpp | 19 +- clang/lib/Sema/SemaTemplate.cpp | 237 +- clang/lib/Sema/SemaTemplateDeduction.cpp | 94 +- clang/lib/Sema/SemaTemplateInstantiate.cpp | 16 +- clang/lib/Sema/SemaTemplateVariadic.cpp | 2 + clang/lib/Sema/TreeTransform.h | 12 +- clang/lib/Serialization/ASTReader.cpp | 1 + clang/lib/Serialization/ASTWriter.cpp | 1 + clang/lib/Tooling/Transformer/RewriteRule.cpp | 7 +- clang/test/Analysis/NewDelete-intersections.mm | 9 +- clang/test/Analysis/free.c | 20 +- .../basic.namespace/namespace.udecl/p15.cpp | 12 +- clang/test/CXX/drs/dr15xx.cpp | 14 + clang/test/CXX/drs/dr20xx.cpp | 12 + clang/test/CXX/special/class.ctor/p6-0x.cpp | 31 + clang/test/CXX/special/class.inhctor/p1.cpp | 12 +- clang/test/CXX/special/class.inhctor/p2.cpp | 6 +- clang/test/CodeGen/X86/amx_api.c | 8 +- clang/test/CodeGen/aarch64-tme.cpp | 2 +- clang/test/CodeGen/basic-block-sections.c | 2 +- clang/test/CodeGen/incomplete-function-type.c | 1 + clang/test/CodeGen/math-builtins-long.c | 97 +- clang/test/CodeGen/thinlto-distributed-newpm.ll | 9 - clang/test/CodeGen/ubsan-blacklist-vfs.c | 4 +- .../debug-info-codeview-display-name.cpp | 40 +- .../debug-info-gline-tables-only-codeview.cpp | 30 + clang/test/CodeGenCXX/mangle-ms-templates.cpp | 10 + clang/test/CodeGenCXX/mangle-subst.cpp | 11 + clang/test/CodeGenCXX/mangle-template.cpp | 60 +- .../CodeGenCXX/microsoft-abi-member-pointers.cpp | 10 + clang/test/CodeGenCXX/template-arguments.cpp | 81 + clang/test/Driver/split-debug.c | 9 +- clang/test/Frontend/diagnostics-order.c | 2 +- .../Frontend/optimization-remark-line-directive.c | 2 +- clang/test/Frontend/optimization-remark-new-pm.c | 4 +- .../optimization-remark-with-hotness-new-pm.c | 24 +- clang/test/Frontend/optimization-remark.c | 26 +- clang/test/Frontend/stats-file.c | 2 +- .../OpenMP/distribute_dist_schedule_messages.cpp | 2 +- ...tribute_parallel_for_dist_schedule_messages.cpp | 2 +- ...te_parallel_for_simd_dist_schedule_messages.cpp | 2 +- .../distribute_simd_dist_schedule_messages.cpp | 2 +- .../target_parallel_for_simd_collapse_messages.cpp | 2 +- .../target_parallel_for_simd_ordered_messages.cpp | 2 +- .../test/OpenMP/target_simd_collapse_messages.cpp | 2 +- ...get_teams_distribute_dist_schedule_messages.cpp | 2 +- ...tribute_parallel_for_dist_schedule_messages.cpp | 2 +- ...te_parallel_for_simd_dist_schedule_messages.cpp | 2 +- ...eams_distribute_simd_dist_schedule_messages.cpp | 2 +- clang/test/OpenMP/target_update_from_messages.cpp | 2 +- clang/test/OpenMP/target_update_to_messages.cpp | 2 +- clang/test/OpenMP/task_messages.cpp | 4 +- .../teams_distribute_dist_schedule_messages.cpp | 2 +- ...tribute_parallel_for_dist_schedule_messages.cpp | 2 +- ...te_parallel_for_simd_dist_schedule_messages.cpp | 2 +- ...eams_distribute_simd_dist_schedule_messages.cpp | 2 +- clang/test/PCH/cxx-reference.h | 4 + clang/test/Parser/attr-availability.c | 2 +- clang/test/Sema/invalid-bitwidth-expr.mm | 1 + .../SemaCXX/invalid-template-base-specifier.cpp | 4 +- clang/test/SemaCXX/warn-unused-lambda-capture.cpp | 2 +- clang/test/SemaTemplate/dependent-expr.cpp | 7 +- .../test/SemaTemplate/instantiation-dependence.cpp | 82 + .../test/SemaTemplate/partial-spec-instantiate.cpp | 18 +- ...ontype_cxx1z.cpp => temp_arg_nontype_cxx17.cpp} | 50 +- clang/test/SemaTemplate/temp_arg_nontype_cxx20.cpp | 80 +- .../test/SemaTemplate/temp_arg_template_cxx1z.cpp | 8 +- clang/test/SemaTemplate/temp_class_spec.cpp | 14 + clang/tools/libclang/CIndex.cpp | 5 + clang/tools/libclang/CXCursor.cpp | 3 + clang/unittests/AST/ASTTraverserTest.cpp | 60 + .../ASTMatchers/ASTMatchersNarrowingTest.cpp | 389 + .../ASTMatchers/ASTMatchersTraversalTest.cpp | 654 + clang/unittests/Format/FormatTest.cpp | 208 +- clang/unittests/Format/FormatTestCSharp.cpp | 35 +- clang/www/cxx_dr_status.html | 4 +- compiler-rt/lib/gwp_asan/CMakeLists.txt | 20 +- compiler-rt/lib/gwp_asan/optional/backtrace.h | 48 +- .../lib/gwp_asan/optional/backtrace_fuchsia.cpp | 11 +- .../lib/gwp_asan/optional/backtrace_linux_libc.cpp | 17 +- .../optional/backtrace_sanitizer_common.cpp | 16 +- .../lib/gwp_asan/optional/options_parser.cpp | 249 +- compiler-rt/lib/gwp_asan/optional/options_parser.h | 12 +- compiler-rt/lib/gwp_asan/optional/printf.h | 33 + compiler-rt/lib/gwp_asan/optional/segv_handler.h | 71 +- .../lib/gwp_asan/optional/segv_handler_fuchsia.cpp | 8 +- .../lib/gwp_asan/optional/segv_handler_posix.cpp | 173 +- compiler-rt/lib/gwp_asan/options.inc | 15 + compiler-rt/lib/gwp_asan/tests/CMakeLists.txt | 6 +- compiler-rt/lib/gwp_asan/tests/harness.h | 13 +- compiler-rt/lib/gwp_asan/tests/options.cpp | 63 + .../printf_sanitizer_common.cpp | 15 +- compiler-rt/lib/sanitizer_common/sanitizer_mac.cpp | 45 +- compiler-rt/lib/scudo/scudo_allocator.cpp | 11 +- compiler-rt/lib/scudo/standalone/CMakeLists.txt | 2 +- compiler-rt/lib/scudo/standalone/combined.h | 21 +- compiler-rt/lib/scudo/standalone/flags.cpp | 15 - .../lib/scudo/standalone/tests/CMakeLists.txt | 2 +- .../lib/scudo/standalone/tests/flags_test.cpp | 15 - .../test/hwasan/TestCases/register-dump-read.c | 12 +- .../test/scudo/standalone/unit/lit.site.cfg.py.in | 2 +- compiler-rt/tools/gwp_asan/CMakeLists.txt | 15 +- .../tools/gwp_asan/options_parser_fuzzer.cpp | 12 + flang/CMakeLists.txt | 4 - flang/include/flang/Parser/dump-parse-tree.h | 2 +- flang/include/flang/Parser/parse-tree.h | 4 +- flang/include/flang/Semantics/expression.h | 2 + flang/include/flang/Semantics/semantics.h | 4 +- flang/include/flang/Semantics/tools.h | 1 + flang/include/flang/Version.inc.in | 3 + flang/lib/Evaluate/check-expression.cpp | 11 +- flang/lib/Parser/unparse.cpp | 2 +- flang/lib/Semantics/check-acc-structure.h | 4 +- flang/lib/Semantics/check-declarations.cpp | 8 + flang/lib/Semantics/check-directive-structure.h | 8 +- flang/lib/Semantics/check-omp-structure.cpp | 41 +- flang/lib/Semantics/check-omp-structure.h | 6 + flang/lib/Semantics/expression.cpp | 44 +- flang/lib/Semantics/mod-file.cpp | 79 +- flang/lib/Semantics/resolve-names.cpp | 33 +- flang/lib/Semantics/semantics.cpp | 16 +- flang/lib/Semantics/tools.cpp | 12 +- flang/test/Frontend/input-output-file.f90 | 6 +- flang/test/Semantics/assign03.f90 | 2 +- flang/test/Semantics/call09.f90 | 7 + flang/test/Semantics/modfile07.f90 | 26 + flang/test/Semantics/modfile35.f90 | 6 +- flang/test/Semantics/modfile37.f90 | 32 + flang/test/Semantics/modfile38.f90 | 35 + flang/test/Semantics/modfile39.f90 | 48 + flang/test/Semantics/omp-do01-positivecase.f90 | 19 + flang/test/Semantics/omp-do01.f90 | 12 +- flang/test/Semantics/omp-do05-positivecase.f90 | 36 + flang/test/Semantics/omp-do05.f90 | 38 +- flang/test/Semantics/resolve53.f90 | 4 +- flang/test/Semantics/separate-mp02.f90 | 12 +- flang/tools/f18/CMakeLists.txt | 2 - flang/tools/f18/f18.cpp | 15 +- flang/tools/f18/f18_version.h.in | 9 - libc/benchmarks/JSON.cpp | 5 - libc/benchmarks/LibcMemoryBenchmarkMain.cpp | 2 - libc/config/linux/aarch64/entrypoints.txt | 1 + libc/config/linux/x86_64/entrypoints.txt | 1 + libc/include/CMakeLists.txt | 1 + libc/src/__support/common.h | 23 + libc/src/ctype/isascii.h | 2 + libc/src/string/CMakeLists.txt | 12 + libc/src/string/memmove.cpp | 65 + libc/src/{ctype/isascii.h => string/memmove.h} | 12 +- libc/src/string/memory_utils/memcpy_utils.h | 33 +- libc/src/string/memory_utils/utils.h | 4 + libc/src/string/x86/memcpy.cpp | 39 +- libc/test/src/ctype/isascii_test.cpp | 4 +- libc/test/src/fenv/exception_status_test.cpp | 44 +- libc/test/src/string/CMakeLists.txt | 11 + libc/test/src/string/memmove_test.cpp | 70 + .../src/string/memory_utils/memcpy_utils_test.cpp | 39 +- libc/utils/UnitTest/FuchsiaTest.h | 6 - libcxx/docs/Cxx2aStatusPaperStatus.csv | 2 +- libcxx/docs/TestingLibcxx.rst | 6 +- libcxx/include/__locale | 8 +- libcxx/include/__memory/allocator_traits.h | 718 +- libcxx/include/algorithm | 12 +- libcxx/include/locale | 42 +- libcxx/include/memory | 4 +- libcxx/include/queue | 19 +- libcxx/include/random | 276 +- libcxx/include/regex | 10 +- libcxx/include/sstream | 89 +- libcxx/include/strstream | 10 +- libcxx/src/locale.cpp | 4 +- libcxx/test/CMakeLists.txt | 4 +- .../priqueue.cons/ctor_comp.pass.cpp | 14 +- .../priqueue.cons/ctor_comp_container.pass.cpp | 19 +- .../priqueue.cons/ctor_comp_rcontainer.pass.cpp | 15 +- .../priqueue.cons/ctor_default.pass.cpp | 18 +- .../queue/queue.cons/ctor_container.pass.cpp | 15 +- .../queue/queue.cons/ctor_default.pass.cpp | 18 +- .../queue/queue.cons/ctor_rcontainer.pass.cpp | 19 +- .../stack/stack.cons/ctor_container.pass.cpp | 17 +- .../stack/stack.cons/ctor_default.pass.cpp | 18 +- .../stack/stack.cons/ctor_rcontainer.pass.cpp | 17 +- .../depr.strstreambuf.cons/default.pass.cpp | 17 +- .../istringstream.cons/default.pass.cpp | 20 +- .../ostringstream.cons/default.pass.cpp | 20 +- .../stringbuf/stringbuf.cons/default.pass.cpp | 17 +- .../stringstream.cons/default.pass.cpp | 20 +- .../type_traits.version.pass.cpp | 10 +- .../version.version.pass.cpp | 10 +- .../conversions/conversions.buffer/ctor.pass.cpp | 21 +- .../conversions.string/ctor_codecvt.pass.cpp | 19 +- .../std/numerics/rand/rand.device/ctor.pass.cpp | 13 +- .../rand.dist.bern.bernoulli/ctor_double.pass.cpp | 19 +- .../rand.dist.bern.bin/ctor_int_double.pass.cpp | 24 +- .../rand.dist.bern.geo/ctor_double.pass.cpp | 23 +- .../rand.dist.bern.negbin/ctor_int_double.pass.cpp | 24 +- .../ctor_double_double.pass.cpp | 24 +- .../rand.dist.norm.chisq/ctor_double.pass.cpp | 23 +- .../rand.dist.norm.f/ctor_double_double.pass.cpp | 24 +- .../ctor_double_double.pass.cpp | 24 +- .../ctor_double_double.pass.cpp | 24 +- .../rand.dist.norm.t/ctor_double.pass.cpp | 23 +- .../rand.dist.pois.exp/ctor_double.pass.cpp | 23 +- .../ctor_double_double.pass.cpp | 24 +- .../ctor_double_double.pass.cpp | 24 +- .../rand.dist.pois.poisson/ctor_double.pass.cpp | 23 +- .../ctor_double_double.pass.cpp | 24 +- .../rand.dist.uni.int/ctor_int_int.pass.cpp | 25 +- .../rand.dist.uni.real/ctor_int_int.pass.cpp | 44 - .../rand.dist.uni.real/ctor_real_real.pass.cpp | 64 + .../rand.eng.lcong/ctor_result_type.pass.cpp | 77 +- .../rand.eng.mers/ctor_result_type.pass.cpp | 39 +- .../rand.eng.sub/ctor_result_type.pass.cpp | 41 +- .../re.results/re.results.const/default.pass.cpp | 23 +- .../thread.lock.guard/adopt_lock.pass.cpp | 8 +- .../thread.lock/thread.lock.guard/mutex.pass.cpp | 8 +- .../make_implicit.h} | 28 +- .../generate_feature_test_macro_components.py | 99 +- libunwind/include/__libunwind_config.h | 7 + libunwind/include/libunwind.h | 152 + libunwind/src/Registers.hpp | 442 + libunwind/src/Unwind-sjlj.c | 12 + libunwind/src/libunwind.cpp | 2 + lld/ELF/Arch/AArch64.cpp | 1 + lld/ELF/Arch/PPC.cpp | 2 + lld/test/COFF/driver.test | 2 +- lld/test/COFF/manifestinput-error.test | 2 +- lld/test/COFF/nodefaultlib.test | 4 +- .../COFF/pdb-type-server-invalid-signature.yaml | 4 +- lld/test/ELF/archive-thin-missing-member.s | 8 +- lld/test/ELF/basic.s | 4 +- .../ELF/global-offset-table-position-aarch64.s | 2 +- lld/test/ELF/lto/devirt_vcall_vis_public.ll | 36 +- lld/test/ELF/ppc32-reloc-addr.s | 7 +- lld/test/ELF/symbol-ordering-file.s | 2 +- lld/test/wasm/alias.s | 8 - lld/test/wasm/call-indirect.ll | 6 +- lld/test/wasm/compress-relocs.ll | 2 +- lld/test/wasm/export-table-explicit.test | 31 + lld/test/wasm/init-fini.ll | 18 +- lld/test/wasm/local-symbols.ll | 8 - lld/test/wasm/locals-duplicate.test | 55 +- lld/test/wasm/pie.ll | 16 +- lld/test/wasm/section-symbol-relocs.yaml | 4 +- lld/test/wasm/shared.ll | 16 +- lld/test/wasm/signature-mismatch.ll | 9 +- lld/test/wasm/stack-pointer.ll | 8 - lld/test/wasm/weak-alias.ll | 5 + lld/wasm/Driver.cpp | 59 + lld/wasm/InputFiles.cpp | 75 + lld/wasm/InputFiles.h | 1 + lld/wasm/MarkLive.cpp | 3 + lld/wasm/OutputSections.cpp | 6 +- lld/wasm/SymbolTable.cpp | 12 + lld/wasm/SymbolTable.h | 3 + lld/wasm/Symbols.cpp | 1 + lld/wasm/Symbols.h | 5 + lld/wasm/SyntheticSections.cpp | 39 +- lld/wasm/SyntheticSections.h | 13 +- lld/wasm/Writer.cpp | 26 +- lldb/bindings/interface/SBAddress.i | 16 +- lldb/bindings/interface/SBAttachInfo.i | 4 +- lldb/bindings/interface/SBBreakpoint.i | 12 +- lldb/bindings/interface/SBBreakpointLocation.i | 2 +- lldb/bindings/interface/SBBreakpointName.i | 4 +- lldb/bindings/interface/SBBroadcaster.i | 6 +- lldb/bindings/interface/SBCommandInterpreter.i | 8 +- .../interface/SBCommandInterpreterRunOptions.i | 14 +- lldb/bindings/interface/SBCommandReturnObject.i | 4 +- lldb/bindings/interface/SBCommunication.i | 3 + lldb/bindings/interface/SBCompileUnit.i | 36 +- lldb/bindings/interface/SBData.i | 3 + lldb/bindings/interface/SBDebugger.i | 200 +- lldb/bindings/interface/SBEnvironment.i | 3 +- lldb/bindings/interface/SBError.i | 4 +- lldb/bindings/interface/SBEvent.i | 32 +- lldb/bindings/interface/SBExecutionContext.i | 3 + lldb/bindings/interface/SBFile.i | 2 +- lldb/bindings/interface/SBFileSpec.i | 2 +- lldb/bindings/interface/SBFileSpecList.i | 3 + lldb/bindings/interface/SBFrame.i | 64 +- lldb/bindings/interface/SBFunction.i | 2 +- lldb/bindings/interface/SBHostOS.i | 3 + lldb/bindings/interface/SBInstruction.i | 3 + lldb/bindings/interface/SBInstructionList.i | 10 +- lldb/bindings/interface/SBLanguageRuntime.i | 3 + lldb/bindings/interface/SBLaunchInfo.i | 3 + lldb/bindings/interface/SBLineEntry.i | 38 +- lldb/bindings/interface/SBListener.i | 2 +- lldb/bindings/interface/SBMemoryRegionInfoList.i | 3 + lldb/bindings/interface/SBModule.i | 20 +- lldb/bindings/interface/SBModuleSpec.i | 3 + lldb/bindings/interface/SBPlatform.i | 8 +- lldb/bindings/interface/SBProcess.i | 110 +- lldb/bindings/interface/SBQueue.i | 3 + lldb/bindings/interface/SBQueueItem.i | 3 + lldb/bindings/interface/SBReproducer.i | 4 + lldb/bindings/interface/SBSection.i | 22 +- lldb/bindings/interface/SBSourceManager.i | 2 +- lldb/bindings/interface/SBStream.i | 2 +- lldb/bindings/interface/SBStringList.i | 3 + lldb/bindings/interface/SBStructuredData.i | 9 +- lldb/bindings/interface/SBSymbol.i | 4 +- lldb/bindings/interface/SBSymbolContext.i | 2 +- lldb/bindings/interface/SBSymbolContextList.i | 2 +- lldb/bindings/interface/SBTarget.i | 202 +- lldb/bindings/interface/SBThread.i | 6 +- lldb/bindings/interface/SBThreadPlan.i | 6 +- lldb/bindings/interface/SBTrace.i | 3 + lldb/bindings/interface/SBTraceOptions.i | 5 + lldb/bindings/interface/SBType.i | 172 +- lldb/bindings/interface/SBTypeEnumMember.i | 7 +- lldb/bindings/interface/SBValue.i | 72 +- lldb/bindings/interface/SBValueList.i | 111 +- lldb/bindings/interface/SBVariablesOptions.i | 3 + lldb/bindings/interface/SBWatchpoint.i | 2 +- lldb/bindings/python/python-extensions.swig | 27 +- lldb/bindings/python/python.swig | 34 +- lldb/docs/CMakeLists.txt | 71 +- lldb/docs/_lldb/__init__.py | 9 + lldb/docs/conf.py | 20 +- lldb/docs/design/reproducers.rst | 2 +- lldb/docs/design/sbapi.rst | 2 +- lldb/docs/index.rst | 2 +- lldb/docs/man/lldb.rst | 4 +- lldb/docs/python_api.rst | 98 + lldb/docs/resources/build.rst | 2 +- lldb/docs/resources/contributing.rst | 14 +- lldb/docs/use/python.rst | 10 +- lldb/docs/use/variable.rst | 14 +- lldb/include/lldb/Utility/OptionDefinition.h | 5 +- lldb/include/lldb/lldb-enumerations.h | 1 + .../Python/lldbsuite/test/lldbplatformutil.py | 14 +- lldb/packages/Python/lldbsuite/test/lldbtest.py | 3 +- .../Python/lldbsuite/test/make/Makefile.rules | 20 +- .../test/tools/lldb-server/lldbgdbserverutils.py | 3 - .../Linux/NativeRegisterContextLinux_arm64.cpp | 23 +- .../Process/Utility/DynamicRegisterInfo.cpp | 102 +- .../Plugins/Process/Utility/DynamicRegisterInfo.h | 18 +- .../gdb-remote/GDBRemoteRegisterContext.cpp | 109 +- .../Process/gdb-remote/GDBRemoteRegisterContext.h | 13 +- .../Process/gdb-remote/ProcessGDBRemote.cpp | 43 +- .../Plugins/Process/gdb-remote/ProcessGDBRemote.h | 2 +- .../Plugins/Process/gdb-remote/ThreadGDBRemote.cpp | 12 +- .../Plugins/Process/gdb-remote/ThreadGDBRemote.h | 4 + .../Plugins/Process/minidump/MinidumpParser.cpp | 26 +- .../Plugins/TypeSystem/Clang/TypeSystemClang.cpp | 3 + lldb/test/API/commands/help/TestHelp.py | 5 + .../rw_access_dynamic_resize/Makefile | 5 + .../TestSVEThreadedDynamic.py | 138 + .../rw_access_dynamic_resize/main.c | 96 + .../TestPlatformProcessConnect.py | 1 + .../register-reading/TestGdbRemoteGPacket.py | 2 + lldb/tools/debugserver/source/CMakeLists.txt | 4 +- .../Process/minidump/MinidumpParserTest.cpp | 41 + llvm/CODE_OWNERS.TXT | 8 +- llvm/cmake/modules/AddSphinxTarget.cmake | 10 +- llvm/docs/CodeGenerator.rst | 2 +- llvm/docs/DebuggingJITedCode.rst | 201 +- llvm/docs/LangRef.rst | 107 +- .../LLJITDumpObjects/LLJITDumpObjects.cpp | 1 + llvm/include/llvm/ADT/Optional.h | 20 +- llvm/include/llvm/ADT/STLExtras.h | 2 +- llvm/include/llvm/ADT/SmallVector.h | 41 +- llvm/include/llvm/ADT/StringExtras.h | 22 +- llvm/include/llvm/Analysis/AliasAnalysis.h | 8 + llvm/include/llvm/Analysis/BasicAliasAnalysis.h | 15 +- llvm/include/llvm/Analysis/CodeMetrics.h | 3 +- llvm/include/llvm/Analysis/InlineAdvisor.h | 39 +- llvm/include/llvm/Analysis/LoopInfoImpl.h | 3 +- llvm/include/llvm/Analysis/MLInlineAdvisor.h | 10 +- llvm/include/llvm/Analysis/ReplayInlineAdvisor.h | 2 +- llvm/include/llvm/Analysis/VectorUtils.h | 5 + llvm/include/llvm/BinaryFormat/Dwarf.h | 9 +- llvm/include/llvm/BinaryFormat/Wasm.h | 11 +- .../llvm/CodeGen/GlobalISel/MIPatternMatch.h | 14 + llvm/include/llvm/CodeGen/LiveRegUnits.h | 1 - .../ExecutionEngine/Orc/CompileOnDemandLayer.h | 2 +- .../llvm/ExecutionEngine/Orc/ExecutionUtils.h | 2 +- llvm/include/llvm/ExecutionEngine/Orc/LLJIT.h | 13 +- .../Orc/OrcRPCTargetProcessControl.h | 2 +- .../ExecutionEngine/Orc/OrcRemoteTargetServer.h | 2 +- .../ExecutionEngine/Orc/{ => Shared}/OrcError.h | 0 .../llvm/ExecutionEngine/Orc/Shared/RPCUtils.h | 2 +- .../ExecutionEngine/Orc/Shared/Serialization.h | 2 +- .../Orc/Shared/TargetProcessControlTypes.h | 9 - .../ExecutionEngine/Orc/TargetProcessControl.h | 12 +- llvm/include/llvm/Frontend/OpenACC/CMakeLists.txt | 2 +- llvm/include/llvm/IR/DerivedTypes.h | 3 + llvm/include/llvm/IR/IRBuilder.h | 7 + llvm/include/llvm/IR/Intrinsics.h | 3 + llvm/include/llvm/IR/Intrinsics.td | 10 + llvm/include/llvm/IR/IntrinsicsAArch64.td | 441 +- llvm/include/llvm/IR/IntrinsicsRISCV.td | 28 + llvm/include/llvm/LTO/legacy/LTOCodeGenerator.h | 11 +- llvm/include/llvm/Object/ELF.h | 315 + llvm/include/llvm/ObjectYAML/ELFYAML.h | 8 +- llvm/include/llvm/Option/OptParser.td | 41 +- llvm/include/llvm/Passes/PassBuilder.h | 3 +- llvm/include/llvm/Support/GenericDomTree.h | 4 +- llvm/include/llvm/Support/KnownBits.h | 4 +- llvm/include/llvm/Support/MathExtras.h | 2 +- llvm/include/llvm/Support/Program.h | 12 +- llvm/include/llvm/Transforms/IPO/Inliner.h | 9 +- llvm/include/llvm/Transforms/Scalar.h | 2 +- llvm/include/llvm/Transforms/Scalar/LoopRotation.h | 4 +- .../llvm/Transforms/Utils/BasicBlockUtils.h | 97 +- .../llvm/Transforms/Utils/LoopRotationUtils.h | 3 +- llvm/lib/Analysis/BasicAliasAnalysis.cpp | 125 +- llvm/lib/Analysis/CGSCCPassManager.cpp | 2 +- llvm/lib/Analysis/CodeMetrics.cpp | 12 +- llvm/lib/Analysis/DevelopmentModeInlineAdvisor.cpp | 12 +- llvm/lib/Analysis/GlobalsModRef.cpp | 6 +- llvm/lib/Analysis/InlineAdvisor.cpp | 39 +- llvm/lib/Analysis/InstructionSimplify.cpp | 74 +- llvm/lib/Analysis/LazyCallGraph.cpp | 2 +- llvm/lib/Analysis/LoopInfo.cpp | 2 +- llvm/lib/Analysis/MLInlineAdvisor.cpp | 30 +- llvm/lib/Analysis/ModuleSummaryAnalysis.cpp | 2 +- llvm/lib/Analysis/ReplayInlineAdvisor.cpp | 2 +- llvm/lib/Analysis/ScalarEvolution.cpp | 3 +- llvm/lib/Analysis/VFABIDemangling.cpp | 6 +- llvm/lib/Analysis/ValueTracking.cpp | 13 +- llvm/lib/BinaryFormat/Dwarf.cpp | 3 + llvm/lib/Bitcode/Writer/BitcodeWriter.cpp | 2 +- llvm/lib/CodeGen/Analysis.cpp | 27 +- .../AsmPrinter/DbgEntityHistoryCalculator.cpp | 2 +- llvm/lib/CodeGen/BranchFolding.cpp | 2 +- llvm/lib/CodeGen/CodeGenPrepare.cpp | 4 +- llvm/lib/CodeGen/FixupStatepointCallerSaved.cpp | 8 +- llvm/lib/CodeGen/GlobalISel/GISelKnownBits.cpp | 3 +- llvm/lib/CodeGen/InlineSpiller.cpp | 2 +- llvm/lib/CodeGen/IntrinsicLowering.cpp | 1 + .../CodeGen/LiveDebugValues/InstrRefBasedImpl.cpp | 8 +- llvm/lib/CodeGen/MachineBasicBlock.cpp | 16 +- llvm/lib/CodeGen/MachinePipeliner.cpp | 1 - llvm/lib/CodeGen/PHIElimination.cpp | 3 +- llvm/lib/CodeGen/RDFLiveness.cpp | 4 +- llvm/lib/CodeGen/RegAllocFast.cpp | 3 +- llvm/lib/CodeGen/RegisterScavenging.cpp | 2 +- llvm/lib/CodeGen/SafeStackLayout.cpp | 2 +- llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp | 136 +- llvm/lib/CodeGen/SelectionDAG/FastISel.cpp | 2 + .../CodeGen/SelectionDAG/FunctionLoweringInfo.cpp | 6 +- llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp | 19 +- .../CodeGen/SelectionDAG/LegalizeFloatTypes.cpp | 41 +- llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp | 10 +- .../CodeGen/SelectionDAG/SelectionDAGBuilder.cpp | 7 +- llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp | 76 +- llvm/lib/CodeGen/StackMaps.cpp | 6 + llvm/lib/DWARFLinker/DWARFLinker.cpp | 2 +- .../CodeView/DebugFrameDataSubsection.cpp | 7 +- llvm/lib/DebugInfo/GSYM/GsymCreator.cpp | 2 +- llvm/lib/DebugInfo/PDB/Native/SymbolCache.cpp | 9 +- llvm/lib/Demangle/MicrosoftDemangleNodes.cpp | 1 - llvm/lib/ExecutionEngine/JITLink/ELF_x86_64.cpp | 50 + llvm/lib/ExecutionEngine/Orc/Core.cpp | 2 +- llvm/lib/ExecutionEngine/Orc/LLJIT.cpp | 27 +- llvm/lib/ExecutionEngine/Orc/Shared/OrcError.cpp | 2 +- llvm/lib/ExecutionEngine/Orc/SpeculateAnalyses.cpp | 9 +- .../Orc/TPCDynamicLibrarySearchGenerator.cpp | 2 +- .../ExecutionEngine/Orc/TargetProcessControl.cpp | 3 +- llvm/lib/FileCheck/FileCheck.cpp | 12 +- llvm/lib/IR/AutoUpgrade.cpp | 1 - llvm/lib/IR/DataLayout.cpp | 3 +- llvm/lib/IR/DebugInfoMetadata.cpp | 1 + llvm/lib/IR/IRBuilder.cpp | 11 +- llvm/lib/IR/LLVMContextImpl.cpp | 2 +- llvm/lib/IR/Type.cpp | 23 +- llvm/lib/IR/Verifier.cpp | 96 +- llvm/lib/LTO/LTOCodeGenerator.cpp | 27 +- llvm/lib/MC/MCParser/AsmParser.cpp | 13 +- llvm/lib/MC/WasmObjectWriter.cpp | 27 +- llvm/lib/MC/XCOFFObjectWriter.cpp | 11 +- llvm/lib/Object/COFFObjectFile.cpp | 7 +- llvm/lib/Object/SymbolSize.cpp | 2 +- llvm/lib/Object/WasmObjectFile.cpp | 8 +- llvm/lib/ObjectYAML/DWARFEmitter.cpp | 3 +- llvm/lib/ObjectYAML/ELFEmitter.cpp | 8 +- llvm/lib/ObjectYAML/ELFYAML.cpp | 8 +- llvm/lib/ObjectYAML/MachOEmitter.cpp | 6 +- llvm/lib/ObjectYAML/WasmEmitter.cpp | 4 +- llvm/lib/ObjectYAML/WasmYAML.cpp | 4 +- llvm/lib/Passes/PassBuilder.cpp | 31 +- llvm/lib/Passes/PassRegistry.def | 7 +- llvm/lib/Passes/StandardInstrumentations.cpp | 1 - llvm/lib/ProfileData/SampleProf.cpp | 6 +- llvm/lib/Support/DebugCounter.cpp | 2 +- llvm/lib/Support/KnownBits.cpp | 43 +- llvm/lib/Support/Program.cpp | 14 +- llvm/lib/Support/Unix/Path.inc | 2 - llvm/lib/Support/Unix/Program.inc | 6 +- llvm/lib/Support/Windows/Program.inc | 18 +- llvm/lib/Support/Windows/Threading.inc | 25 +- llvm/lib/TableGen/Record.cpp | 4 +- llvm/lib/Target/AArch64/AArch64.td | 9 +- llvm/lib/Target/AArch64/AArch64ISelLowering.cpp | 89 +- llvm/lib/Target/AArch64/AArch64ISelLowering.h | 12 + llvm/lib/Target/AArch64/AArch64InstrGISel.td | 12 + llvm/lib/Target/AArch64/AArch64SVEInstrInfo.td | 29 +- llvm/lib/Target/AArch64/AArch64SchedA64FX.td | 3890 + llvm/lib/Target/AArch64/AArch64Subtarget.cpp | 8 +- .../AArch64/GISel/AArch64InstructionSelector.cpp | 53 +- .../AArch64/GISel/AArch64RegisterBankInfo.cpp | 14 +- llvm/lib/Target/AMDGPU/AMDGPUAlwaysInlinePass.cpp | 5 +- llvm/lib/Target/AMDGPU/AMDGPUPromoteAlloca.cpp | 8 +- llvm/lib/Target/AMDGPU/AMDILCFGStructurizer.cpp | 2 +- .../Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp | 235 +- .../AMDGPU/MCTargetDesc/AMDGPUAsmBackend.cpp | 1 - .../AMDGPU/MCTargetDesc/AMDGPUInstPrinter.cpp | 21 +- .../Target/AMDGPU/MCTargetDesc/AMDGPUInstPrinter.h | 6 +- .../lib/Target/AMDGPU/R600ControlFlowFinalizer.cpp | 7 +- llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp | 145 +- llvm/lib/Target/ARM/ARMBaseInstrInfo.h | 15 + llvm/lib/Target/ARM/ARMBlockPlacement.cpp | 4 + llvm/lib/Target/ARM/ARMCallLowering.cpp | 8 +- llvm/lib/Target/ARM/ARMConstantIslandPass.cpp | 32 +- llvm/lib/Target/ARM/ARMTargetMachine.cpp | 8 +- llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp | 1 - llvm/lib/Target/ARM/MVEGatherScatterLowering.cpp | 1 - llvm/lib/Target/ARM/MVETailPredication.cpp | 22 +- llvm/lib/Target/BPF/BPFISelDAGToDAG.cpp | 2 - llvm/lib/Target/Hexagon/HexagonBlockRanges.cpp | 2 +- llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp | 2 +- .../Hexagon/MCTargetDesc/HexagonMCInstrInfo.cpp | 2 +- llvm/lib/Target/Mips/MipsDelaySlotFiller.cpp | 6 +- llvm/lib/Target/NVPTX/NVPTXISelDAGToDAG.cpp | 4 +- llvm/lib/Target/NVPTX/NVPTXISelLowering.cpp | 26 +- llvm/lib/Target/NVPTX/NVPTXISelLowering.h | 3 +- .../PowerPC/MCTargetDesc/PPCMCTargetDesc.cpp | 12 +- llvm/lib/Target/PowerPC/PPC.td | 4 + llvm/lib/Target/PowerPC/PPCISelLowering.cpp | 80 +- llvm/lib/Target/PowerPC/PPCInstr64Bit.td | 7 +- llvm/lib/Target/PowerPC/PPCInstrInfo.td | 7 + llvm/lib/Target/PowerPC/PPCInstrVSX.td | 20 +- llvm/lib/Target/PowerPC/PPCSubtarget.cpp | 2 + llvm/lib/Target/PowerPC/PPCSubtarget.h | 2 + llvm/lib/Target/PowerPC/PPCTargetMachine.cpp | 7 + llvm/lib/Target/RISCV/AsmParser/CMakeLists.txt | 1 - llvm/lib/Target/RISCV/AsmParser/RISCVAsmParser.cpp | 4 +- llvm/lib/Target/RISCV/CMakeLists.txt | 2 - .../RISCV/Disassembler/RISCVDisassembler.cpp | 2 +- llvm/lib/Target/RISCV/MCTargetDesc/CMakeLists.txt | 3 +- .../Target/RISCV/MCTargetDesc/RISCVAsmBackend.h | 2 +- .../{Utils => MCTargetDesc}/RISCVBaseInfo.cpp | 0 .../RISCV/{Utils => MCTargetDesc}/RISCVBaseInfo.h | 5 +- .../Target/RISCV/MCTargetDesc/RISCVELFStreamer.cpp | 4 +- .../Target/RISCV/MCTargetDesc/RISCVInstPrinter.cpp | 5 +- .../RISCV/MCTargetDesc/RISCVMCCodeEmitter.cpp | 2 +- .../RISCV/MCTargetDesc/RISCVMCTargetDesc.cpp | 2 +- .../RISCV/{Utils => MCTargetDesc}/RISCVMatInt.cpp | 0 .../RISCV/{Utils => MCTargetDesc}/RISCVMatInt.h | 0 llvm/lib/Target/RISCV/RISCV.h | 2 +- llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp | 2 +- llvm/lib/Target/RISCV/RISCVISelLowering.cpp | 138 +- llvm/lib/Target/RISCV/RISCVISelLowering.h | 12 + llvm/lib/Target/RISCV/RISCVInstrInfo.cpp | 2 +- llvm/lib/Target/RISCV/RISCVInstrInfo.td | 6 +- llvm/lib/Target/RISCV/RISCVInstrInfoB.td | 290 +- llvm/lib/Target/RISCV/RISCVInstrInfoVPseudos.td | 219 +- llvm/lib/Target/RISCV/RISCVInstrInfoVSDPatterns.td | 39 + llvm/lib/Target/RISCV/RISCVRegisterInfo.td | 9 +- llvm/lib/Target/RISCV/RISCVSubtarget.h | 2 +- llvm/lib/Target/RISCV/RISCVTargetMachine.cpp | 2 +- llvm/lib/Target/RISCV/RISCVTargetTransformInfo.cpp | 2 +- llvm/lib/Target/RISCV/Utils/CMakeLists.txt | 10 - .../WebAssembly/AsmParser/WebAssemblyAsmParser.cpp | 42 +- .../MCTargetDesc/WebAssemblyInstPrinter.cpp | 2 +- .../MCTargetDesc/WebAssemblyMCTargetDesc.h | 10 + .../lib/Target/WebAssembly/WebAssemblyFastISel.cpp | 15 +- .../Target/WebAssembly/WebAssemblyISelLowering.cpp | 18 +- .../lib/Target/WebAssembly/WebAssemblyInstrCall.td | 18 +- .../Target/WebAssembly/WebAssemblyMCInstLower.cpp | 4 +- .../Target/WebAssembly/WebAssemblyRegStackify.cpp | 15 +- llvm/lib/Target/X86/MCTargetDesc/X86AsmBackend.cpp | 5 +- llvm/lib/Target/X86/X86.td | 3 +- llvm/lib/Target/X86/X86CmovConversion.cpp | 2 +- llvm/lib/Target/X86/X86FlagsCopyLowering.cpp | 1 - llvm/lib/Target/X86/X86ISelLowering.cpp | 123 +- llvm/lib/Target/X86/X86IndirectThunks.cpp | 1 - llvm/lib/Target/X86/X86MCInstLower.cpp | 6 +- llvm/lib/TextAPI/MachO/InterfaceFile.cpp | 2 - llvm/lib/TextAPI/MachO/TextStub.cpp | 24 +- llvm/lib/Transforms/Coroutines/CoroElide.cpp | 23 +- llvm/lib/Transforms/Coroutines/CoroFrame.cpp | 11 +- llvm/lib/Transforms/IPO/ArgumentPromotion.cpp | 3 +- llvm/lib/Transforms/IPO/AttributorAttributes.cpp | 1 - llvm/lib/Transforms/IPO/IROutliner.cpp | 2 - llvm/lib/Transforms/IPO/Inliner.cpp | 8 +- llvm/lib/Transforms/IPO/OpenMPOpt.cpp | 4 +- llvm/lib/Transforms/IPO/PassManagerBuilder.cpp | 4 +- llvm/lib/Transforms/IPO/ThinLTOBitcodeWriter.cpp | 2 +- llvm/lib/Transforms/IPO/WholeProgramDevirt.cpp | 4 +- .../Transforms/InstCombine/InstCombineAndOrXor.cpp | 29 +- .../InstCombine/InstCombineMulDivRem.cpp | 17 +- .../Instrumentation/HWAddressSanitizer.cpp | 6 +- .../Instrumentation/SanitizerCoverage.cpp | 2 +- .../Transforms/Scalar/ConstraintElimination.cpp | 7 +- llvm/lib/Transforms/Scalar/LoopInterchange.cpp | 4 +- llvm/lib/Transforms/Scalar/LoopRotation.cpp | 29 +- llvm/lib/Transforms/Scalar/LoopSink.cpp | 2 +- .../Transforms/Scalar/LowerMatrixIntrinsics.cpp | 14 +- llvm/lib/Transforms/Scalar/NewGVN.cpp | 7 +- .../Transforms/Scalar/RewriteStatepointsForGC.cpp | 4 +- llvm/lib/Transforms/Scalar/SROA.cpp | 3 +- llvm/lib/Transforms/Utils/BasicBlockUtils.cpp | 233 +- llvm/lib/Transforms/Utils/BreakCriticalEdges.cpp | 18 +- llvm/lib/Transforms/Utils/BuildLibCalls.cpp | 176 + llvm/lib/Transforms/Utils/CallPromotionUtils.cpp | 4 +- llvm/lib/Transforms/Utils/Debugify.cpp | 4 +- llvm/lib/Transforms/Utils/LCSSA.cpp | 5 +- llvm/lib/Transforms/Utils/Local.cpp | 9 + llvm/lib/Transforms/Utils/LoopRotationUtils.cpp | 17 +- llvm/lib/Transforms/Utils/LoopUtils.cpp | 4 +- llvm/lib/Transforms/Utils/SimplifyCFG.cpp | 107 +- llvm/lib/Transforms/Utils/SimplifyLibCalls.cpp | 4 +- llvm/lib/Transforms/Vectorize/LoopVectorize.cpp | 135 +- llvm/lib/Transforms/Vectorize/SLPVectorizer.cpp | 229 +- llvm/lib/Transforms/Vectorize/VPlan.cpp | 5 +- llvm/lib/Transforms/Vectorize/VectorCombine.cpp | 58 +- .../Assembler/aarch64-intrinsics-attributes.ll | 26 + .../AArch64/GlobalISel/regbank-fp-use-def.mir | 46 +- .../CodeGen/AArch64/GlobalISel/select-fcmp.mir | 53 + .../CodeGen/AArch64/GlobalISel/select-fp-casts.mir | 71 +- llvm/test/CodeGen/AArch64/aarch64-dup-ext-crash.ll | 33 + llvm/test/CodeGen/AArch64/machine-combiner-madd.ll | 1 + .../AArch64/preferred-function-alignment.ll | 2 +- llvm/test/CodeGen/AMDGPU/r600-legalize-umax-bug.ll | 2 +- .../GlobalISel/irtranslator-varargs-lowering.ll | 21 + llvm/test/CodeGen/ARM/ParallelDSP/aliasing.ll | 2 +- .../CodeGen/ARM/ParallelDSP/multi-use-loads.ll | 14 +- llvm/test/CodeGen/ARM/ParallelDSP/smlad0.ll | 6 +- llvm/test/CodeGen/ARM/ParallelDSP/smlad1.ll | 2 +- llvm/test/CodeGen/ARM/ParallelDSP/smlad10.ll | 2 +- llvm/test/CodeGen/ARM/ParallelDSP/smlad11.ll | 2 +- llvm/test/CodeGen/ARM/ParallelDSP/smlad12.ll | 2 +- llvm/test/CodeGen/ARM/ParallelDSP/smlad2.ll | 2 +- llvm/test/CodeGen/ARM/ParallelDSP/smlad3.ll | 2 +- llvm/test/CodeGen/ARM/ParallelDSP/smlad4.ll | 2 +- llvm/test/CodeGen/ARM/ParallelDSP/smlad5.ll | 2 +- llvm/test/CodeGen/ARM/ParallelDSP/smlad8.ll | 2 +- llvm/test/CodeGen/ARM/ParallelDSP/smlad9.ll | 2 +- llvm/test/CodeGen/ARM/ParallelDSP/smladx-1.ll | 4 +- llvm/test/CodeGen/ARM/ParallelDSP/smlald0.ll | 8 +- llvm/test/CodeGen/ARM/ParallelDSP/smlald1.ll | 2 +- llvm/test/CodeGen/ARM/ParallelDSP/smlald2.ll | 6 +- llvm/test/CodeGen/ARM/ParallelDSP/smlaldx-1.ll | 4 +- llvm/test/CodeGen/ARM/ParallelDSP/smlaldx-2.ll | 4 +- llvm/test/CodeGen/ARM/machine-outliner-default.mir | 117 - .../CodeGen/ARM/machine-outliner-no-lr-save.mir | 56 - .../ARM/machine-outliner-stack-fixup-arm.mir | 186 + .../ARM/machine-outliner-stack-fixup-thumb.mir | 231 + llvm/test/CodeGen/PowerPC/and-mask.ll | 1 + llvm/test/CodeGen/PowerPC/atomics-regression.ll | 440 +- llvm/test/CodeGen/PowerPC/bool-math.ll | 1 + llvm/test/CodeGen/PowerPC/bswap64.ll | 4 + llvm/test/CodeGen/PowerPC/builtins-ppc-p9-darn.ll | 1 + llvm/test/CodeGen/PowerPC/cmpb-ppc32.ll | 5 +- llvm/test/CodeGen/PowerPC/cmpb.ll | 5 +- llvm/test/CodeGen/PowerPC/constant-combines.ll | 1 + llvm/test/CodeGen/PowerPC/constants-i64.ll | 5 +- llvm/test/CodeGen/PowerPC/fdiv.ll | 1 + llvm/test/CodeGen/PowerPC/fma-assoc.ll | 5 + llvm/test/CodeGen/PowerPC/ftrunc-vec.ll | 1 + llvm/test/CodeGen/PowerPC/hoist-logic.ll | 1 + llvm/test/CodeGen/PowerPC/inc-of-add.ll | 1 + llvm/test/CodeGen/PowerPC/legalize-invert-br_cc.ll | 33 + llvm/test/CodeGen/PowerPC/maddld.ll | 1 + llvm/test/CodeGen/PowerPC/mi-peephole-splat.ll | 4 + llvm/test/CodeGen/PowerPC/mulli.ll | 1 + llvm/test/CodeGen/PowerPC/ori_imm32.ll | 1 + llvm/test/CodeGen/PowerPC/ori_imm64.ll | 1 + llvm/test/CodeGen/PowerPC/popcnt-zext.ll | 2 + .../PowerPC/ppcf128-constrained-fp-intrinsics.ll | 96 + llvm/test/CodeGen/PowerPC/pr33093.ll | 1 + llvm/test/CodeGen/PowerPC/pr39478.ll | 1 + llvm/test/CodeGen/PowerPC/rotl-2.ll | 1 + llvm/test/CodeGen/PowerPC/setcc-to-sub.ll | 2 + llvm/test/CodeGen/PowerPC/shift-cmp.ll | 5 +- llvm/test/CodeGen/PowerPC/sign-ext-atomics.ll | 105 + llvm/test/CodeGen/PowerPC/unal-vec-ldst.ll | 5 +- llvm/test/CodeGen/PowerPC/vec_clz.ll | 2 + llvm/test/CodeGen/PowerPC/vec_constants.ll | 1 + llvm/test/CodeGen/PowerPC/vec_revb.ll | 1 + llvm/test/CodeGen/PowerPC/vec_shuffle_p8vector.ll | 2 + llvm/test/CodeGen/PowerPC/vmladduhm.ll | 2 + llvm/test/CodeGen/PowerPC/xxpermdi_mnemonics.s | 53 + llvm/test/CodeGen/RISCV/callee-saved-fpr32s.ll | 12 +- llvm/test/CodeGen/RISCV/callee-saved-fpr64s.ll | 8 +- llvm/test/CodeGen/RISCV/callee-saved-gprs.ll | 8 +- .../RISCV/calling-conv-ilp32-ilp32f-common.ll | 12 +- .../calling-conv-ilp32-ilp32f-ilp32d-common.ll | 44 +- llvm/test/CodeGen/RISCV/calling-conv-ilp32.ll | 12 +- llvm/test/CodeGen/RISCV/calling-conv-ilp32d.ll | 12 +- .../RISCV/calling-conv-ilp32f-ilp32d-common.ll | 10 +- .../RISCV/calling-conv-lp64-lp64f-common.ll | 4 +- .../RISCV/calling-conv-lp64-lp64f-lp64d-common.ll | 22 +- llvm/test/CodeGen/RISCV/calling-conv-lp64.ll | 12 +- .../test/CodeGen/RISCV/calling-conv-rv32f-ilp32.ll | 4 +- llvm/test/CodeGen/RISCV/copysign-casts.ll | 8 +- llvm/test/CodeGen/RISCV/double-br-fcmp.ll | 36 +- llvm/test/CodeGen/RISCV/double-select-fcmp.ll | 43 +- llvm/test/CodeGen/RISCV/float-br-fcmp.ll | 36 +- llvm/test/CodeGen/RISCV/float-select-fcmp.ll | 43 +- llvm/test/CodeGen/RISCV/frame-info.ll | 10 +- .../CodeGen/RISCV/half-bitmanip-dagcombines.ll | 5 +- llvm/test/CodeGen/RISCV/half-br-fcmp.ll | 36 +- llvm/test/CodeGen/RISCV/half-select-fcmp.ll | 43 +- llvm/test/CodeGen/RISCV/neg-abs.ll | 186 +- llvm/test/CodeGen/RISCV/rv32Zbb.ll | 137 +- llvm/test/CodeGen/RISCV/rv32Zbbp.ll | 138 +- llvm/test/CodeGen/RISCV/rv32Zbs.ll | 52 +- llvm/test/CodeGen/RISCV/rv32Zbt.ll | 500 +- llvm/test/CodeGen/RISCV/rv64Zbp.ll | 200 +- llvm/test/CodeGen/RISCV/rv64Zbt.ll | 136 +- llvm/test/CodeGen/RISCV/rvv/saddo-sdnode.ll | 23 + llvm/test/CodeGen/RISCV/rvv/vamoadd-rv32.ll | 734 + llvm/test/CodeGen/RISCV/rvv/vamoadd-rv64.ll | 1714 + llvm/test/CodeGen/RISCV/rvv/vamoand-rv32.ll | 734 + llvm/test/CodeGen/RISCV/rvv/vamoand-rv64.ll | 1714 + llvm/test/CodeGen/RISCV/rvv/vamomax-rv32.ll | 734 + llvm/test/CodeGen/RISCV/rvv/vamomax-rv64.ll | 1714 + llvm/test/CodeGen/RISCV/rvv/vamomaxu-rv32.ll | 734 + llvm/test/CodeGen/RISCV/rvv/vamomaxu-rv64.ll | 1714 + llvm/test/CodeGen/RISCV/rvv/vamomin-rv32.ll | 734 + llvm/test/CodeGen/RISCV/rvv/vamomin-rv64.ll | 1714 + llvm/test/CodeGen/RISCV/rvv/vamominu-rv32.ll | 734 + llvm/test/CodeGen/RISCV/rvv/vamominu-rv64.ll | 1714 + llvm/test/CodeGen/RISCV/rvv/vamoor-rv32.ll | 734 + llvm/test/CodeGen/RISCV/rvv/vamoor-rv64.ll | 1714 + llvm/test/CodeGen/RISCV/rvv/vamoswap-rv32.ll | 2054 + llvm/test/CodeGen/RISCV/rvv/vamoswap-rv64.ll | 3426 + llvm/test/CodeGen/RISCV/rvv/vamoxor-rv32.ll | 734 + llvm/test/CodeGen/RISCV/rvv/vamoxor-rv64.ll | 1714 + llvm/test/CodeGen/RISCV/rvv/vcompress-rv32.ll | 18 + llvm/test/CodeGen/RISCV/rvv/vcompress-rv64.ll | 17 + llvm/test/CodeGen/RISCV/rvv/vexts-sdnode-rv32.ll | 619 + llvm/test/CodeGen/RISCV/rvv/vexts-sdnode-rv64.ll | 619 + llvm/test/CodeGen/RISCV/rvv/vtruncs-sdnode-rv32.ll | 321 + llvm/test/CodeGen/RISCV/rvv/vtruncs-sdnode-rv64.ll | 321 + llvm/test/CodeGen/RISCV/scalable-vector-struct.ll | 25 + llvm/test/CodeGen/RISCV/select-and.ll | 58 + .../RISCV/{bare-select.ll => select-bare.ll} | 22 + llvm/test/CodeGen/RISCV/select-cc.ll | 56 + llvm/test/CodeGen/RISCV/select-const.ll | 156 + .../test/CodeGen/RISCV/select-optimize-multiple.ll | 272 + .../CodeGen/RISCV/select-optimize-multiple.mir | 90 + llvm/test/CodeGen/RISCV/select-or.ll | 58 + llvm/test/CodeGen/RISCV/srem-lkk.ll | 22 +- llvm/test/CodeGen/RISCV/srem-vector-lkk.ll | 98 +- ...tack-realignment-with-variable-sized-objects.ll | 5 +- llvm/test/CodeGen/RISCV/stack-realignment.ll | 128 +- llvm/test/CodeGen/RISCV/vararg.ll | 40 +- llvm/test/CodeGen/SystemZ/misched-cutoff.ll | 4 +- .../CodeGen/Thumb2/LowOverheadLoops/constbound.ll | 210 + .../Thumb2/LowOverheadLoops/tp-multiple-vpst.ll | 44 +- llvm/test/CodeGen/Thumb2/aligned-nonfallthrough.ll | 91 + llvm/test/CodeGen/Thumb2/block-placement.mir | 98 + llvm/test/CodeGen/Thumb2/mve-blockplacement.ll | 713 + llvm/test/CodeGen/Thumb2/mve-vmull-loop.ll | 41 +- llvm/test/CodeGen/Thumb2/mve-vst2.ll | 23 +- .../test/CodeGen/WebAssembly/function-pointer64.ll | 10 +- llvm/test/CodeGen/WebAssembly/multivalue.ll | 2 +- llvm/test/CodeGen/X86/AMX/amx-across-func.ll | 20 +- llvm/test/CodeGen/X86/AMX/amx-config.ll | 6 +- llvm/test/CodeGen/X86/AMX/amx-intrinsic-chain.ll | 2 +- llvm/test/CodeGen/X86/AMX/amx-spill-merge.ll | 105 +- llvm/test/CodeGen/X86/AMX/amx-spill.ll | 8 +- llvm/test/CodeGen/X86/AMX/amx-type.ll | 4 +- llvm/test/CodeGen/X86/avg.ll | 2 +- .../CodeGen/X86/avx512-shuffles/partial_permute.ll | 10 +- llvm/test/CodeGen/X86/avx512-trunc.ll | 20 +- llvm/test/CodeGen/X86/combine-umin.ll | 31 +- llvm/test/CodeGen/X86/haddsub-2.ll | 36 +- llvm/test/CodeGen/X86/haddsub-shuf.ll | 92 +- llvm/test/CodeGen/X86/haddsub-undef.ll | 101 +- llvm/test/CodeGen/X86/horizontal-sum.ll | 308 +- llvm/test/CodeGen/X86/known-bits-vector.ll | 12 +- llvm/test/CodeGen/X86/memcpy-inline-fsrm.ll | 1 + llvm/test/CodeGen/X86/sdiv_fix_sat.ll | 514 +- llvm/test/CodeGen/X86/statepoint-fixup-undef.mir | 234 + llvm/test/CodeGen/X86/udiv_fix_sat.ll | 154 +- .../call-site-info-update-delay-slot-filler.mir | 83 + llvm/test/DebugInfo/X86/LLVM_implicit_pointer.ll | 87 + llvm/test/DebugInfo/symbolize-missing-file.test | 2 +- .../JITLink/X86/ELF_skip_debug_sections.s | 241 + llvm/test/MC/AArch64/armv8.7a-ls64.s | 4 +- llvm/test/MC/AArch64/armv8.7a-xs.s | 6 +- llvm/test/MC/AArch64/lit.local.cfg | 8 + llvm/test/MC/AMDGPU/gfx10_err_pos.s | 97 +- llvm/test/MC/AMDGPU/regression/bug28538.s | 4 +- llvm/test/MC/ARM/ldr-pseudo-cond-darwin.s | 4 +- llvm/test/MC/ARM/ldr-pseudo-cond.s | 4 +- llvm/test/MC/ARM/lit.local.cfg | 8 + llvm/test/MC/ARM/lsl-zero-errors.s | 6 +- llvm/test/MC/ARM/lsl-zero.s | 6 +- llvm/test/MC/ARM/mve-fp-registers.s | 22 +- llvm/test/MC/ARM/thumbv8m.s | 12 +- llvm/test/MC/AsmParser/directive_ascii.s | 8 + .../MC/Disassembler/PowerPC/ppc64-encoding-ext.txt | 11 +- llvm/test/MC/PowerPC/modern-aix-as.s | 25 + llvm/test/MC/RISCV/lit.local.cfg | 8 + llvm/test/MC/RISCV/rv32c-only-valid.s | 10 +- llvm/test/MC/RISCV/rv32zfh-valid.s | 4 +- llvm/test/MC/RISCV/rv64zfh-valid.s | 2 +- llvm/test/MC/WebAssembly/basic-assembly.s | 2 +- llvm/test/MC/WebAssembly/call-indirect-relocs.s | 83 + llvm/test/MC/WebAssembly/debug-info.ll | 24 +- llvm/test/MC/WebAssembly/debug-info64.ll | 24 +- llvm/test/MC/WebAssembly/function-alias.ll | 10 + llvm/test/MC/WebAssembly/global-ctor-dtor.ll | 5 + llvm/test/MC/WebAssembly/reloc-code.ll | 16 +- llvm/test/MC/WebAssembly/reloc-pic.s | 5 + llvm/test/MC/WebAssembly/tail-call-encodings.s | 2 +- llvm/test/MC/WebAssembly/type-index.s | 10 +- llvm/test/MC/WebAssembly/weak-alias.s | 45 +- llvm/test/MC/X86/align-via-padding-corner.s | 2 +- llvm/test/MC/X86/align-via-padding.s | 2 +- llvm/test/MC/X86/align-via-relaxation.s | 16 +- llvm/test/MC/X86/prefix-padding-32.s | 2 +- llvm/test/MC/X86/prefix-padding-64.s | 2 +- llvm/test/Other/new-pm-defaults.ll | 16 +- llvm/test/Other/new-pm-lto-defaults.ll | 5 - llvm/test/Other/new-pm-module-inliner-wrapper.ll | 7 - llvm/test/Other/new-pm-pgo-preinline.ll | 1 + llvm/test/Other/new-pm-thinlto-defaults.ll | 16 +- .../Other/new-pm-thinlto-postlink-pgo-defaults.ll | 14 +- .../new-pm-thinlto-postlink-samplepgo-defaults.ll | 12 +- .../Other/new-pm-thinlto-prelink-pgo-defaults.ll | 15 +- .../new-pm-thinlto-prelink-samplepgo-defaults.ll | 12 +- .../test/Other/scalable-vector-struct-intrinsic.ll | 18 + llvm/test/Other/scalable-vector-struct.ll | 8 - llvm/test/TableGen/cast-string.td | 59 + .../Transforms/Coroutines/coro-elide-musttail.ll | 74 + .../test/Transforms/HardwareLoops/ARM/structure.ll | 25 - .../test/Transforms/InferFunctionAttrs/annotate.ll | 527 +- llvm/test/Transforms/Inline/inline_stats.ll | 17 +- .../Inline/optimization-remarks-with-hotness.ll | 2 +- .../test/Transforms/Inline/optimization-remarks.ll | 4 +- llvm/test/Transforms/Inline/pr46945.ll | 8 +- .../test/Transforms/InstCombine/ashr-or-mul-abs.ll | 115 + llvm/test/Transforms/InstCombine/or.ll | 1 - .../Transforms/InstCombine/select-binop-cmp.ll | 100 + .../InstCombine/select-safe-transforms.ll | 150 + llvm/test/Transforms/InstSimplify/icmp.ll | 151 + llvm/test/Transforms/InstSimplify/or.ll | 146 + llvm/test/Transforms/LICM/strlen.ll | 2 +- .../Transforms/LoopRotate/call-prepare-for-lto.ll | 43 + .../callbr-critical-edge-splitting.ll | 39 + .../callbr-critical-edge-splitting2.ll | 61 + .../X86/interleaved-accesses-large-gap.ll | 60 + .../LoopVectorize/interleaved-accesses.ll | 1100 +- llvm/test/Transforms/LoopVectorize/loop-form.ll | 134 + .../MemCpyOpt/aa-recursion-assertion-failure.ll | 86 + .../X86/vector-reductions-expanded.ll | 21 +- llvm/test/Transforms/SLPVectorizer/X86/fmaxnum.ll | 100 +- llvm/test/Transforms/SLPVectorizer/X86/fminnum.ll | 100 +- .../Transforms/SimplifyCFG/UnreachableEliminate.ll | 298 +- .../SimplifyCFG/pr48778-sdiv-speculation.ll | 29 + ...switchToSelect-domtree-preservation-edgecase.ll | 57 + llvm/test/Transforms/SimplifyCFG/switch_create.ll | 80 +- .../Transforms/Util/PredicateInfo/testandor.ll | 565 + llvm/test/Verifier/noalias_scope_decl.ll | 61 + llvm/test/Verifier/scalable-global-vars.ll | 6 +- .../test/Verifier/scalable-vector-struct-alloca.ll | 7 + llvm/test/Verifier/scalable-vector-struct-load.ll | 8 + llvm/test/Verifier/scalable-vector-struct-store.ll | 9 + .../Inputs/arm_generated_funcs.ll | 2 - .../arm_generated_funcs.ll.generated.expected | 35 +- .../arm_generated_funcs.ll.nogenerated.expected | 24 +- .../tools/dsymutil/X86/papertrail-warnings.test | 6 +- .../test/tools/gold/X86/devirt_vcall_vis_public.ll | 30 +- .../tools/llvm-ar/missing-thin-archive-member.test | 2 +- llvm/test/tools/llvm-ar/replace.test | 2 +- llvm/test/tools/llvm-ar/response.test | 4 +- llvm/test/tools/llvm-cxxdump/trivial.test | 2 +- llvm/test/tools/llvm-lto2/X86/stats-file-option.ll | 2 +- llvm/test/tools/llvm-mc/basic.test | 2 +- .../tools/llvm-mca/invalid_input_file_name.test | 2 +- llvm/test/tools/llvm-ml/basic.test | 2 +- llvm/test/tools/llvm-objcopy/COFF/add-section.test | 2 +- llvm/test/tools/llvm-objcopy/ELF/add-section.test | 2 +- llvm/test/tools/llvm-objcopy/ELF/error-format.test | 2 +- .../llvm-objcopy/MachO/add-section-error.test | 2 +- llvm/test/tools/llvm-objcopy/redefine-symbols.test | 2 +- llvm/test/tools/llvm-profdata/weight-instr.test | 2 +- llvm/test/tools/llvm-profdata/weight-sample.test | 2 +- llvm/test/tools/llvm-readobj/ELF/dyn-symbols.test | 10 +- .../tools/llvm-readobj/ELF/thin-archive-paths.test | 4 +- .../tools/llvm-readobj/ELF/verdef-invalid.test | 33 +- .../tools/llvm-readobj/ELF/verneed-invalid.test | 2 +- llvm/test/tools/llvm-readobj/ELF/versioninfo.test | 27 +- llvm/test/tools/llvm-readobj/basic.test | 2 +- llvm/test/tools/llvm-readobj/thin-archive.test | 2 +- llvm/test/tools/llvm-size/no-input.test | 2 +- llvm/test/tools/llvm-xray/X86/no-such-file.txt | 2 +- llvm/test/tools/obj2yaml/ELF/verdef-section.yaml | 99 +- llvm/test/tools/obj2yaml/invalid_input_file.test | 2 +- llvm/test/tools/yaml2obj/ELF/verdef-section.yaml | 71 +- llvm/test/tools/yaml2obj/output-file.yaml | 2 +- llvm/tools/llvm-cov/CoverageExporterJson.cpp | 19 +- llvm/tools/llvm-cov/CoverageExporterLcov.cpp | 2 +- llvm/tools/llvm-exegesis/lib/Target.cpp | 3 +- llvm/tools/llvm-jitlink/llvm-jitlink.cpp | 23 +- llvm/tools/llvm-lto/llvm-lto.cpp | 17 +- llvm/tools/llvm-mca/CodeRegion.cpp | 1 - llvm/tools/llvm-nm/llvm-nm.cpp | 961 +- llvm/tools/llvm-pdbutil/DumpOutputStyle.cpp | 1 - llvm/tools/llvm-profdata/llvm-profdata.cpp | 1 - llvm/tools/llvm-profgen/ProfiledBinary.cpp | 2 - llvm/tools/llvm-readobj/ELFDumper.cpp | 373 +- llvm/tools/llvm-xray/xray-stacks.cpp | 3 +- llvm/tools/lto/lto.cpp | 23 +- llvm/tools/obj2yaml/elf2yaml.cpp | 17 +- llvm/unittests/ADT/OptionalTest.cpp | 21 +- llvm/unittests/ADT/STLExtrasTest.cpp | 11 + llvm/unittests/ADT/StringExtrasTest.cpp | 14 +- .../CodeGen/GlobalISel/PatternMatchTest.cpp | 21 +- .../unittests/ExecutionEngine/Orc/CoreAPIsTest.cpp | 2 +- .../ExecutionEngine/Orc/ResourceTrackerTest.cpp | 2 +- llvm/unittests/Option/OptionMarshallingTest.cpp | 14 +- llvm/unittests/Option/Opts.td | 10 +- llvm/unittests/Support/KnownBitsTest.cpp | 20 + llvm/unittests/Support/ThreadPool.cpp | 101 +- llvm/utils/FileCheck/FileCheck.cpp | 96 +- llvm/utils/TableGen/CodeGenRegisters.cpp | 2 +- llvm/utils/TableGen/CodeGenRegisters.h | 2 +- llvm/utils/TableGen/CodeGenTarget.cpp | 4 +- llvm/utils/TableGen/CodeGenTarget.h | 2 +- llvm/utils/TableGen/DAGISelMatcher.h | 2 +- llvm/utils/TableGen/GlobalISel/GIMatchDag.cpp | 2 +- llvm/utils/TableGen/GlobalISel/GIMatchDagInstr.cpp | 2 +- llvm/utils/TableGen/GlobalISelEmitter.cpp | 12 +- llvm/utils/TableGen/OptParserEmitter.cpp | 7 +- llvm/utils/TableGen/RISCVCompressInstEmitter.cpp | 192 +- llvm/utils/TableGen/X86FoldTablesEmitter.cpp | 2 - .../gn/secondary/clang-tools-extra/clangd/BUILD.gn | 1 + .../clang-tools-extra/clangd/unittests/BUILD.gn | 1 + .../llvm/include/llvm/Frontend/OpenACC/BUILD.gn | 2 +- .../llvm/lib/Target/RISCV/AsmParser/BUILD.gn | 1 - .../gn/secondary/llvm/lib/Target/RISCV/BUILD.gn | 2 - .../llvm/lib/Target/RISCV/Disassembler/BUILD.gn | 1 - .../llvm/lib/Target/RISCV/MCTargetDesc/BUILD.gn | 11 +- .../secondary/llvm/lib/Target/RISCV/Utils/BUILD.gn | 27 - llvm/utils/lit/lit/__init__.py | 2 +- mlir/CMakeLists.txt | 1 + mlir/docs/Bindings/Python.md | 174 +- ...erization.md => BufferDeallocationInternals.md} | 404 +- mlir/docs/Bufferization.md | 1419 +- mlir/docs/ConversionToLLVMDialect.md | 2 + mlir/docs/Dialects/LLVM.md | 6 +- mlir/docs/Dialects/Linalg.md | 10 +- mlir/docs/Interfaces.md | 2 +- mlir/docs/LangRef.md | 2 +- mlir/include/mlir/Analysis/AffineStructures.h | 7 + mlir/include/mlir/Analysis/LinearTransform.h | 48 + mlir/include/mlir/Analysis/Presburger/Fraction.h | 2 + mlir/include/mlir/Analysis/Presburger/Matrix.h | 6 + mlir/include/mlir/Analysis/Presburger/Simplex.h | 30 +- mlir/include/mlir/Analysis/PresburgerSet.h | 5 +- .../mlir/Conversion/ComplexToLLVM/ComplexToLLVM.h | 29 + mlir/include/mlir/Conversion/Passes.h | 2 + mlir/include/mlir/Conversion/Passes.td | 24 + .../mlir/Conversion/TosaToLinalg/TosaToLinalg.h | 36 + mlir/include/mlir/Dialect/Affine/Utils.h | 10 + mlir/include/mlir/Dialect/CMakeLists.txt | 1 + .../mlir/Dialect/{PDL => Complex}/CMakeLists.txt | 0 .../include/mlir/Dialect/Complex/IR/CMakeLists.txt | 2 + mlir/include/mlir/Dialect/Complex/IR/Complex.h | 32 + .../include/mlir/Dialect/Complex/IR/ComplexBase.td | 23 + mlir/include/mlir/Dialect/Complex/IR/ComplexOps.td | 153 + mlir/include/mlir/Dialect/GPU/GPUOps.td | 13 +- mlir/include/mlir/Dialect/LLVMIR/LLVMTypes.h | 5 - mlir/include/mlir/Dialect/Linalg/IR/CMakeLists.txt | 10 +- mlir/include/mlir/Dialect/Linalg/IR/LinalgBase.td | 3 + .../Linalg/IR/LinalgStructuredOpsInterface.td | 56 + mlir/include/mlir/Dialect/Linalg/IR/LinalgTypes.h | 3 + mlir/include/mlir/Dialect/StandardOps/IR/Ops.td | 4 +- mlir/include/mlir/ExecutionEngine/CRunnerUtils.h | 16 +- mlir/include/mlir/IR/AffineExprVisitor.h | 30 +- mlir/include/mlir/IR/AffineMap.h | 15 + mlir/include/mlir/IR/Builders.h | 2 + mlir/include/mlir/IR/BuiltinTypes.h | 13 +- mlir/include/mlir/IR/BuiltinTypes.td | 14 + mlir/include/mlir/IR/OpBase.td | 22 +- mlir/include/mlir/IR/PatternMatch.h | 25 + mlir/include/mlir/IR/Types.h | 2 + mlir/include/mlir/InitAllDialects.h | 2 + mlir/include/mlir/Transforms/DialectConversion.h | 6 + mlir/integration_test/CMakeLists.txt | 1 + .../Dialect/Linalg/CPU/matmul-vs-matvec.mlir | 2 +- .../Sparse/CPU/frostt-example.mlir | 149 + .../Sparse/CPU/matrix-market-example.mlir | 129 +- mlir/integration_test/data/test.tns | 25 + mlir/lib/Analysis/AffineStructures.cpp | 151 +- mlir/lib/Analysis/CMakeLists.txt | 2 + mlir/lib/Analysis/LinearTransform.cpp | 156 + mlir/lib/Analysis/Presburger/CMakeLists.txt | 2 +- mlir/lib/Analysis/Presburger/Matrix.cpp | 13 + mlir/lib/Analysis/Presburger/Simplex.cpp | 31 +- mlir/lib/Analysis/PresburgerSet.cpp | 13 + mlir/lib/CAPI/Dialect/Linalg.cpp | 2 +- mlir/lib/CAPI/Dialect/SCF.cpp | 2 +- mlir/lib/CAPI/Dialect/Shape.cpp | 2 +- mlir/lib/CAPI/Dialect/Standard.cpp | 2 +- mlir/lib/CAPI/Dialect/Tensor.cpp | 2 +- mlir/lib/Conversion/CMakeLists.txt | 2 + mlir/lib/Conversion/ComplexToLLVM/CMakeLists.txt | 19 + .../lib/Conversion/ComplexToLLVM/ComplexToLLVM.cpp | 193 + mlir/lib/Conversion/PassDetail.h | 4 + mlir/lib/Conversion/TosaToLinalg/CMakeLists.txt | 20 + mlir/lib/Conversion/TosaToLinalg/TosaToLinalg.cpp | 188 + .../Conversion/TosaToLinalg/TosaToLinalgPass.cpp | 59 + mlir/lib/Dialect/Affine/Utils/Utils.cpp | 27 + mlir/lib/Dialect/CMakeLists.txt | 1 + .../PDL => lib/Dialect/Complex}/CMakeLists.txt | 0 mlir/lib/Dialect/Complex/IR/CMakeLists.txt | 14 + .../Complex/IR/ComplexDialect.cpp} | 13 +- .../lib/Dialect/Complex/IR/ComplexOps.cpp | 29 +- mlir/lib/Dialect/LLVMIR/IR/LLVMDialect.cpp | 2 - mlir/lib/Dialect/LLVMIR/IR/LLVMTypeSyntax.cpp | 14 +- mlir/lib/Dialect/LLVMIR/IR/LLVMTypes.cpp | 19 +- mlir/lib/Dialect/Linalg/IR/LinalgOps.cpp | 180 +- mlir/lib/Dialect/Linalg/IR/LinalgTypes.cpp | 3 - mlir/lib/Dialect/Linalg/Transforms/CMakeLists.txt | 1 + .../Dialect/Linalg/Transforms/Sparsification.cpp | 29 +- mlir/lib/Dialect/Linalg/Transforms/Tiling.cpp | 14 +- mlir/lib/Dialect/Linalg/Transforms/Transforms.cpp | 33 +- mlir/lib/ExecutionEngine/SparseUtils.cpp | 262 +- mlir/lib/IR/AsmPrinter.cpp | 17 +- mlir/lib/IR/Builders.cpp | 4 + mlir/lib/IR/BuiltinDialect.cpp | 6 +- mlir/lib/IR/BuiltinTypes.cpp | 8 + mlir/lib/IR/MLIRContext.cpp | 10 + mlir/lib/IR/PatternMatch.cpp | 35 + mlir/lib/IR/Types.cpp | 2 + mlir/lib/Parser/TokenKinds.def | 2 + mlir/lib/Parser/TypeParser.cpp | 8 +- mlir/lib/Rewrite/ByteCode.cpp | 1 + mlir/lib/Target/LLVMIR/TypeTranslation.cpp | 12 +- mlir/lib/Transforms/Utils/DialectConversion.cpp | 15 + .../Utils/GreedyPatternRewriteDriver.cpp | 2 +- mlir/test/Analysis/test-dominance.mlir | 4 +- mlir/test/Analysis/test-liveness.mlir | 2 +- .../Conversion/AffineToStandard/lower-affine.mlir | 54 +- .../Conversion/ComplexToLLVM/convert-to-llvm.mlir | 61 + .../Conversion/LinalgToSPIRV/linalg-to-spirv.mlir | 2 +- .../Conversion/OpenMPToLLVM/convert-to-llvmir.mlir | 2 +- mlir/test/Conversion/SCFToGPU/parallel_loop.mlir | 4 +- .../Conversion/SCFToStandard/convert-to-cfg.mlir | 18 +- .../ShapeToStandard/convert-shape-constraints.mlir | 8 +- .../ShapeToStandard/shape-to-standard.mlir | 32 +- .../StandardToLLVM/convert-to-llvmir.mlir | 58 +- .../StandardToSPIRV/std-ops-to-spirv.mlir | 54 +- .../Conversion/TosaToLinalg/tosa-to-linalg.mlir | 140 + .../Conversion/VectorToSCF/vector-to-loops.mlir | 20 +- mlir/test/Dialect/Affine/parallelize.mlir | 4 +- mlir/test/Dialect/Complex/ops.mlir | 24 + mlir/test/Dialect/GPU/all-reduce-max.mlir | 48 +- mlir/test/Dialect/GPU/all-reduce.mlir | 8 +- mlir/test/Dialect/LLVMIR/roundtrip.mlir | 8 +- mlir/test/Dialect/LLVMIR/types.mlir | 12 - mlir/test/Dialect/Linalg/canonicalize.mlir | 237 +- .../Linalg/convert-elementwise-to-linalg.mlir | 8 +- mlir/test/Dialect/Linalg/loops.mlir | 18 +- mlir/test/Dialect/Linalg/sparse_1d.mlir | 115 +- mlir/test/Dialect/Linalg/sparse_2d.mlir | 195 +- mlir/test/Dialect/Linalg/sparse_3d.mlir | 75 +- mlir/test/Dialect/Linalg/sparse_nd.mlir | 94 + mlir/test/Dialect/Linalg/tile-and-distribute.mlir | 8 +- mlir/test/Dialect/Linalg/tile-tensors.mlir | 96 +- mlir/test/Dialect/Linalg/vectorization.mlir | 8 +- mlir/test/Dialect/SCF/for-loop-specialization.mlir | 2 +- mlir/test/Dialect/SCF/ops.mlir | 20 +- .../Dialect/SCF/parallel-loop-specialization.mlir | 4 +- mlir/test/Dialect/SPIRV/IR/availability.mlir | 2 +- mlir/test/Dialect/SPIRV/IR/barrier-ops.mlir | 18 +- mlir/test/Dialect/SPIRV/IR/group-ops.mlir | 18 +- mlir/test/Dialect/SPIRV/IR/non-uniform-ops.mlir | 26 +- mlir/test/Dialect/SPIRV/IR/target-env.mlir | 2 +- .../Dialect/SPIRV/Transforms/vce-deduction.mlir | 2 +- mlir/test/Dialect/Standard/canonicalize.mlir | 20 +- mlir/test/Dialect/Standard/expand-ops.mlir | 26 +- mlir/test/Dialect/Standard/expand-tanh.mlir | 2 +- .../Dialect/Vector/vector-contract-transforms.mlir | 10 +- .../Vector/vector-transfer-full-partial-split.mlir | 16 +- mlir/test/Dialect/Vector/vector-transforms.mlir | 10 +- mlir/test/EDSC/builder-api-test.cpp | 44 +- mlir/test/IR/core-ops.mlir | 48 +- mlir/test/IR/invalid-ops.mlir | 36 +- mlir/test/IR/invalid.mlir | 2 +- mlir/test/IR/locations.mlir | 14 + mlir/test/IR/parser.mlir | 2 + mlir/test/Target/SPIRV/barrier-ops.mlir | 16 +- mlir/test/Target/SPIRV/group-ops.mlir | 8 +- mlir/test/Target/SPIRV/non-uniform-ops.mlir | 12 +- mlir/test/Target/llvmir-types.mlir | 4 +- mlir/test/Transforms/buffer-deallocation.mlir | 18 +- mlir/test/Transforms/buffer-hoisting.mlir | 14 +- mlir/test/Transforms/buffer-loop-hoisting.mlir | 14 +- mlir/test/Transforms/canonicalize-block-merge.mlir | 4 +- mlir/test/Transforms/canonicalize.mlir | 16 +- mlir/test/Transforms/constant-fold.mlir | 116 +- mlir/test/Transforms/copy-removal.mlir | 6 +- mlir/test/Transforms/cse.mlir | 8 +- mlir/test/Transforms/parametric-tiling.mlir | 8 +- mlir/test/Transforms/promote-buffers-to-stack.mlir | 8 +- mlir/test/Transforms/sccp-callgraph.mlir | 2 +- mlir/test/Transforms/sccp-structured.mlir | 2 +- mlir/test/Transforms/sccp.mlir | 2 +- .../test-pattern-selective-replacement.mlir | 15 + mlir/test/lib/Dialect/Test/TestOps.td | 9 + mlir/test/lib/Dialect/Test/TestPatterns.cpp | 47 + .../mlir-linalg-ods-gen/test-linalg-ods-gen.tc | 37 + mlir/test/mlir-opt/commandline.mlir | 1 + mlir/test/mlir-tblgen/op-format.mlir | 9 +- mlir/tools/CMakeLists.txt | 3 +- mlir/tools/mlir-linalg-ods-gen/CMakeLists.txt | 15 + .../mlir-linalg-ods-gen/mlir-linalg-ods-gen.cpp | 129 +- mlir/tools/mlir-tblgen/OpFormatGen.cpp | 238 +- mlir/tools/mlir-tblgen/OpPythonBindingGen.cpp | 2 +- mlir/unittests/Analysis/AffineStructuresTest.cpp | 203 +- mlir/unittests/Analysis/CMakeLists.txt | 1 + mlir/unittests/Analysis/LinearTransformTest.cpp | 87 + mlir/unittests/Analysis/PresburgerSetTest.cpp | 80 +- mlir/utils/gdb-scripts/prettyprinters.py | 2 + openmp/docs/SupportAndFAQ.rst | 6 +- .../libomptarget/deviceRTLs/nvptx/CMakeLists.txt | 103 +- .../deviceRTLs/nvptx/src/target_impl.cu | 128 +- .../deviceRTLs/nvptx/src/target_impl.h | 140 +- .../deviceRTLs/nvptx/test/CMakeLists.txt | 2 +- openmp/libomptarget/plugins/amdgpu/src/rtl.cpp | 2 +- openmp/runtime/cmake/LibompGetArchitecture.cmake | 14 +- openmp/runtime/test/api/omp_alloc_null_fb.c | 4 +- runtimes/CMakeLists.txt | 15 +- 1239 files changed, 371810 insertions(+), 286197 deletions(-) create mode 100644 clang-tools-extra/clangd/ASTSignals.cpp create mode 100644 clang-tools-extra/clangd/ASTSignals.h create mode 100644 clang-tools-extra/clangd/unittests/ASTSignalsTests.cpp create mode 100644 clang/test/CodeGenCXX/debug-info-gline-tables-only-codeview.cpp create mode 100644 clang/test/CodeGenCXX/template-arguments.cpp create mode 100644 clang/test/SemaTemplate/instantiation-dependence.cpp rename clang/test/SemaTemplate/{temp_arg_nontype_cxx1z.cpp => temp_arg_nontype_cxx [...] create mode 100644 compiler-rt/lib/gwp_asan/optional/printf.h create mode 100644 compiler-rt/lib/gwp_asan/tests/options.cpp rename compiler-rt/lib/gwp_asan/tests/{optional => platform_specific}/printf_sanit [...] create mode 100644 compiler-rt/tools/gwp_asan/options_parser_fuzzer.cpp create mode 100644 flang/test/Semantics/modfile37.f90 create mode 100644 flang/test/Semantics/modfile38.f90 create mode 100644 flang/test/Semantics/modfile39.f90 create mode 100644 flang/test/Semantics/omp-do01-positivecase.f90 create mode 100644 flang/test/Semantics/omp-do05-positivecase.f90 delete mode 100644 flang/tools/f18/f18_version.h.in create mode 100644 libc/src/string/memmove.cpp copy libc/src/{ctype/isascii.h => string/memmove.h} (54%) create mode 100644 libc/test/src/string/memmove_test.cpp delete mode 100644 libcxx/test/std/numerics/rand/rand.dis/rand.dist.uni/rand.dist. [...] create mode 100644 libcxx/test/std/numerics/rand/rand.dis/rand.dist.uni/rand.dist. [...] copy libcxx/test/{std/containers/container.adaptors/stack/stack.cons/ctor_default. [...] create mode 100644 lld/test/wasm/export-table-explicit.test create mode 100644 lldb/docs/_lldb/__init__.py create mode 100644 lldb/docs/python_api.rst create mode 100644 lldb/test/API/commands/register/register/aarch64_sve_registers/ [...] create mode 100644 lldb/test/API/commands/register/register/aarch64_sve_registers/ [...] create mode 100644 lldb/test/API/commands/register/register/aarch64_sve_registers/ [...] rename llvm/include/llvm/ExecutionEngine/Orc/{ => Shared}/OrcError.h (100%) create mode 100644 llvm/lib/Target/AArch64/AArch64SchedA64FX.td rename llvm/lib/Target/RISCV/{Utils => MCTargetDesc}/RISCVBaseInfo.cpp (100%) rename llvm/lib/Target/RISCV/{Utils => MCTargetDesc}/RISCVBaseInfo.h (98%) rename llvm/lib/Target/RISCV/{Utils => MCTargetDesc}/RISCVMatInt.cpp (100%) rename llvm/lib/Target/RISCV/{Utils => MCTargetDesc}/RISCVMatInt.h (100%) delete mode 100644 llvm/lib/Target/RISCV/Utils/CMakeLists.txt create mode 100644 llvm/test/Assembler/aarch64-intrinsics-attributes.ll create mode 100644 llvm/test/CodeGen/AArch64/aarch64-dup-ext-crash.ll create mode 100644 llvm/test/CodeGen/ARM/machine-outliner-stack-fixup-arm.mir create mode 100644 llvm/test/CodeGen/ARM/machine-outliner-stack-fixup-thumb.mir create mode 100644 llvm/test/CodeGen/PowerPC/legalize-invert-br_cc.ll create mode 100644 llvm/test/CodeGen/PowerPC/sign-ext-atomics.ll create mode 100644 llvm/test/CodeGen/PowerPC/xxpermdi_mnemonics.s create mode 100644 llvm/test/CodeGen/RISCV/rvv/saddo-sdnode.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vamoadd-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vamoadd-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vamoand-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vamoand-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vamomax-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vamomax-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vamomaxu-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vamomaxu-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vamomin-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vamomin-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vamominu-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vamominu-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vamoor-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vamoor-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vamoswap-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vamoswap-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vamoxor-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vamoxor-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vexts-sdnode-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vexts-sdnode-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vtruncs-sdnode-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vtruncs-sdnode-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/scalable-vector-struct.ll rename llvm/test/CodeGen/RISCV/{bare-select.ll => select-bare.ll} (57%) create mode 100644 llvm/test/CodeGen/Thumb2/LowOverheadLoops/constbound.ll create mode 100644 llvm/test/CodeGen/Thumb2/aligned-nonfallthrough.ll create mode 100644 llvm/test/CodeGen/Thumb2/mve-blockplacement.ll create mode 100644 llvm/test/CodeGen/X86/statepoint-fixup-undef.mir create mode 100644 llvm/test/DebugInfo/MIR/Mips/call-site-info-update-delay-slot-f [...] create mode 100644 llvm/test/DebugInfo/X86/LLVM_implicit_pointer.ll create mode 100644 llvm/test/ExecutionEngine/JITLink/X86/ELF_skip_debug_sections.s create mode 100644 llvm/test/MC/PowerPC/modern-aix-as.s create mode 100644 llvm/test/MC/WebAssembly/call-indirect-relocs.s delete mode 100644 llvm/test/Other/new-pm-module-inliner-wrapper.ll create mode 100644 llvm/test/Other/scalable-vector-struct-intrinsic.ll delete mode 100644 llvm/test/Other/scalable-vector-struct.ll create mode 100644 llvm/test/TableGen/cast-string.td create mode 100644 llvm/test/Transforms/Coroutines/coro-elide-musttail.ll create mode 100644 llvm/test/Transforms/InstCombine/ashr-or-mul-abs.ll create mode 100644 llvm/test/Transforms/InstCombine/select-safe-transforms.ll create mode 100644 llvm/test/Transforms/LoopRotate/call-prepare-for-lto.ll create mode 100644 llvm/test/Transforms/LoopStrengthReduce/callbr-critical-edge-sp [...] create mode 100644 llvm/test/Transforms/LoopStrengthReduce/callbr-critical-edge-sp [...] create mode 100644 llvm/test/Transforms/MemCpyOpt/aa-recursion-assertion-failure.ll create mode 100644 llvm/test/Transforms/SimplifyCFG/pr48778-sdiv-speculation.ll create mode 100644 llvm/test/Transforms/SimplifyCFG/switchToSelect-domtree-preserv [...] create mode 100644 llvm/test/Verifier/noalias_scope_decl.ll create mode 100644 llvm/test/Verifier/scalable-vector-struct-alloca.ll create mode 100644 llvm/test/Verifier/scalable-vector-struct-load.ll create mode 100644 llvm/test/Verifier/scalable-vector-struct-store.ll delete mode 100644 llvm/utils/gn/secondary/llvm/lib/Target/RISCV/Utils/BUILD.gn copy mlir/docs/{Bufferization.md => BufferDeallocationInternals.md} (66%) create mode 100644 mlir/include/mlir/Analysis/LinearTransform.h create mode 100644 mlir/include/mlir/Conversion/ComplexToLLVM/ComplexToLLVM.h create mode 100644 mlir/include/mlir/Conversion/TosaToLinalg/TosaToLinalg.h copy mlir/include/mlir/Dialect/{PDL => Complex}/CMakeLists.txt (100%) create mode 100644 mlir/include/mlir/Dialect/Complex/IR/CMakeLists.txt create mode 100644 mlir/include/mlir/Dialect/Complex/IR/Complex.h create mode 100644 mlir/include/mlir/Dialect/Complex/IR/ComplexBase.td create mode 100644 mlir/include/mlir/Dialect/Complex/IR/ComplexOps.td create mode 100644 mlir/integration_test/Sparse/CPU/frostt-example.mlir create mode 100644 mlir/integration_test/data/test.tns create mode 100644 mlir/lib/Analysis/LinearTransform.cpp create mode 100644 mlir/lib/Conversion/ComplexToLLVM/CMakeLists.txt create mode 100644 mlir/lib/Conversion/ComplexToLLVM/ComplexToLLVM.cpp create mode 100644 mlir/lib/Conversion/TosaToLinalg/CMakeLists.txt create mode 100644 mlir/lib/Conversion/TosaToLinalg/TosaToLinalg.cpp create mode 100644 mlir/lib/Conversion/TosaToLinalg/TosaToLinalgPass.cpp copy mlir/{include/mlir/Dialect/PDL => lib/Dialect/Complex}/CMakeLists.txt (100%) create mode 100644 mlir/lib/Dialect/Complex/IR/CMakeLists.txt copy mlir/lib/{CAPI/Dialect/SCF.cpp => Dialect/Complex/IR/ComplexDialect.cpp} (53%) copy libcxx/test/std/containers/container.adaptors/stack/stack.cons/ctor_default.p [...] create mode 100644 mlir/test/Conversion/ComplexToLLVM/convert-to-llvm.mlir create mode 100644 mlir/test/Conversion/TosaToLinalg/tosa-to-linalg.mlir create mode 100644 mlir/test/Dialect/Complex/ops.mlir create mode 100644 mlir/test/Dialect/Linalg/sparse_nd.mlir create mode 100644 mlir/test/Transforms/test-pattern-selective-replacement.mlir create mode 100644 mlir/unittests/Analysis/LinearTransformTest.cpp -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 10 months

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-stable-allnoconfig updated (8fc48b7961 -> 30845f113a)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-stable-allnoconfig in repository toolchain/ci/binutils-gdb. from 8fc48b7961 Pass void_context_p to parse_expression adds 46f900c065 sim: require a C11 compiler adds a7e906e8f5 Automatic date update in version.in adds 6430704567 configure regen adds aae7fcb8d7 POWER10: Add Return-Oriented Programming instructions adds b1b29aa51a elf: Verify section size for mixed ordered/unordered inputs adds ba9e922fa0 ld/x86-64: Also set LAM_U57 when setting LAM_U48 adds ce0be4070f sim: common: add missing stdlib.h for abort() adds 055bc77a80 Add Changelog entries and NEWS entries for 2.36 branch adds 573fe3fbc1 Change version number to 2.36.50 and regenerate files adds be2c78856d Update release howto with 2.37 numbers adds b5a4a01af4 sim: hw: rework code to avoid gcc warnings adds f41464416a sim: pru: fix include ordering with sim-main.h adds 0a94990bf6 ld/x86-64: Properly Handle -z lam-u48/lam-u57 adds bf470982f9 sim: enable -Werror by default for some arches adds 50df264dae sim: clean up stale AC_PREREQ refs adds f8cab0b995 sim: sh64: delete port adds f074c07d8d sim: common: clean up asprintf includes a bit adds 7eb99e5e27 sim: cr16/d10v: move storage out of header adds a9fd212a24 sim: replace rindex with strrchr adds 50ad1254d5 GCC: Pass --plugin to AR and RANLIB adds a4966cd965 Binutils: Pass --plugin to AR and RANLIB adds af019bfde9 Support the PGO build for binutils+gdb adds 66beed0227 Fix erroneous agent expression test adds bc167b6b3e Remove a use of print_expression adds 54585eee2e Avoid crash in compile_to_object adds 5834526f4b Automatic date update in version.in adds 46b1518d4c Automatic date update in version.in adds a8aa72b913 Updated translations for multiple subdirectories adds 68ed285428 sim: clean up C11 header includes adds 933306703a sim: rl78: move storage out of header adds 90e123dd60 sim: common: fix printf formats adds a0c38f0d70 sim: or1k: fix include ordering with sim-main.h adds 5c1008a41f sim: call SIM_AC_OPTION_WARNINGS(no) in remaining ports adds 9c70334dee sim: always call SIM_AC_OPTION_WARNINGS adds c0f6e439cc Add support for more MIPS variants to the linker command line. adds 82c70b08df aarch64: Remove support for CSRE adds 10dadadc5b [gdb/testsuite] Fix gdb.arch/amd64-stap-three-arg-disp.S adds 062eaacbac gdb: change jit_debug to a bool adds eef401dce1 gdb: convert solib-aix to new-style debug macros adds c6185dce03 gdb: convert aarch64 to new-style debug macros adds 254c3783fe sim: tests: get common tests working again adds eabdd87b2e Automatic date update in version.in adds 03c02f3116 GCC: Check if AR works with --plugin and rc adds 83b33c6cb9 Binutils: Check if AR works with --plugin and rc adds 44124a4683 binuitils: Check if AR is usable for LTO build adds f631b79abe sim: or1k: delete redundant SIM_AC_OPTION_INLINE call adds f220ef633c sim: common: use #error properly adds 68895f7d7e sim: README-HACKING: clean up stale run references adds 5e9e2f41eb sim: or1k: clean up stale build entries adds e998918e98 sim: or1k: fix mixing of code & decl warning adds 7c654b719d gdb/fortran: add symbol base comparison operators adds ce38f5edf1 gdb: fix debug dump of OP_BOOL expressions adds 6d104cac0a Updated translations for some subdirectories adds c2e9a4a3ed elf/x86-64: Adjust R_AMD64_DIR64/R_AMD64_DIR32 for PE/x86-64 inputs adds 18bfb5057f [gdb/testsuite] Require is_amd64_regs_target in gdb.base/dis [...] adds d546b61084 Implement a workaround for GNU mak jobserver adds 5291fe3cd1 aarch64: Add support for bfloat16 in gdb. adds b2f2ae0d6f gdb: remove pre_init_ui_hook from top.c adds 3f94e58859 [gdb/testsuite] Add have_mpx in lib/gdb.exp adds 16e9019ef7 gdb: move baud_rate and serial_parity declarations to serial.h adds fe7a351a8e gdb: move read{now,never}_symbol_files declarations to symfile.h adds 24a7f1b548 gdb: fix indentation in infrun.c adds 3034143dc6 src-release: fix indentation adds 4180301e81 Automatic date update in version.in adds 62fe7512a7 sim: watch: fix pc watchpoints on little endian host systems adds c54f3efdc2 sim: watch: fix range expression processing adds 2ce40d1a51 Add SEH support to code generated by dlltool. adds 8c4645b488 Remove sflag_info param from wild callback functions adds b209b5a6b8 SHF_LINK_ORDER fixup_link_order in ld adds 5347ed60c5 Regen Makefile.in for jobserver.m4 aclocal.m4 dependency adds 844bf810cf x86: Don't generate GOT_symbol for PLT relocations adds b634d11d61 ld: Check for ELF input before accessing ELF section data adds 54ca900277 gdb: convert jit to new-style debug macros adds 5e12f48ffb gdb: bool-ify file_is_auto_load_safe adds db972fce46 gdb: bool-ify ext_lang_auto_load_enabled and friends adds 5bf7e91b2b gdb: bool-ify users of file_is_auto_load_safe adds 506195754c gdb: bool-ify maybe_add_script_{text,file} adds fb0f5031bb gdb: turn arc_debug into a bool adds d8d1feb424 gdb: convert arc to new-style debug macros adds 4120e4885b Re: SHF_LINK_ORDER fixup_link_order in ld adds 3eeabe12c3 Automatic date update in version.in adds c9d220893e gdb: make the remote target track its own thread resume state adds bd497355ea gdb: remove target_ops::commit_resume implementation in reco [...] adds 8f66807b98 gdb: better handling of 'S' packets adds d9b1deff13 sim: watch: add basic default handler that traps adds 54780889e9 sim: h8300: drop separate eightbit memory buffer adds adb0bd8fda gas: bfin: fix build time warnings adds abad28152e gas: bfin: build lexer with -Werror adds 271bea6acd ld: tests: add -msim when testing bfin targets adds 7e0d77ef5f Fix an illegal memory access parsing a win32pstatus note wit [...] adds 116d0cf103 [gdb/testsuite] Fix gdb.base/style.exp with -m32 adds 5fae2a2c66 [gdb/breakpoint] Handle .plt.sec in in_plt_section adds 5a10699ff3 Updated translations for some subdirectories adds 8ca9c7eb67 bfin: Skip non SEC_ALLOC section for R_BFIN_FUNCDESC adds 58eadc4b69 Fix building gdb with gcc-4.x adds c14dee84dd Update my email address (long overdue!) adds 17e8913732 Add myself to gdb/MAINTAINERS adds 5aa06b1b14 Automatic date update in version.in adds 5fda40b28f gas: make [248]byte directives available everywhere adds 3624a6c15c PR26539, memory leak in inflate.c adds 37a9c3a53e sim: testsuite: allow tests to declare expected exit status adds 7cf91a2481 sim: m32r: clean up redundant test coverage adds 89bfc2a429 sim: frv: clean up redundant test coverage adds 137d6efd8a sim: mips: delete empty stub test dir adds 29fd199ed8 sim: d10v: relocate tests & clean up test harness adds bb3eddb5bd sim: testsuite: delete configure script adds dcd709e056 RISC-V: Comments tidy and improvement. adds b800637e76 RISC-V: Error and warning messages tidy. adds 1942a04836 RISC-V: Indent and GNU coding standards tidy, also aligned t [...] adds 4bb5732e27 RISC-V: Fixed the indent that caused by the previous commits [...] adds 10f92414d6 [gdb/testsuite] Fix gdb.fortran/array-slices.exp with -m32 adds 5a11fff005 gdb/tui: compare pointer to nullptr, not 0 adds e403a898b5 Automatic date update in version.in adds 1368b914e9 sim: testsuite: flatten tree adds eb6e6af8c1 PR26002 undefined symbol VER_NDX_GLOBAL vs. VER_NDX_LOCAL adds ad92f33d38 Tidy inflateEnd calls adds 68b007788a ld/x86: Add -z report-relative-reloc adds 75a933f399 ld/elf/x86: Don't compare IFUNC address in the shared object adds 514fca98df Automatic date update in version.in adds edf0f284b1 PR binutils/23460: Increase the max number of open files to 20 adds d46153313b Automatic date update in version.in adds 25294ff049 gold: Remove the circular IFUNC dependency in ifuncmain6pie adds 994b251328 ld/elf: Ignore section symbols when matching linkonce with comdat adds 44365e88c0 PR27198, segv in S_IS_WEAK adds cecb191290 gdb: const-ify unpack_* functions in remote.c adds e3b2741b16 gdb: const-ify remote_target::add_current_inferior_and_threa [...] adds b5c8f22d28 gdb: move remote_target::start_remote variable to narrower scope adds aa2838ccc5 gdb: const-ify hostio methods parameter in remote.c adds d3d7d1ba3b [gdb/tdep] Handle si_addr_bnd in compat_siginfo_from_siginfo adds 326adec374 PR26378, sections initialised only by linker scripts are alw [...] adds 6a9ad81c44 gdb/riscv: use a single regset supply function for riscv fbs [...] adds 705989f19a as: Automatically enable DWARF5 support adds 02baa13385 gdb/testsuite: remove actual addresses from some test names adds 4cfcd3b333 sim: common: modernize gennltvals.sh adds 5e25901fcc sim: common: delete configure & Makefile adds f89f33e57c sim: common: simplify version script adds f0c1efa53d Automatic date update in version.in adds 85e963f185 ld: Just xfail riscv little endian targets for compressed1d.d test. adds 0e7620dcdc sim: bfin: delete accidental ADI copyright adds a75a6a4164 [GOLD] powerpc assertion failure new 30845f113a PowerPC use_local_plt The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: ChangeLog | 54 + Makefile.in | 68 +- Makefile.tpl | 63 +- bfd/ChangeLog | 154 + bfd/Makefile.in | 1 + bfd/aclocal.m4 | 1 + bfd/bfd-in2.h | 7 +- bfd/compress.c | 3 +- bfd/configure | 73 +- bfd/configure.ac | 2 + bfd/doc/Makefile.in | 1 + bfd/elf-linker-x86.h | 3 + bfd/elf.c | 5 +- bfd/elf32-bfin.c | 235 +- bfd/elf32-i386.c | 36 + bfd/elf32-ppc.c | 48 +- bfd/elf64-ppc.c | 77 +- bfd/elf64-x86-64.c | 33 + bfd/elflink.c | 194 +- bfd/elfnn-riscv.c | 319 +- bfd/elfxx-riscv.c | 54 +- bfd/elfxx-riscv.h | 4 +- bfd/elfxx-x86.c | 72 +- bfd/elfxx-x86.h | 4 + bfd/po/bfd.pot | 2574 +-- bfd/po/fr.po | 2666 +-- bfd/po/pt.po | 2681 ++-- bfd/po/sr.po | 2687 ++-- bfd/po/uk.po | 2666 +-- bfd/reloc.c | 7 + bfd/section.c | 7 +- bfd/version.h | 2 +- bfd/version.m4 | 2 +- binutils/BRANCHES | 1 + binutils/ChangeLog | 73 + binutils/MAINTAINERS | 6 +- binutils/Makefile.in | 1 + binutils/NEWS | 2 + binutils/README-how-to-make-a-release | 40 +- binutils/aclocal.m4 | 1 + binutils/configure | 73 +- binutils/configure.ac | 2 + binutils/dlltool.c | 50 +- binutils/doc/Makefile.in | 1 + binutils/po/binutils.pot | 3317 ++-- binutils/po/fr.po | 3826 +++-- binutils/po/pt.po | 3943 ++--- binutils/po/sr.po | 3845 +++-- binutils/po/sv.po | 3804 +++-- binutils/po/uk.po | 3840 +++-- binutils/readelf.c | 8 +- config/ChangeLog | 19 + config/gcc-plugin.m4 | 40 + config/jobserver.m4 | 24 + configure | 246 +- configure.ac | 84 + cpu/ChangeLog | 4 + elfcpp/ChangeLog | 4 + gas/ChangeLog | 139 + gas/Makefile.am | 4 +- gas/Makefile.in | 5 +- gas/NEWS | 10 +- gas/aclocal.m4 | 1 + gas/config/bfin-lex.l | 5 +- gas/config/obj-elf.c | 4 - gas/config/tc-aarch64.c | 31 - gas/config/tc-i386.c | 42 +- gas/config/tc-riscv.c | 521 +- gas/config/tc-riscv.h | 6 +- gas/configure | 73 +- gas/configure.ac | 2 + gas/doc/Makefile.in | 1 + gas/doc/as.texi | 7 - gas/doc/c-aarch64.texi | 2 - gas/dwarf2dbg.c | 24 +- gas/po/fr.po | 7239 ++++----- gas/po/gas.pot | 2131 +-- gas/po/uk.po | 7237 ++++----- gas/read.c | 3 + gas/testsuite/gas/aarch64/csre-invalid.d | 3 - gas/testsuite/gas/aarch64/csre-invalid.s | 6 - gas/testsuite/gas/aarch64/csre.d | 29 - gas/testsuite/gas/aarch64/csre_csr-invalid.d | 3 - gas/testsuite/gas/aarch64/csre_csr-invalid.l | 2 - gas/testsuite/gas/aarch64/csre_csr-invalid.s | 4 - gas/testsuite/gas/aarch64/csre_csr.d | 10 - gas/testsuite/gas/aarch64/csre_csr.s | 4 - gas/testsuite/gas/elf/dwarf-5-file0.d | 2 +- gas/testsuite/gas/i386/i386.exp | 5 + gas/testsuite/gas/i386/no-got.d | 17 + gas/testsuite/gas/i386/no-got.s | 5 + gas/testsuite/gas/i386/pr27198.d | 2 + gas/testsuite/gas/i386/pr27198.err | 5 + gas/testsuite/gas/i386/pr27198.s | 1 + gas/testsuite/gas/i386/x86-64-no-got.d | 17 + gas/testsuite/gas/i386/x86-64-no-got.s | 5 + gas/testsuite/gas/lns/lns-diag-1.l | 2 - gas/testsuite/gas/ppc/ppc.exp | 2 + gas/testsuite/gas/ppc/rop-checks.d | 3 + gas/testsuite/gas/ppc/rop-checks.l | 17 + gas/testsuite/gas/ppc/rop-checks.s | 18 + gas/testsuite/gas/ppc/rop.d | 27 + gas/testsuite/gas/ppc/rop.s | 21 + gas/testsuite/gas/riscv/priv-reg-fail-fext.l | 6 +- .../gas/riscv/priv-reg-fail-read-only-01.l | 136 +- .../gas/riscv/priv-reg-fail-read-only-02.l | 48 +- gas/testsuite/gas/riscv/priv-reg-fail-rv32-only.l | 130 +- .../gas/riscv/priv-reg-fail-version-1p10.l | 48 +- .../gas/riscv/priv-reg-fail-version-1p11.l | 46 +- .../gas/riscv/priv-reg-fail-version-1p9p1.l | 54 +- gdb/ChangeLog | 235 + gdb/MAINTAINERS | 1 + gdb/aarch64-tdep.c | 94 +- gdb/arc-linux-nat.c | 16 +- gdb/arc-linux-tdep.c | 43 +- gdb/arc-newlib-tdep.c | 11 +- gdb/arc-tdep.c | 151 +- gdb/arc-tdep.h | 7 +- gdb/arch/aarch64-insn.c | 9 +- gdb/arch/aarch64-insn.h | 5 + gdb/auto-load.c | 82 +- gdb/auto-load.h | 16 +- gdb/compile/compile.c | 4 +- gdb/copyright.py | 2 +- gdb/expprint.c | 9 +- gdb/extension-priv.h | 2 +- gdb/extension.c | 7 +- gdb/extension.h | 5 +- gdb/f-exp.y | 36 +- gdb/features/aarch64-fpu.c | 5 + gdb/features/aarch64-fpu.xml | 2 + gdb/guile/guile-internal.h | 5 +- gdb/guile/scm-auto-load.c | 5 +- gdb/infrun.c | 2 +- gdb/jit.c | 80 +- gdb/main.c | 1 + gdb/nat/amd64-linux-siginfo.c | 13 + gdb/objfiles.h | 3 +- gdb/python/py-auto-load.c | 5 +- gdb/python/python-internal.h | 5 +- gdb/record-btrace.c | 11 - gdb/record-full.c | 10 - gdb/remote.c | 412 +- gdb/riscv-fbsd-tdep.c | 20 +- gdb/riscv-linux-tdep.c | 4 +- gdb/riscv-tdep.c | 50 + gdb/riscv-tdep.h | 23 + gdb/serial.c | 7 +- gdb/serial.h | 8 + gdb/solib-aix.c | 23 +- gdb/symfile.c | 10 +- gdb/symfile.h | 8 + gdb/target.h | 6 - gdb/testsuite/ChangeLog | 67 + gdb/testsuite/gdb.arch/aarch64-fp.exp | 25 + gdb/testsuite/gdb.arch/amd64-stap-three-arg-disp.S | 5 +- gdb/testsuite/gdb.arch/i386-mpx-call.c | 78 +- gdb/testsuite/gdb.arch/i386-mpx-call.exp | 17 +- gdb/testsuite/gdb.arch/i386-mpx-map.c | 45 +- gdb/testsuite/gdb.arch/i386-mpx-map.exp | 23 +- gdb/testsuite/gdb.arch/i386-mpx-sigsegv.c | 80 +- gdb/testsuite/gdb.arch/i386-mpx-sigsegv.exp | 15 +- gdb/testsuite/gdb.arch/i386-mpx-simple_segv.c | 40 +- gdb/testsuite/gdb.arch/i386-mpx-simple_segv.exp | 15 +- gdb/testsuite/gdb.arch/i386-mpx.c | 98 +- gdb/testsuite/gdb.arch/i386-mpx.exp | 22 +- gdb/testsuite/gdb.base/disasm-optim.exp | 2 +- gdb/testsuite/gdb.base/style.exp | 49 +- gdb/testsuite/gdb.fortran/array-slices.exp | 5 +- gdb/testsuite/gdb.fortran/debug-expr.exp | 8 + gdb/testsuite/gdb.fortran/dot-ops.exp | 30 + .../gdb.server/stop-reply-no-thread-multi.c | 77 + .../gdb.server/stop-reply-no-thread-multi.exp | 136 + gdb/testsuite/gdb.trace/ax.exp | 2 +- gdb/testsuite/lib/gdb.exp | 52 + gdb/top.c | 5 - gdb/top.h | 4 - gdb/tracepoint.c | 17 +- gdb/tracepoint.h | 2 +- gdb/trad-frame.c | 5 +- gdb/tui/tui.c | 4 +- gold/ChangeLog | 25 + gold/po/fr.po | 730 +- gold/po/sr.po | 729 +- gold/po/uk.po | 730 +- gold/powerpc.cc | 1 - gold/testsuite/ifuncmain6pie.c | 14 +- gold/testsuite/ifuncmod6.c | 10 +- gprof/ChangeLog | 33 + gprof/Makefile.in | 1 + gprof/aclocal.m4 | 1 + gprof/configure | 73 +- gprof/configure.ac | 2 + gprof/po/gprof.pot | 4 +- include/ChangeLog | 20 + include/elf/riscv.h | 3 +- include/opcode/aarch64.h | 2 - include/opcode/riscv-opc.h | 16 +- include/opcode/riscv.h | 127 +- ld/ChangeLog | 207 + ld/Makefile.in | 2 +- ld/NEWS | 5 + ld/aclocal.m4 | 1 + ld/configure | 85 +- ld/configure.ac | 2 + ld/emulparams/elf32_x86_64.sh | 1 + ld/emulparams/elf_i386.sh | 1 + ld/emulparams/elf_x86_64.sh | 1 + ld/emulparams/x86-report-relative.sh | 11 + ld/emultempl/aarch64elf.em | 2 +- ld/emultempl/armelf.em | 2 +- ld/emultempl/beos.em | 2 +- ld/emultempl/cskyelf.em | 2 +- ld/emultempl/hppaelf.em | 2 +- ld/emultempl/m68hc1xelf.em | 2 +- ld/emultempl/metagelf.em | 2 +- ld/emultempl/mipself.em | 2 +- ld/emultempl/mmo.em | 2 +- ld/emultempl/msp430.em | 5 +- ld/emultempl/nios2elf.em | 2 +- ld/emultempl/pe.em | 4 +- ld/emultempl/pep.em | 4 +- ld/emultempl/ppc64elf.em | 2 +- ld/emultempl/spuelf.em | 4 +- ld/emultempl/vms.em | 2 +- ld/ld.texi | 4 + ld/ldelf.c | 8 +- ld/ldelfgen.c | 252 +- ld/ldlang.c | 48 +- ld/ldlang.h | 11 +- ld/ldmain.c | 4 + ld/po/fr.po | 3699 +++-- ld/po/ld.pot | 2266 +-- ld/po/pt_BR.po | 3715 +++-- ld/po/uk.po | 3703 +++-- ld/testsuite/config/default.exp | 5 + ld/testsuite/ld-elf/compressed1d.d | 5 +- ld/testsuite/ld-elf/elf.exp | 13 + ld/testsuite/ld-elf/pr26256-2a.d | 1 - ld/testsuite/ld-elf/pr26256-2b.d | 3 +- ld/testsuite/ld-elf/pr26256-3b.d | 1 - ld/testsuite/ld-elf/size-2.d | 2 +- ld/testsuite/ld-elfvers/vers16.dsym | 2 +- ld/testsuite/ld-elfvers/vers6.dsym | 2 +- ld/testsuite/ld-i386/i386.exp | 6 + ld/testsuite/ld-i386/pr27193.dd | 5 + ld/testsuite/ld-i386/pr27193a.o.bz2 | Bin 0 -> 468 bytes ld/testsuite/ld-i386/pr27193b.s | 8 + ld/testsuite/ld-i386/report-reloc-1.d | 10 + ld/testsuite/ld-i386/report-reloc-1.l | 2 + ld/testsuite/ld-i386/report-reloc-1.s | 12 + ld/testsuite/ld-ifunc/ifunc.exp | 22 +- ld/testsuite/ld-ifunc/pr23169a.c | 2 +- ld/testsuite/ld-plugin/lto.exp | 2 +- .../ld-riscv-elf/attr-merge-priv-spec-failed-01.d | 4 +- .../ld-riscv-elf/attr-merge-priv-spec-failed-02.d | 4 +- .../ld-riscv-elf/attr-merge-priv-spec-failed-03.d | 4 +- .../ld-riscv-elf/attr-merge-priv-spec-failed-04.d | 4 +- .../ld-riscv-elf/attr-merge-priv-spec-failed-05.d | 4 +- .../ld-riscv-elf/attr-merge-priv-spec-failed-06.d | 4 +- ld/testsuite/ld-x86-64/lam-u48.rd | 6 + ld/testsuite/ld-x86-64/lam-u57.rd | 6 + ld/testsuite/ld-x86-64/pe-x86-64-5.obj.bz2 | Bin 0 -> 685 bytes ld/testsuite/ld-x86-64/pe-x86-64-5.od | 34 + ld/testsuite/ld-x86-64/pe-x86-64-5.rd | 19 + ld/testsuite/ld-x86-64/pe-x86-64.exp | 10 + ld/testsuite/ld-x86-64/property-x86-lam-u48-4.d | 2 +- ld/testsuite/ld-x86-64/property-x86-lam-u48-5.d | 2 +- ld/testsuite/ld-x86-64/report-reloc-1-x32.d | 10 + ld/testsuite/ld-x86-64/report-reloc-1.d | 10 + ld/testsuite/ld-x86-64/report-reloc-1.l | 2 + ld/testsuite/ld-x86-64/report-reloc-1.s | 12 + ld/testsuite/ld-x86-64/x86-64.exp | 18 + libctf/ChangeLog | 28 + libctf/Makefile.in | 1 + libctf/aclocal.m4 | 1 + libctf/configure | 53 +- libctf/configure.ac | 2 + libiberty/ChangeLog | 15 + libiberty/Makefile.in | 5 +- libiberty/aclocal.m4 | 1 + libiberty/configure | 140 + libiberty/configure.ac | 12 + libtool.m4 | 32 +- opcodes/ChangeLog | 79 + opcodes/Makefile.in | 1 + opcodes/aarch64-asm-2.c | 248 +- opcodes/aarch64-dis-2.c | 2579 ++- opcodes/aarch64-opc-2.c | 16 +- opcodes/aarch64-opc.c | 4 - opcodes/aarch64-tbl.h | 7 - opcodes/aclocal.m4 | 1 + opcodes/configure | 73 +- opcodes/configure.ac | 2 + opcodes/po/de.po | 514 +- opcodes/po/fr.po | 514 +- opcodes/po/opcodes.pot | 505 +- opcodes/po/pt_BR.po | 619 +- opcodes/po/sr.po | 515 +- opcodes/po/sv.po | 516 +- opcodes/po/uk.po | 516 +- opcodes/ppc-opc.c | 46 +- opcodes/riscv-dis.c | 30 +- opcodes/riscv-opc.c | 1456 +- sim/ChangeLog | 41 + sim/MAINTAINERS | 2 +- sim/Makefile.in | 14 + sim/README-HACKING | 37 +- sim/aarch64/ChangeLog | 12 + sim/aarch64/config.in | 6 - sim/aarch64/configure | 124 +- sim/arm/ChangeLog | 12 + sim/arm/config.in | 6 - sim/arm/configure | 124 +- sim/avr/ChangeLog | 13 + sim/avr/config.in | 6 - sim/avr/configure | 124 +- sim/avr/interp.c | 3 +- sim/bfin/ChangeLog | 12 + sim/bfin/config.in | 6 - sim/bfin/configure | 124 +- sim/bpf/ChangeLog | 17 + sim/bpf/config.in | 6 - sim/bpf/configure | 221 +- sim/bpf/configure.ac | 1 + sim/common/ChangeLog | 84 + sim/common/Make-common.in | 8 +- sim/common/Makefile.in | 135 - sim/common/acinclude.m4 | 61 +- sim/common/callback.c | 10 - sim/common/cgen-par.c | 1 + sim/common/cgen-scache.c | 2 - sim/common/cgen-trace.c | 1 + sim/common/configure | 3718 ----- sim/common/configure.ac | 34 - sim/common/create-version.sh | 17 +- sim/common/dv-glue.c | 6 - sim/common/dv-pal.c | 9 - sim/common/dv-sockser.c | 8 - sim/common/gennltvals.sh | 321 +- sim/common/gentvals.sh | 74 - sim/common/hw-alloc.c | 3 - sim/common/hw-base.c | 21 +- sim/common/hw-device.c | 5 - sim/common/hw-events.c | 3 +- sim/common/hw-handles.c | 2 - sim/common/hw-ports.c | 10 - sim/common/hw-properties.c | 6 - sim/common/hw-tree.c | 10 - sim/common/nltvals.def | 7 + sim/common/nrun.c | 7 - sim/common/sim-abort.c | 1 + sim/common/sim-arange.c | 5 - sim/common/sim-basics.h | 5 - sim/common/sim-core.c | 4 +- sim/common/sim-events.c | 14 +- sim/common/sim-events.h | 4 +- sim/common/sim-fpu.c | 2 - sim/common/sim-hw.c | 9 - sim/common/sim-load.c | 2 - sim/common/sim-memopt.c | 10 - sim/common/sim-options.c | 8 - sim/common/sim-profile.c | 9 - sim/common/sim-profile.h | 2 +- sim/common/sim-trace.c | 8 - sim/common/sim-utils.c | 13 - sim/common/sim-watch.c | 28 +- sim/common/syscall.c | 6 - sim/configure | 203 +- sim/configure.ac | 17 +- sim/configure.tgt | 3 - sim/cr16/ChangeLog | 23 + sim/cr16/config.in | 6 - sim/cr16/configure | 121 +- sim/cr16/configure.ac | 2 +- sim/cr16/cr16_sim.h | 4 +- sim/cr16/interp.c | 2 + sim/cr16/simops.c | 4 - sim/cris/ChangeLog | 20 + sim/cris/config.in | 9 - sim/cris/configure | 123 +- sim/cris/configure.ac | 4 +- sim/cris/dv-rv.c | 14 - sim/cris/rvdummy.c | 7 - sim/cris/sim-if.c | 2 - sim/cris/traps.c | 2 - sim/d10v/ChangeLog | 24 + sim/d10v/config.in | 6 - sim/d10v/configure | 121 +- sim/d10v/configure.ac | 2 +- sim/d10v/d10v_sim.h | 4 +- sim/d10v/interp.c | 11 +- sim/d10v/simops.c | 2 - sim/erc32/ChangeLog | 18 + sim/erc32/config.in | 6 - sim/erc32/configure | 221 +- sim/erc32/configure.ac | 1 + sim/erc32/sis.c | 2 - sim/frv/ChangeLog | 19 + sim/frv/config.in | 6 - sim/frv/configure | 221 +- sim/frv/configure.ac | 1 + sim/frv/options.c | 8 - sim/frv/sim-if.c | 2 - sim/ft32/ChangeLog | 12 + sim/ft32/config.in | 6 - sim/ft32/configure | 124 +- sim/h8300/ChangeLog | 32 +- sim/h8300/compile.c | 95 +- sim/h8300/config.in | 6 - sim/h8300/configure | 221 +- sim/h8300/configure.ac | 1 + sim/h8300/sim-main.h | 1 - sim/igen/ChangeLog | 15 + sim/igen/configure | 24 +- sim/igen/configure.ac | 3 +- sim/igen/filter.c | 6 - sim/igen/lf.c | 9 - sim/igen/misc.c | 9 - sim/igen/misc.h | 10 - sim/igen/table.c | 3 - sim/iq2000/ChangeLog | 18 + sim/iq2000/config.in | 6 - sim/iq2000/configure | 221 +- sim/iq2000/configure.ac | 1 + sim/iq2000/sim-if.c | 4 +- sim/lm32/ChangeLog | 18 + sim/lm32/config.in | 6 - sim/lm32/configure | 221 +- sim/lm32/configure.ac | 1 + sim/lm32/sim-if.c | 2 - sim/m32c/ChangeLog | 17 + sim/m32c/config.in | 6 - sim/m32c/configure | 121 +- sim/m32c/configure.ac | 2 +- sim/m32r/ChangeLog | 19 + sim/m32r/config.in | 6 - sim/m32r/configure | 221 +- sim/m32r/configure.ac | 1 + sim/m32r/sim-if.c | 8 - sim/m68hc11/ChangeLog | 17 + sim/m68hc11/config.in | 6 - sim/m68hc11/configure | 121 +- sim/m68hc11/configure.ac | 2 +- sim/mcore/ChangeLog | 17 + sim/mcore/config.in | 6 - sim/mcore/configure | 121 +- sim/mcore/configure.ac | 2 +- sim/microblaze/ChangeLog | 12 + sim/microblaze/config.in | 6 - sim/microblaze/configure | 124 +- sim/mips/ChangeLog | 19 + sim/mips/config.in | 6 - sim/mips/configure | 123 +- sim/mips/configure.ac | 2 +- sim/mips/interp.c | 8 - sim/mn10300/ChangeLog | 19 + sim/mn10300/config.in | 6 - sim/mn10300/configure | 121 +- sim/mn10300/configure.ac | 2 +- sim/mn10300/interp.c | 10 - sim/mn10300/op_utils.c | 11 - sim/moxie/ChangeLog | 17 + sim/moxie/config.in | 6 - sim/moxie/configure | 121 +- sim/moxie/configure.ac | 2 +- sim/msp430/ChangeLog | 12 + sim/msp430/config.in | 6 - sim/msp430/configure | 124 +- sim/or1k/ChangeLog | 40 + sim/or1k/Makefile.in | 12 +- sim/or1k/config.in | 6 - sim/or1k/configure | 259 +- sim/or1k/configure.ac | 2 +- sim/or1k/sim-if.c | 8 - sim/or1k/sim-main.h | 2 + sim/or1k/traps.c | 8 +- sim/ppc/ChangeLog | 22 + sim/ppc/config.in | 3 - sim/ppc/configure | 15 +- sim/ppc/configure.ac | 2 +- sim/ppc/cpu.c | 6 - sim/ppc/debug.c | 4 - sim/ppc/device.c | 10 - sim/ppc/device_table.c | 3 - sim/ppc/device_table.h | 6 - sim/ppc/dgen.c | 10 - sim/ppc/emul_bugapi.c | 10 - sim/ppc/emul_chirp.c | 7 - sim/ppc/emul_netbsd.c | 9 - sim/ppc/emul_unix.c | 9 - sim/ppc/filter.c | 6 - sim/ppc/gen-model.c | 2 - sim/ppc/hw_com.c | 9 - sim/ppc/hw_eeprom.c | 6 - sim/ppc/hw_nvram.c | 17 - sim/ppc/hw_opic.c | 6 - sim/ppc/hw_pal.c | 9 - sim/ppc/hw_phb.c | 3 - sim/ppc/hw_sem.c | 7 - sim/ppc/hw_shm.c | 7 - sim/ppc/lf.c | 9 - sim/ppc/main.c | 11 - sim/ppc/misc.c | 9 - sim/ppc/misc.h | 10 - sim/ppc/mon.c | 15 - sim/ppc/pk_disklabel.c | 4 - sim/ppc/psim.c | 12 - sim/ppc/registers.c | 10 - sim/ppc/sim_calls.c | 9 - sim/ppc/table.c | 3 - sim/ppc/tree.c | 11 - sim/pru/ChangeLog | 21 + sim/pru/config.in | 6 - sim/pru/configure | 124 +- sim/pru/configure.ac | 1 - sim/pru/sim-main.h | 2 + sim/rl78/ChangeLog | 22 + sim/rl78/config.in | 6 - sim/rl78/configure | 221 +- sim/rl78/configure.ac | 1 + sim/rl78/cpu.c | 2 + sim/rl78/cpu.h | 2 +- sim/rx/ChangeLog | 18 + sim/rx/config.in | 6 - sim/rx/configure | 221 +- sim/rx/configure.ac | 1 + sim/rx/main.c | 2 - sim/sh/ChangeLog | 19 + sim/sh/config.in | 6 - sim/sh/configure | 121 +- sim/sh/configure.ac | 2 +- sim/sh/interp.c | 12 - sim/sh64/ChangeLog | 856 - sim/sh64/Makefile.in | 150 - sim/sh64/aclocal.m4 | 119 - sim/sh64/arch.c | 67 - sim/sh64/arch.h | 216 - sim/sh64/config.in | 254 - sim/sh64/configure | 16053 ------------------- sim/sh64/configure.ac | 15 - sim/sh64/cpu.c | 564 - sim/sh64/cpu.h | 341 - sim/sh64/cpuall.h | 75 - sim/sh64/decode-compact.c | 6134 ------- sim/sh64/decode-compact.h | 279 - sim/sh64/decode-media.c | 4100 ----- sim/sh64/decode-media.h | 269 - sim/sh64/decode.h | 16 - sim/sh64/defs-compact.h | 509 - sim/sh64/defs-media.h | 920 -- sim/sh64/eng-compact.h | 34 - sim/sh64/eng-media.h | 34 - sim/sh64/eng.h | 23 - sim/sh64/mloop-compact.c | 635 - sim/sh64/mloop-media.c | 624 - sim/sh64/sem-compact-switch.c | 5210 ------ sim/sh64/sem-compact.c | 5589 ------- sim/sh64/sem-media-switch.c | 5656 ------- sim/sh64/sem-media.c | 6063 ------- sim/sh64/sh-desc.c | 3562 ---- sim/sh64/sh-desc.h | 315 - sim/sh64/sh-opc.h | 214 - sim/sh64/sh64-sim.h | 84 - sim/sh64/sh64.c | 1138 -- sim/sh64/sim-if.c | 204 - sim/sh64/sim-main.h | 72 - sim/testsuite/ChangeLog | 62 +- sim/testsuite/Makefile.in | 9 +- sim/testsuite/{sim => }/aarch64/ChangeLog | 0 sim/testsuite/{sim => }/aarch64/adds.s | 0 sim/testsuite/{sim => }/aarch64/addv.s | 0 sim/testsuite/{sim => }/aarch64/allinsn.exp | 0 sim/testsuite/{sim => }/aarch64/bit.s | 0 sim/testsuite/{sim => }/aarch64/cmtst.s | 0 sim/testsuite/{sim => }/aarch64/cnt.s | 0 sim/testsuite/{sim => }/aarch64/fcmXX.s | 0 sim/testsuite/{sim => }/aarch64/fcmp.s | 0 sim/testsuite/{sim => }/aarch64/fcsel.s | 0 sim/testsuite/{sim => }/aarch64/fcvtl.s | 0 sim/testsuite/{sim => }/aarch64/fcvtz.s | 0 sim/testsuite/{sim => }/aarch64/fminnm.s | 0 sim/testsuite/{sim => }/aarch64/fstur.s | 0 sim/testsuite/{sim => }/aarch64/ldn_multiple.s | 0 sim/testsuite/{sim => }/aarch64/ldn_single.s | 0 sim/testsuite/{sim => }/aarch64/ldnr.s | 0 sim/testsuite/{sim => }/aarch64/mla.s | 0 sim/testsuite/{sim => }/aarch64/mls.s | 0 sim/testsuite/{sim => }/aarch64/mul.s | 0 sim/testsuite/{sim => }/aarch64/pass.s | 0 sim/testsuite/{sim => }/aarch64/stn_multiple.s | 0 sim/testsuite/{sim => }/aarch64/stn_single.s | 0 sim/testsuite/{sim => }/aarch64/sumov.s | 0 sim/testsuite/{sim => }/aarch64/sumulh.s | 0 sim/testsuite/{sim => }/aarch64/tbnz.s | 0 sim/testsuite/{sim => }/aarch64/testutils.inc | 0 sim/testsuite/{sim => }/aarch64/uzp.s | 0 sim/testsuite/{sim => }/aarch64/xtl.s | 0 sim/testsuite/{sim => }/aarch64/xtn.s | 0 sim/testsuite/{sim => }/arm/ChangeLog | 0 sim/testsuite/{sim => }/arm/adc.cgs | 0 sim/testsuite/{sim => }/arm/add.cgs | 0 sim/testsuite/{sim => }/arm/allinsn.exp | 0 sim/testsuite/{sim => }/arm/and.cgs | 0 sim/testsuite/{sim => }/arm/b.cgs | 0 sim/testsuite/{sim => }/arm/bic.cgs | 0 sim/testsuite/{sim => }/arm/bl.cgs | 0 sim/testsuite/{sim => }/arm/bx.cgs | 0 sim/testsuite/{sim => }/arm/cmn.cgs | 0 sim/testsuite/{sim => }/arm/cmp.cgs | 0 sim/testsuite/{sim => }/arm/eor.cgs | 0 sim/testsuite/{sim => }/arm/hello.ms | 0 sim/testsuite/{sim => }/arm/iwmmxt/iwmmxt.exp | 0 sim/testsuite/{sim => }/arm/iwmmxt/tbcst.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/testutils.inc | 0 sim/testsuite/{sim => }/arm/iwmmxt/textrm.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/tinsr.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/tmia.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/tmiaph.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/tmiaxy.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/tmovmsk.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wacc.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wadd.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/waligni.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/walignr.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wand.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wandn.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wavg2.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wcmpeq.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wcmpgt.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wmac.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wmadd.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wmax.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wmin.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wmov.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wmul.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wor.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wpack.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wror.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wsad.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wshufh.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wsll.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wsra.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wsrl.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wsub.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wunpckeh.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wunpckel.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wunpckih.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wunpckil.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wxor.cgs | 0 sim/testsuite/{sim => }/arm/iwmmxt/wzero.cgs | 0 sim/testsuite/{sim => }/arm/ldm.cgs | 0 sim/testsuite/{sim => }/arm/ldr.cgs | 0 sim/testsuite/{sim => }/arm/ldrb.cgs | 0 sim/testsuite/{sim => }/arm/ldrh.cgs | 0 sim/testsuite/{sim => }/arm/ldrsb.cgs | 0 sim/testsuite/{sim => }/arm/ldrsh.cgs | 0 sim/testsuite/{sim => }/arm/misaligned1.ms | 0 sim/testsuite/{sim => }/arm/misaligned2.ms | 0 sim/testsuite/{sim => }/arm/misaligned3.ms | 0 sim/testsuite/{sim => }/arm/misc.exp | 0 sim/testsuite/{sim => }/arm/mla.cgs | 0 sim/testsuite/{sim => }/arm/mov.cgs | 0 sim/testsuite/{sim => }/arm/movw-movt.ms | 0 sim/testsuite/{sim => }/arm/mrs.cgs | 0 sim/testsuite/{sim => }/arm/msr.cgs | 0 sim/testsuite/{sim => }/arm/mul.cgs | 0 sim/testsuite/{sim => }/arm/mvn.cgs | 0 sim/testsuite/{sim => }/arm/orr.cgs | 0 sim/testsuite/{sim => }/arm/rsb.cgs | 0 sim/testsuite/{sim => }/arm/rsc.cgs | 0 sim/testsuite/{sim => }/arm/sbc.cgs | 0 sim/testsuite/{sim => }/arm/smlal.cgs | 0 sim/testsuite/{sim => }/arm/smull.cgs | 0 sim/testsuite/{sim => }/arm/stm.cgs | 0 sim/testsuite/{sim => }/arm/str.cgs | 0 sim/testsuite/{sim => }/arm/strb.cgs | 0 sim/testsuite/{sim => }/arm/strh.cgs | 0 sim/testsuite/{sim => }/arm/sub.cgs | 0 sim/testsuite/{sim => }/arm/swi.cgs | 0 sim/testsuite/{sim => }/arm/swp.cgs | 0 sim/testsuite/{sim => }/arm/swpb.cgs | 0 sim/testsuite/{sim => }/arm/teq.cgs | 0 sim/testsuite/{sim => }/arm/testutils.inc | 0 sim/testsuite/{sim => }/arm/thumb/adc.cgs | 0 sim/testsuite/{sim => }/arm/thumb/add-hd-hs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/add-hd-rs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/add-rd-hs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/add-sp.cgs | 0 sim/testsuite/{sim => }/arm/thumb/add.cgs | 0 sim/testsuite/{sim => }/arm/thumb/addi.cgs | 0 sim/testsuite/{sim => }/arm/thumb/addi8.cgs | 0 sim/testsuite/{sim => }/arm/thumb/allthumb.exp | 0 sim/testsuite/{sim => }/arm/thumb/and.cgs | 0 sim/testsuite/{sim => }/arm/thumb/asr.cgs | 0 sim/testsuite/{sim => }/arm/thumb/b.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bcc.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bcs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/beq.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bge.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bgt.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bhi.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bic.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bl-hi.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bl-lo.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ble.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bls.cgs | 0 sim/testsuite/{sim => }/arm/thumb/blt.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bmi.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bne.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bpl.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bvc.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bvs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bx-hs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/bx-rs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/cmn.cgs | 0 sim/testsuite/{sim => }/arm/thumb/cmp-hd-hs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/cmp-hd-rs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/cmp-rd-hs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/cmp.cgs | 0 sim/testsuite/{sim => }/arm/thumb/eor.cgs | 0 sim/testsuite/{sim => }/arm/thumb/lda-pc.cgs | 0 sim/testsuite/{sim => }/arm/thumb/lda-sp.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ldmia.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ldr-imm.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ldr-pc.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ldr-sprel.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ldr.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ldrb-imm.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ldrb.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ldrh-imm.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ldrh.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ldsb.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ldsh.cgs | 0 sim/testsuite/{sim => }/arm/thumb/lsl.cgs | 0 sim/testsuite/{sim => }/arm/thumb/lsr.cgs | 0 sim/testsuite/{sim => }/arm/thumb/mov-hd-hs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/mov-hd-rs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/mov-rd-hs.cgs | 0 sim/testsuite/{sim => }/arm/thumb/mov.cgs | 0 sim/testsuite/{sim => }/arm/thumb/mul.cgs | 0 sim/testsuite/{sim => }/arm/thumb/mvn.cgs | 0 sim/testsuite/{sim => }/arm/thumb/neg.cgs | 0 sim/testsuite/{sim => }/arm/thumb/orr.cgs | 0 sim/testsuite/{sim => }/arm/thumb/pop-pc.cgs | 0 sim/testsuite/{sim => }/arm/thumb/pop.cgs | 0 sim/testsuite/{sim => }/arm/thumb/push-lr.cgs | 0 sim/testsuite/{sim => }/arm/thumb/push.cgs | 0 sim/testsuite/{sim => }/arm/thumb/ror.cgs | 0 sim/testsuite/{sim => }/arm/thumb/sbc.cgs | 0 sim/testsuite/{sim => }/arm/thumb/stmia.cgs | 0 sim/testsuite/{sim => }/arm/thumb/str-imm.cgs | 0 sim/testsuite/{sim => }/arm/thumb/str-sprel.cgs | 0 sim/testsuite/{sim => }/arm/thumb/str.cgs | 0 sim/testsuite/{sim => }/arm/thumb/strb-imm.cgs | 0 sim/testsuite/{sim => }/arm/thumb/strb.cgs | 0 sim/testsuite/{sim => }/arm/thumb/strh-imm.cgs | 0 sim/testsuite/{sim => }/arm/thumb/strh.cgs | 0 sim/testsuite/{sim => }/arm/thumb/sub-sp.cgs | 0 sim/testsuite/{sim => }/arm/thumb/sub.cgs | 0 sim/testsuite/{sim => }/arm/thumb/subi.cgs | 0 sim/testsuite/{sim => }/arm/thumb/subi8.cgs | 0 sim/testsuite/{sim => }/arm/thumb/swi.cgs | 0 sim/testsuite/{sim => }/arm/thumb/testutils.inc | 0 sim/testsuite/{sim => }/arm/thumb/tst.cgs | 0 sim/testsuite/{sim => }/arm/tst.cgs | 0 sim/testsuite/{sim => }/arm/umlal.cgs | 0 sim/testsuite/{sim => }/arm/umull.cgs | 0 sim/testsuite/{sim => }/arm/xscale/blx.cgs | 0 sim/testsuite/{sim => }/arm/xscale/mia.cgs | 0 sim/testsuite/{sim => }/arm/xscale/miaph.cgs | 0 sim/testsuite/{sim => }/arm/xscale/miaxy.cgs | 0 sim/testsuite/{sim => }/arm/xscale/mra.cgs | 0 sim/testsuite/{sim => }/arm/xscale/testutils.inc | 0 sim/testsuite/{sim => }/arm/xscale/xscale.exp | 0 sim/testsuite/{sim => }/avr/ChangeLog | 0 sim/testsuite/{sim => }/avr/allinsn.exp | 0 sim/testsuite/{sim => }/avr/pass.s | 0 sim/testsuite/{sim => }/avr/testutils.inc | 0 sim/testsuite/{sim => }/bfin/.gitignore | 0 sim/testsuite/{sim => }/bfin/10272_small.s | 0 sim/testsuite/{sim => }/bfin/10436.s | 0 sim/testsuite/{sim => }/bfin/10622.s | 0 sim/testsuite/{sim => }/bfin/10742.s | 0 sim/testsuite/{sim => }/bfin/10799.s | 0 sim/testsuite/{sim => }/bfin/11080.s | 0 sim/testsuite/{sim => }/bfin/7641.s | 0 sim/testsuite/bfin/ChangeLog | 374 + sim/testsuite/{sim => }/bfin/PN_generator.s | 0 sim/testsuite/{sim => }/bfin/a0.s | 0 sim/testsuite/{sim => }/bfin/a0shift.S | 0 sim/testsuite/{sim => }/bfin/a1.s | 0 sim/testsuite/{sim => }/bfin/a10.s | 0 sim/testsuite/{sim => }/bfin/a11.S | 0 sim/testsuite/{sim => }/bfin/a12.s | 0 sim/testsuite/{sim => }/bfin/a2.s | 0 sim/testsuite/{sim => }/bfin/a20.S | 0 sim/testsuite/{sim => }/bfin/a21.s | 0 sim/testsuite/{sim => }/bfin/a22.s | 0 sim/testsuite/{sim => }/bfin/a23.s | 0 sim/testsuite/{sim => }/bfin/a24.s | 0 sim/testsuite/{sim => }/bfin/a25.s | 0 sim/testsuite/{sim => }/bfin/a26.s | 0 sim/testsuite/{sim => }/bfin/a3.s | 0 sim/testsuite/{sim => }/bfin/a30.s | 0 sim/testsuite/{sim => }/bfin/a4.s | 0 sim/testsuite/{sim => }/bfin/a5.s | 0 sim/testsuite/{sim => }/bfin/a6.s | 0 sim/testsuite/{sim => }/bfin/a7.s | 0 sim/testsuite/{sim => }/bfin/a8.s | 0 sim/testsuite/{sim => }/bfin/a9.s | 0 sim/testsuite/{sim => }/bfin/abs-2.S | 0 sim/testsuite/{sim => }/bfin/abs-3.S | 0 sim/testsuite/{sim => }/bfin/abs-4.S | 0 sim/testsuite/{sim => }/bfin/abs.S | 0 sim/testsuite/{sim => }/bfin/abs_acc.s | 0 sim/testsuite/{sim => }/bfin/acc-rot.s | 0 sim/testsuite/{sim => }/bfin/acp5_19.s | 0 sim/testsuite/{sim => }/bfin/acp5_4.s | 0 sim/testsuite/{sim => }/bfin/add_imm7.s | 0 sim/testsuite/{sim => }/bfin/add_shift.S | 0 sim/testsuite/{sim => }/bfin/add_sub_acc.s | 0 sim/testsuite/{sim => }/bfin/addsub_flags.S | 0 sim/testsuite/{sim => }/bfin/algnbug1.s | 0 sim/testsuite/{sim => }/bfin/algnbug2.s | 0 sim/testsuite/{sim => }/bfin/allinsn.exp | 0 sim/testsuite/{sim => }/bfin/argc.c | 0 sim/testsuite/{sim => }/bfin/ashift.s | 0 sim/testsuite/{sim => }/bfin/ashift_flags.s | 0 sim/testsuite/{sim => }/bfin/ashift_left.s | 0 sim/testsuite/{sim => }/bfin/b0.S | 0 sim/testsuite/{sim => }/bfin/b1.s | 0 sim/testsuite/{sim => }/bfin/b2.S | 0 sim/testsuite/{sim => }/bfin/brcc.s | 0 sim/testsuite/{sim => }/bfin/brevadd.s | 0 sim/testsuite/{sim => }/bfin/byteop16m.s | 0 sim/testsuite/{sim => }/bfin/byteop16p.s | 0 sim/testsuite/{sim => }/bfin/byteop1p.s | 0 sim/testsuite/{sim => }/bfin/byteop2p.s | 0 sim/testsuite/{sim => }/bfin/byteop3p.s | 0 sim/testsuite/{sim => }/bfin/byteunpack.s | 0 .../{sim => }/bfin/c_alu2op_arith_r_sft.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_conv_b.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_conv_h.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_conv_mix.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_conv_neg.s | 0 .../{sim => }/bfin/c_alu2op_conv_toggle.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_conv_xb.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_conv_xh.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_divq.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_divs.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_log_l_sft.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_log_r_sft.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_shadd_1.s | 0 sim/testsuite/{sim => }/bfin/c_alu2op_shadd_2.s | 0 sim/testsuite/{sim => }/bfin/c_br_preg_killed_ac.s | 0 .../{sim => }/bfin/c_br_preg_killed_ex1.s | 0 sim/testsuite/{sim => }/bfin/c_br_preg_stall_ac.s | 0 sim/testsuite/{sim => }/bfin/c_br_preg_stall_ex1.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_bp1.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_bp2.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_bp3.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_bp4.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_brf_bp.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_brf_brt_bp.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_brf_brt_nbp.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_brf_fbkwd.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_brf_nbp.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_brt_bp.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_brt_nbp.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_kills_dhits.s | 0 sim/testsuite/{sim => }/bfin/c_brcc_kills_dmiss.s | 0 sim/testsuite/{sim => }/bfin/c_cactrl_iflush_pr.s | 0 .../{sim => }/bfin/c_cactrl_iflush_pr_pp.s | 0 sim/testsuite/{sim => }/bfin/c_calla_ljump.s | 0 sim/testsuite/{sim => }/bfin/c_calla_subr.s | 0 sim/testsuite/{sim => }/bfin/c_cc2dreg.s | 0 sim/testsuite/{sim => }/bfin/c_cc2stat_cc_ac.S | 0 sim/testsuite/{sim => }/bfin/c_cc2stat_cc_an.s | 0 sim/testsuite/{sim => }/bfin/c_cc2stat_cc_aq.s | 0 sim/testsuite/{sim => }/bfin/c_cc2stat_cc_av0.S | 0 sim/testsuite/{sim => }/bfin/c_cc2stat_cc_av1.S | 0 sim/testsuite/{sim => }/bfin/c_cc2stat_cc_az.s | 0 .../{sim => }/bfin/c_cc_flag_ccmv_depend.S | 0 .../{sim => }/bfin/c_cc_flagdreg_mvbrsft.s | 0 .../{sim => }/bfin/c_cc_flagdreg_mvbrsft_s1.s | 0 .../{sim => }/bfin/c_cc_flagdreg_mvbrsft_sn.s | 0 .../{sim => }/bfin/c_cc_regmvlogi_mvbrsft.s | 0 .../{sim => }/bfin/c_cc_regmvlogi_mvbrsft_s1.s | 0 .../{sim => }/bfin/c_cc_regmvlogi_mvbrsft_sn.S | 0 sim/testsuite/{sim => }/bfin/c_ccflag_a0a1.S | 0 sim/testsuite/{sim => }/bfin/c_ccflag_dr_dr.s | 0 sim/testsuite/{sim => }/bfin/c_ccflag_dr_dr_uu.s | 0 sim/testsuite/{sim => }/bfin/c_ccflag_dr_imm3.s | 0 sim/testsuite/{sim => }/bfin/c_ccflag_dr_imm3_uu.s | 0 sim/testsuite/{sim => }/bfin/c_ccflag_pr_imm3.s | 0 sim/testsuite/{sim => }/bfin/c_ccflag_pr_imm3_uu.s | 0 sim/testsuite/{sim => }/bfin/c_ccflag_pr_pr.s | 0 sim/testsuite/{sim => }/bfin/c_ccflag_pr_pr_uu.s | 0 sim/testsuite/{sim => }/bfin/c_ccmv_cc_dr_dr.s | 0 sim/testsuite/{sim => }/bfin/c_ccmv_cc_dr_pr.s | 0 sim/testsuite/{sim => }/bfin/c_ccmv_cc_pr_pr.s | 0 sim/testsuite/{sim => }/bfin/c_ccmv_ncc_dr_dr.s | 0 sim/testsuite/{sim => }/bfin/c_ccmv_ncc_dr_pr.s | 0 sim/testsuite/{sim => }/bfin/c_ccmv_ncc_pr_pr.s | 0 sim/testsuite/{sim => }/bfin/c_comp3op_dr_and_dr.s | 0 .../{sim => }/bfin/c_comp3op_dr_minus_dr.s | 0 sim/testsuite/{sim => }/bfin/c_comp3op_dr_mix.s | 0 sim/testsuite/{sim => }/bfin/c_comp3op_dr_or_dr.s | 0 .../{sim => }/bfin/c_comp3op_dr_plus_dr.s | 0 sim/testsuite/{sim => }/bfin/c_comp3op_dr_xor_dr.s | 0 .../{sim => }/bfin/c_comp3op_pr_plus_pr_sh1.s | 0 .../{sim => }/bfin/c_comp3op_pr_plus_pr_sh2.s | 0 .../{sim => }/bfin/c_compi2opd_dr_add_i7_n.s | 0 .../{sim => }/bfin/c_compi2opd_dr_add_i7_p.s | 0 .../{sim => }/bfin/c_compi2opd_dr_eq_i7_n.s | 0 .../{sim => }/bfin/c_compi2opd_dr_eq_i7_p.s | 0 sim/testsuite/{sim => }/bfin/c_compi2opd_flags.S | 0 sim/testsuite/{sim => }/bfin/c_compi2opd_flags_2.S | 0 .../{sim => }/bfin/c_compi2opp_pr_add_i7_n.s | 0 .../{sim => }/bfin/c_compi2opp_pr_add_i7_p.s | 0 .../{sim => }/bfin/c_compi2opp_pr_eq_i7_n.s | 0 .../{sim => }/bfin/c_compi2opp_pr_eq_i7_p.s | 0 .../{sim => }/bfin/c_dagmodik_lnz_imgebl.s | 0 .../{sim => }/bfin/c_dagmodik_lnz_imltbl.s | 0 .../{sim => }/bfin/c_dagmodik_lz_inc_dec.s | 0 .../{sim => }/bfin/c_dagmodim_lnz_imgebl.s | 0 .../{sim => }/bfin/c_dagmodim_lnz_imltbl.s | 0 .../{sim => }/bfin/c_dagmodim_lz_inc_dec.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_a0_pm_a1.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_a0a1s.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_a_abs_a.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_a_neg_a.s | 0 .../{sim => }/bfin/c_dsp32alu_aa_absabs.s | 0 .../{sim => }/bfin/c_dsp32alu_aa_negneg.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_abs.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_absabs.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_alhwx.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_awx.s | 0 .../{sim => }/bfin/c_dsp32alu_byteop1ew.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_byteop2.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_byteop3.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_bytepack.s | 0 .../{sim => }/bfin/c_dsp32alu_byteunpack.s | 0 .../{sim => }/bfin/c_dsp32alu_disalnexcpt.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_max.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_maxmax.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_min.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_minmin.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_mix.s | 0 .../{sim => }/bfin/c_dsp32alu_r_lh_a0pa1.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_r_negneg.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rh_m.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rh_p.s | 0 .../{sim => }/bfin/c_dsp32alu_rh_rnd12_m.s | 0 .../{sim => }/bfin/c_dsp32alu_rh_rnd12_p.s | 0 .../{sim => }/bfin/c_dsp32alu_rh_rnd20_m.s | 0 .../{sim => }/bfin/c_dsp32alu_rh_rnd20_p.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rl_m.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rl_p.s | 0 .../{sim => }/bfin/c_dsp32alu_rl_rnd12_m.s | 0 .../{sim => }/bfin/c_dsp32alu_rl_rnd12_p.s | 0 .../{sim => }/bfin/c_dsp32alu_rl_rnd20_m.s | 0 .../{sim => }/bfin/c_dsp32alu_rl_rnd20_p.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rlh_rnd.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rm.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rmm.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rmp.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rp.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rpm.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rpp.s | 0 .../{sim => }/bfin/c_dsp32alu_rr_lph_a1a0.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rrpm.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rrpm_aa.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rrpmmp.s | 0 .../{sim => }/bfin/c_dsp32alu_rrpmmp_sft.s | 0 .../{sim => }/bfin/c_dsp32alu_rrpmmp_sft_x.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_rrppmm.s | 0 .../{sim => }/bfin/c_dsp32alu_rrppmm_sft.s | 0 .../{sim => }/bfin/c_dsp32alu_rrppmm_sft_x.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_saa.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_sat_aa.S | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_search.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32alu_sgn.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_a1a0.s | 0 .../{sim => }/bfin/c_dsp32mac_a1a0_iuw32.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_a1a0_m.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_i.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_ih.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_is.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_iu.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_m.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_s.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_t.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_tu.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_u.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_i.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_ih.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_is.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_iu.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_m.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_s.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_t.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_tu.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_u.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1a0.s | 0 .../{sim => }/bfin/c_dsp32mac_dr_a1a0_iutsh.s | 0 .../{sim => }/bfin/c_dsp32mac_dr_a1a0_m.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_mix.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a0.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a0_i.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a0_is.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a0_m.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a0_s.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a0_u.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a1_i.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a1_is.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a1_m.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a1_s.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a1_u.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a1a0.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a1a0_i.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a1a0_is.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a1a0_m.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a1a0_s.s | 0 .../{sim => }/bfin/c_dsp32mac_pair_a1a0_u.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_mix.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_i.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_ih.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_is.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_iu.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_m.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_m_i.s | 0 .../{sim => }/bfin/c_dsp32mult_dr_m_iutsh.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_m_s.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_m_t.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_m_u.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_mix.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_s.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_t.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_tu.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_u.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_pair.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_i.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_is.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_m.s | 0 .../{sim => }/bfin/c_dsp32mult_pair_m_i.s | 0 .../{sim => }/bfin/c_dsp32mult_pair_m_is.s | 0 .../{sim => }/bfin/c_dsp32mult_pair_m_s.s | 0 .../{sim => }/bfin/c_dsp32mult_pair_m_u.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_s.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_u.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_a0alr.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_af.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_af_s.s | 0 .../{sim => }/bfin/c_dsp32shift_ahalf_ln.s | 0 .../{sim => }/bfin/c_dsp32shift_ahalf_ln_s.s | 0 .../{sim => }/bfin/c_dsp32shift_ahalf_lp.s | 0 .../{sim => }/bfin/c_dsp32shift_ahalf_lp_s.s | 0 .../{sim => }/bfin/c_dsp32shift_ahalf_rn.s | 0 .../{sim => }/bfin/c_dsp32shift_ahalf_rn_s.s | 0 .../{sim => }/bfin/c_dsp32shift_ahalf_rp.s | 0 .../{sim => }/bfin/c_dsp32shift_ahalf_rp_s.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_ahh.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_ahh_s.s | 0 .../{sim => }/bfin/c_dsp32shift_align16.s | 0 .../{sim => }/bfin/c_dsp32shift_align24.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_align8.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_amix.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_bitmux.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_bxor.s | 0 .../{sim => }/bfin/c_dsp32shift_expadj_h.s | 0 .../{sim => }/bfin/c_dsp32shift_expadj_l.s | 0 .../{sim => }/bfin/c_dsp32shift_expadj_r.s | 0 .../{sim => }/bfin/c_dsp32shift_expexp_r.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_fdepx.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_fextx.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_lf.s | 0 .../{sim => }/bfin/c_dsp32shift_lhalf_ln.s | 0 .../{sim => }/bfin/c_dsp32shift_lhalf_lp.s | 0 .../{sim => }/bfin/c_dsp32shift_lhalf_rn.s | 0 .../{sim => }/bfin/c_dsp32shift_lhalf_rp.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_lhh.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_lmix.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_ones.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_pack.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_rot.s | 0 .../{sim => }/bfin/c_dsp32shift_rot_mix.s | 0 .../{sim => }/bfin/c_dsp32shift_signbits_r.s | 0 .../{sim => }/bfin/c_dsp32shift_signbits_rh.s | 0 .../{sim => }/bfin/c_dsp32shift_signbits_rl.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shift_vmax.s | 0 .../{sim => }/bfin/c_dsp32shift_vmaxvmax.s | 0 .../{sim => }/bfin/c_dsp32shiftim_a0alr.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shiftim_af.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shiftim_af_s.s | 0 .../{sim => }/bfin/c_dsp32shiftim_ahalf_ln.s | 0 .../{sim => }/bfin/c_dsp32shiftim_ahalf_ln_s.s | 0 .../{sim => }/bfin/c_dsp32shiftim_ahalf_lp.s | 0 .../{sim => }/bfin/c_dsp32shiftim_ahalf_lp_s.s | 0 .../{sim => }/bfin/c_dsp32shiftim_ahalf_rn.s | 0 .../{sim => }/bfin/c_dsp32shiftim_ahalf_rn_s.s | 0 .../{sim => }/bfin/c_dsp32shiftim_ahalf_rp.s | 0 .../{sim => }/bfin/c_dsp32shiftim_ahalf_rp_s.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shiftim_ahh.s | 0 .../{sim => }/bfin/c_dsp32shiftim_ahh_s.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shiftim_amix.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shiftim_lf.s | 0 .../{sim => }/bfin/c_dsp32shiftim_lhalf_ln.s | 0 .../{sim => }/bfin/c_dsp32shiftim_lhalf_lp.s | 0 .../{sim => }/bfin/c_dsp32shiftim_lhalf_rn.s | 0 .../{sim => }/bfin/c_dsp32shiftim_lhalf_rp.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shiftim_lhh.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shiftim_lmix.s | 0 sim/testsuite/{sim => }/bfin/c_dsp32shiftim_rot.s | 0 sim/testsuite/{sim => }/bfin/c_dspldst_ld_dr_i.s | 0 sim/testsuite/{sim => }/bfin/c_dspldst_ld_dr_ipp.s | 0 .../{sim => }/bfin/c_dspldst_ld_dr_ippm.s | 0 sim/testsuite/{sim => }/bfin/c_dspldst_ld_drhi_i.s | 0 .../{sim => }/bfin/c_dspldst_ld_drhi_ipp.s | 0 sim/testsuite/{sim => }/bfin/c_dspldst_ld_drlo_i.s | 0 .../{sim => }/bfin/c_dspldst_ld_drlo_ipp.s | 0 sim/testsuite/{sim => }/bfin/c_dspldst_st_dr_i.s | 0 sim/testsuite/{sim => }/bfin/c_dspldst_st_dr_ipp.s | 0 .../{sim => }/bfin/c_dspldst_st_dr_ippm.s | 0 sim/testsuite/{sim => }/bfin/c_dspldst_st_drhi_i.s | 0 .../{sim => }/bfin/c_dspldst_st_drhi_ipp.s | 0 sim/testsuite/{sim => }/bfin/c_dspldst_st_drlo_i.s | 0 .../{sim => }/bfin/c_dspldst_st_drlo_ipp.s | 0 sim/testsuite/{sim => }/bfin/c_except_illopcode.S | 0 sim/testsuite/{sim => }/bfin/c_except_sys_sstep.S | 0 sim/testsuite/{sim => }/bfin/c_except_user_mode.S | 0 sim/testsuite/{sim => }/bfin/c_interr_disable.S | 0 .../{sim => }/bfin/c_interr_disable_enable.S | 0 sim/testsuite/{sim => }/bfin/c_interr_excpt.S | 0 .../{sim => }/bfin/c_interr_loopsetup_stld.S | 0 sim/testsuite/{sim => }/bfin/c_interr_nested.S | 0 sim/testsuite/{sim => }/bfin/c_interr_nmi.S | 0 sim/testsuite/{sim => }/bfin/c_interr_pending.S | 0 sim/testsuite/{sim => }/bfin/c_interr_pending_2.S | 0 sim/testsuite/{sim => }/bfin/c_interr_timer.S | 0 .../{sim => }/bfin/c_interr_timer_reload.S | 0 .../{sim => }/bfin/c_interr_timer_tcount.S | 0 .../{sim => }/bfin/c_interr_timer_tscale.S | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_dreg.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_drhi.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_drlo.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_h_dr.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_h_ibml.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_h_pr.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_l_dr.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_l_ibml.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_l_pr.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_lz_dr.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_lz_ibml.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_lz_pr.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_lzhi_dr.s | 0 .../{sim => }/bfin/c_ldimmhalf_lzhi_ibml.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_lzhi_pr.s | 0 sim/testsuite/{sim => }/bfin/c_ldimmhalf_pibml.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_b.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_h.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_mm.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_mm_b.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_mm_h.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_mm_xb.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_mm_xh.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_pp.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_pp_b.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_pp_h.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_pp_xb.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_pp_xh.s | 0 .../{sim => }/bfin/c_ldst_ld_d_p_ppmm_hbx.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_xb.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_xh.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_p_p.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_p_p_mm.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_ld_p_p_pp.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_d.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_b.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_h.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_mm.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_mm_b.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_mm_h.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_pp.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_pp_b.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_pp_h.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_p.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_p_mm.s | 0 sim/testsuite/{sim => }/bfin/c_ldst_st_p_p_pp.s | 0 sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_dr_b.s | 0 sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_dr_h.s | 0 sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_dr_xb.s | 0 sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_dr_xh.s | 0 sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_dreg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_preg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstidxl_st_dr_b.s | 0 sim/testsuite/{sim => }/bfin/c_ldstidxl_st_dr_h.s | 0 sim/testsuite/{sim => }/bfin/c_ldstidxl_st_dreg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstidxl_st_preg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstii_ld_dr_h.s | 0 sim/testsuite/{sim => }/bfin/c_ldstii_ld_dr_xh.s | 0 sim/testsuite/{sim => }/bfin/c_ldstii_ld_dreg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstii_ld_preg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstii_st_dr_h.s | 0 sim/testsuite/{sim => }/bfin/c_ldstii_st_dreg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstii_st_preg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstiifp_ld_dreg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstiifp_ld_preg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstiifp_st_dreg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstiifp_st_preg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstpmod_ld_dr_hi.s | 0 sim/testsuite/{sim => }/bfin/c_ldstpmod_ld_dr_lo.s | 0 sim/testsuite/{sim => }/bfin/c_ldstpmod_ld_dreg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstpmod_ld_h_xh.s | 0 sim/testsuite/{sim => }/bfin/c_ldstpmod_ld_lohi.s | 0 sim/testsuite/{sim => }/bfin/c_ldstpmod_st_dr_hi.s | 0 sim/testsuite/{sim => }/bfin/c_ldstpmod_st_dr_lo.s | 0 sim/testsuite/{sim => }/bfin/c_ldstpmod_st_dreg.s | 0 sim/testsuite/{sim => }/bfin/c_ldstpmod_st_lohi.s | 0 sim/testsuite/{sim => }/bfin/c_linkage.s | 0 .../{sim => }/bfin/c_logi2op_alshft_mix.s | 0 .../{sim => }/bfin/c_logi2op_arith_shft.s | 0 sim/testsuite/{sim => }/bfin/c_logi2op_bitclr.s | 0 sim/testsuite/{sim => }/bfin/c_logi2op_bitset.s | 0 sim/testsuite/{sim => }/bfin/c_logi2op_bittgl.s | 0 sim/testsuite/{sim => }/bfin/c_logi2op_bittst.s | 0 .../{sim => }/bfin/c_logi2op_log_l_shft.s | 0 .../{sim => }/bfin/c_logi2op_log_l_shft_astat.S | 0 .../{sim => }/bfin/c_logi2op_log_r_shft.s | 0 .../{sim => }/bfin/c_logi2op_log_r_shft_astat.S | 0 sim/testsuite/{sim => }/bfin/c_logi2op_nbittst.s | 0 sim/testsuite/{sim => }/bfin/c_loopsetup_nested.s | 0 .../{sim => }/bfin/c_loopsetup_nested_bot.s | 0 .../{sim => }/bfin/c_loopsetup_nested_prelc.s | 0 .../{sim => }/bfin/c_loopsetup_nested_top.s | 0 sim/testsuite/{sim => }/bfin/c_loopsetup_overlap.s | 0 .../{sim => }/bfin/c_loopsetup_preg_div2_lc0.s | 0 .../{sim => }/bfin/c_loopsetup_preg_div2_lc1.s | 0 .../{sim => }/bfin/c_loopsetup_preg_lc0.s | 0 .../{sim => }/bfin/c_loopsetup_preg_lc1.s | 0 .../{sim => }/bfin/c_loopsetup_preg_stld.s | 0 sim/testsuite/{sim => }/bfin/c_loopsetup_prelc.s | 0 .../{sim => }/bfin/c_loopsetup_topbotcntr.s | 0 sim/testsuite/{sim => }/bfin/c_mmr_interr_ctl.s | 0 sim/testsuite/{sim => }/bfin/c_mmr_loop.S | 0 .../{sim => }/bfin/c_mmr_loop_user_except.S | 0 .../{sim => }/bfin/c_mmr_ppop_illegal_adr.S | 0 .../{sim => }/bfin/c_mmr_ppopm_illegal_adr.S | 0 sim/testsuite/{sim => }/bfin/c_mmr_timer.S | 0 sim/testsuite/{sim => }/bfin/c_mode_supervisor.S | 0 sim/testsuite/{sim => }/bfin/c_mode_user.S | 0 .../{sim => }/bfin/c_mode_user_superivsor.S | 0 .../{sim => }/bfin/c_multi_issue_dsp_ld_ld.s | 0 .../{sim => }/bfin/c_multi_issue_dsp_ldst_1.s | 0 .../{sim => }/bfin/c_multi_issue_dsp_ldst_2.s | 0 .../{sim => }/bfin/c_progctrl_call_pcpr.s | 0 sim/testsuite/{sim => }/bfin/c_progctrl_call_pr.s | 0 .../{sim => }/bfin/c_progctrl_clisti_interr.S | 0 .../{sim => }/bfin/c_progctrl_csync_mmr.S | 0 .../{sim => }/bfin/c_progctrl_except_rtx.S | 0 sim/testsuite/{sim => }/bfin/c_progctrl_excpt.S | 0 .../{sim => }/bfin/c_progctrl_jump_pcpr.s | 0 sim/testsuite/{sim => }/bfin/c_progctrl_jump_pr.s | 0 sim/testsuite/{sim => }/bfin/c_progctrl_nop.s | 0 .../{sim => }/bfin/c_progctrl_raise_rt_i_n.S | 0 sim/testsuite/{sim => }/bfin/c_progctrl_rts.s | 0 sim/testsuite/{sim => }/bfin/c_ptr2op_pr_neg_pr.s | 0 sim/testsuite/{sim => }/bfin/c_ptr2op_pr_sft_2_1.s | 0 .../{sim => }/bfin/c_ptr2op_pr_shadd_1_2.s | 0 .../{sim => }/bfin/c_pushpopmultiple_dp.s | 0 .../{sim => }/bfin/c_pushpopmultiple_dp_pair.s | 0 .../{sim => }/bfin/c_pushpopmultiple_dreg.s | 0 .../{sim => }/bfin/c_pushpopmultiple_preg.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_acc_acc.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_dag_lz_dep.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_dr_acc_acc.s | 0 .../{sim => }/bfin/c_regmv_dr_dep_nostall.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_dr_dr.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_dr_imlb.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_dr_pr.s | 0 .../{sim => }/bfin/c_regmv_imlb_dep_nostall.s | 0 .../{sim => }/bfin/c_regmv_imlb_dep_stall.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_imlb_dr.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_imlb_imlb.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_imlb_pr.s | 0 .../{sim => }/bfin/c_regmv_pr_dep_nostall.s | 0 .../{sim => }/bfin/c_regmv_pr_dep_stall.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_pr_dr.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_pr_imlb.s | 0 sim/testsuite/{sim => }/bfin/c_regmv_pr_pr.s | 0 sim/testsuite/{sim => }/bfin/c_seq_ac_raise_mv.S | 0 .../{sim => }/bfin/c_seq_ac_raise_mv_ppop.S | 0 .../{sim => }/bfin/c_seq_ac_regmv_pushpop.S | 0 .../{sim => }/bfin/c_seq_dec_raise_pushpop.S | 0 .../{sim => }/bfin/c_seq_ex1_brcc_mv_pop.S | 0 .../{sim => }/bfin/c_seq_ex1_call_mv_pop.S | 0 sim/testsuite/{sim => }/bfin/c_seq_ex1_j_mv_pop.S | 0 .../{sim => }/bfin/c_seq_ex1_raise_brcc_mv_pop.S | 0 .../{sim => }/bfin/c_seq_ex1_raise_call_mv_pop.S | 0 .../{sim => }/bfin/c_seq_ex1_raise_j_mv_pop.S | 0 .../{sim => }/bfin/c_seq_ex2_brcc_mp_mv_pop.S | 0 sim/testsuite/{sim => }/bfin/c_seq_ex2_mmr_mvpop.S | 0 .../{sim => }/bfin/c_seq_ex2_mmrj_mvpop.S | 0 .../{sim => }/bfin/c_seq_ex2_raise_mmr_mvpop.S | 0 .../{sim => }/bfin/c_seq_ex2_raise_mmrj_mvpop.S | 0 .../{sim => }/bfin/c_seq_ex3_ls_brcc_mvp.S | 0 .../{sim => }/bfin/c_seq_ex3_ls_mmr_mvp.S | 0 .../{sim => }/bfin/c_seq_ex3_ls_mmrj_mvp.S | 0 .../{sim => }/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S | 0 .../{sim => }/bfin/c_seq_wb_cs_lsmmrj_mvp.S | 0 .../{sim => }/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S | 0 .../{sim => }/bfin/c_seq_wb_rti_lsmmrj_mvp.S | 0 .../{sim => }/bfin/c_seq_wb_rtn_lsmmrj_mvp.S | 0 .../{sim => }/bfin/c_seq_wb_rtx_lsmmrj_mvp.S | 0 sim/testsuite/{sim => }/bfin/c_ujump.s | 0 sim/testsuite/{sim => }/bfin/cc-alu.S | 0 sim/testsuite/{sim => }/bfin/cc-astat-bits.s | 0 sim/testsuite/{sim => }/bfin/cc0.s | 0 sim/testsuite/{sim => }/bfin/cc1.s | 0 sim/testsuite/{sim => }/bfin/cc5.S | 0 sim/testsuite/{sim => }/bfin/cec-exact-exception.S | 0 sim/testsuite/{sim => }/bfin/cec-ifetch.S | 0 sim/testsuite/{sim => }/bfin/cec-multi-pending.S | 0 sim/testsuite/{sim => }/bfin/cec-no-snen-reti.S | 0 .../{sim => }/bfin/cec-non-operating-env.s | 0 sim/testsuite/{sim => }/bfin/cec-raise-reti.S | 0 sim/testsuite/{sim => }/bfin/cec-snen-reti.S | 0 sim/testsuite/{sim => }/bfin/cec-syscfg-ssstep.S | 0 sim/testsuite/{sim => }/bfin/cec-system-call.S | 0 sim/testsuite/{sim => }/bfin/cir.s | 0 sim/testsuite/{sim => }/bfin/cir1.s | 0 sim/testsuite/{sim => }/bfin/cli-sti.s | 0 sim/testsuite/{sim => }/bfin/cmpacc.s | 0 sim/testsuite/{sim => }/bfin/cmpdreg.S | 0 sim/testsuite/{sim => }/bfin/compare.s | 0 sim/testsuite/{sim => }/bfin/conv_enc_gen.s | 0 sim/testsuite/{sim => }/bfin/cycles.s | 0 sim/testsuite/{sim => }/bfin/d0.s | 0 sim/testsuite/{sim => }/bfin/d1.s | 0 sim/testsuite/{sim => }/bfin/d2.s | 0 .../{sim => }/bfin/dbg_brprd_ntkn_src_kill.S | 0 .../{sim => }/bfin/dbg_brtkn_nprd_src_kill.S | 0 sim/testsuite/{sim => }/bfin/dbg_jmp_src_kill.S | 0 sim/testsuite/{sim => }/bfin/dbg_tr_basic.S | 0 sim/testsuite/{sim => }/bfin/dbg_tr_simplejp.S | 0 sim/testsuite/{sim => }/bfin/dbg_tr_tbuf0.S | 0 sim/testsuite/{sim => }/bfin/dbg_tr_umode.S | 0 .../{sim => }/bfin/disalnexcpt_implicit.S | 0 sim/testsuite/{sim => }/bfin/div0.s | 0 sim/testsuite/{sim => }/bfin/divq.s | 0 sim/testsuite/{sim => }/bfin/dotproduct.s | 0 sim/testsuite/{sim => }/bfin/dotproduct2.s | 0 sim/testsuite/{sim => }/bfin/double_prec_mult.s | 0 sim/testsuite/{sim => }/bfin/dsp_a4.s | 0 sim/testsuite/{sim => }/bfin/dsp_a7.s | 0 sim/testsuite/{sim => }/bfin/dsp_a8.s | 0 sim/testsuite/{sim => }/bfin/dsp_d0.s | 0 sim/testsuite/{sim => }/bfin/dsp_d1.s | 0 sim/testsuite/{sim => }/bfin/dsp_neg.S | 0 sim/testsuite/{sim => }/bfin/dsp_s1.s | 0 sim/testsuite/{sim => }/bfin/e0.s | 0 sim/testsuite/{sim => }/bfin/edn_snafu.s | 0 sim/testsuite/{sim => }/bfin/eu_dsp32mac_s.s | 0 sim/testsuite/{sim => }/bfin/events.s | 0 sim/testsuite/{sim => }/bfin/f221.s | 0 sim/testsuite/{sim => }/bfin/fact.s | 0 sim/testsuite/{sim => }/bfin/fir.s | 0 sim/testsuite/{sim => }/bfin/fsm.s | 0 sim/testsuite/{sim => }/bfin/greg2.s | 0 sim/testsuite/{sim => }/bfin/hwloop-bits.S | 0 sim/testsuite/{sim => }/bfin/hwloop-branch-in.s | 0 sim/testsuite/{sim => }/bfin/hwloop-branch-out.s | 0 sim/testsuite/{sim => }/bfin/hwloop-lt-bits.s | 0 sim/testsuite/{sim => }/bfin/hwloop-nested.s | 0 sim/testsuite/{sim => }/bfin/i0.s | 0 sim/testsuite/{sim => }/bfin/iir.s | 0 sim/testsuite/{sim => }/bfin/issue103.s | 0 sim/testsuite/{sim => }/bfin/issue109.s | 0 sim/testsuite/{sim => }/bfin/issue112.s | 0 sim/testsuite/{sim => }/bfin/issue113.s | 0 sim/testsuite/{sim => }/bfin/issue117.s | 0 sim/testsuite/{sim => }/bfin/issue118.s | 0 sim/testsuite/{sim => }/bfin/issue119.s | 0 sim/testsuite/{sim => }/bfin/issue121.s | 0 sim/testsuite/{sim => }/bfin/issue123.s | 0 sim/testsuite/{sim => }/bfin/issue124.s | 0 sim/testsuite/{sim => }/bfin/issue125.s | 0 sim/testsuite/{sim => }/bfin/issue126.s | 0 sim/testsuite/{sim => }/bfin/issue127.s | 0 sim/testsuite/{sim => }/bfin/issue129.s | 0 sim/testsuite/{sim => }/bfin/issue139.S | 0 sim/testsuite/{sim => }/bfin/issue140.S | 0 sim/testsuite/{sim => }/bfin/issue142.s | 0 sim/testsuite/{sim => }/bfin/issue144.s | 0 sim/testsuite/{sim => }/bfin/issue146.S | 0 sim/testsuite/{sim => }/bfin/issue175.s | 0 sim/testsuite/{sim => }/bfin/issue205.s | 0 sim/testsuite/{sim => }/bfin/issue257.s | 0 sim/testsuite/{sim => }/bfin/issue272.S | 0 sim/testsuite/{sim => }/bfin/issue83.s | 0 sim/testsuite/{sim => }/bfin/issue89.s | 0 sim/testsuite/{sim => }/bfin/l0.s | 0 sim/testsuite/{sim => }/bfin/l0shift.s | 0 sim/testsuite/{sim => }/bfin/l2_loop.s | 0 sim/testsuite/{sim => }/bfin/link-2.s | 0 sim/testsuite/{sim => }/bfin/link.s | 0 sim/testsuite/{sim => }/bfin/lmu_cplb_multiple0.S | 0 sim/testsuite/{sim => }/bfin/lmu_cplb_multiple1.S | 0 sim/testsuite/{sim => }/bfin/lmu_excpt_align.S | 0 sim/testsuite/{sim => }/bfin/lmu_excpt_default.S | 0 sim/testsuite/{sim => }/bfin/lmu_excpt_illaddr.S | 0 sim/testsuite/{sim => }/bfin/lmu_excpt_prot0.S | 0 sim/testsuite/{sim => }/bfin/lmu_excpt_prot1.S | 0 sim/testsuite/{sim => }/bfin/load.s | 0 sim/testsuite/{sim => }/bfin/logic.s | 0 sim/testsuite/{sim => }/bfin/loop_snafu.s | 0 sim/testsuite/{sim => }/bfin/loop_strncpy.s | 0 sim/testsuite/{sim => }/bfin/lp0.s | 0 sim/testsuite/{sim => }/bfin/lp1.s | 0 sim/testsuite/{sim => }/bfin/lsetup.s | 0 sim/testsuite/{sim => }/bfin/m0boundary.s | 0 sim/testsuite/{sim => }/bfin/m1.S | 0 sim/testsuite/{sim => }/bfin/m10.s | 0 sim/testsuite/{sim => }/bfin/m11.s | 0 sim/testsuite/{sim => }/bfin/m12.s | 0 sim/testsuite/{sim => }/bfin/m13.s | 0 sim/testsuite/{sim => }/bfin/m14.s | 0 sim/testsuite/{sim => }/bfin/m15.s | 0 sim/testsuite/{sim => }/bfin/m16.s | 0 sim/testsuite/{sim => }/bfin/m17.s | 0 sim/testsuite/{sim => }/bfin/m2.s | 0 sim/testsuite/{sim => }/bfin/m3.s | 0 sim/testsuite/{sim => }/bfin/m4.s | 0 sim/testsuite/{sim => }/bfin/m5.s | 0 sim/testsuite/{sim => }/bfin/m6.s | 0 sim/testsuite/{sim => }/bfin/m7.s | 0 sim/testsuite/{sim => }/bfin/m8.s | 0 sim/testsuite/{sim => }/bfin/m9.s | 0 sim/testsuite/{sim => }/bfin/mac2halfreg.S | 0 sim/testsuite/{sim => }/bfin/math.s | 0 sim/testsuite/{sim => }/bfin/max_min_flags.s | 0 sim/testsuite/{sim => }/bfin/mc_s2.s | 0 .../{sim => }/bfin/mdma-32bit-1d-neg-count.c | 0 sim/testsuite/{sim => }/bfin/mdma-32bit-1d.c | 0 .../{sim => }/bfin/mdma-8bit-1d-neg-count.c | 0 sim/testsuite/{sim => }/bfin/mdma-8bit-1d.c | 0 sim/testsuite/{sim => }/bfin/mdma-skel.h | 0 sim/testsuite/{sim => }/bfin/mem3.s | 0 sim/testsuite/{sim => }/bfin/mmr-exception.s | 0 sim/testsuite/{sim => }/bfin/move.s | 0 sim/testsuite/{sim => }/bfin/msa_acp_5.10.S | 0 sim/testsuite/{sim => }/bfin/msa_acp_5.12_1.S | 0 sim/testsuite/{sim => }/bfin/msa_acp_5.12_2.S | 0 sim/testsuite/{sim => }/bfin/msa_acp_5_10.s | 0 sim/testsuite/{sim => }/bfin/mult.s | 0 sim/testsuite/{sim => }/bfin/neg-2.S | 0 sim/testsuite/{sim => }/bfin/neg-3.S | 0 sim/testsuite/{sim => }/bfin/neg.S | 0 sim/testsuite/{sim => }/bfin/nshift.s | 0 sim/testsuite/{sim => }/bfin/pr.s | 0 sim/testsuite/{sim => }/bfin/push-pop-multiple.s | 0 sim/testsuite/{sim => }/bfin/push-pop.s | 0 sim/testsuite/{sim => }/bfin/pushpopreg_1.s | 0 sim/testsuite/{sim => }/bfin/quadaddsub.s | 0 sim/testsuite/{sim => }/bfin/random_0001.s | 0 sim/testsuite/{sim => }/bfin/random_0002.S | 0 sim/testsuite/{sim => }/bfin/random_0003.S | 0 sim/testsuite/{sim => }/bfin/random_0004.S | 0 sim/testsuite/{sim => }/bfin/random_0005.S | 0 sim/testsuite/{sim => }/bfin/random_0006.S | 0 sim/testsuite/{sim => }/bfin/random_0007.S | 0 sim/testsuite/{sim => }/bfin/random_0008.S | 0 sim/testsuite/{sim => }/bfin/random_0009.S | 0 sim/testsuite/{sim => }/bfin/random_0010.S | 0 sim/testsuite/{sim => }/bfin/random_0011.S | 0 sim/testsuite/{sim => }/bfin/random_0012.S | 0 sim/testsuite/{sim => }/bfin/random_0013.S | 0 sim/testsuite/{sim => }/bfin/random_0014.S | 0 sim/testsuite/{sim => }/bfin/random_0015.S | 0 sim/testsuite/{sim => }/bfin/random_0016.S | 0 sim/testsuite/{sim => }/bfin/random_0017.S | 0 sim/testsuite/{sim => }/bfin/random_0018.S | 0 sim/testsuite/{sim => }/bfin/random_0019.S | 0 sim/testsuite/{sim => }/bfin/random_0020.S | 0 sim/testsuite/{sim => }/bfin/random_0021.S | 0 sim/testsuite/{sim => }/bfin/random_0022.S | 0 sim/testsuite/{sim => }/bfin/random_0023.S | 0 sim/testsuite/{sim => }/bfin/random_0024.S | 0 sim/testsuite/{sim => }/bfin/random_0025.S | 0 sim/testsuite/{sim => }/bfin/random_0026.S | 0 sim/testsuite/{sim => }/bfin/random_0027.S | 0 sim/testsuite/{sim => }/bfin/random_0028.S | 0 sim/testsuite/{sim => }/bfin/random_0029.S | 0 sim/testsuite/{sim => }/bfin/random_0030.S | 0 sim/testsuite/{sim => }/bfin/random_0031.S | 0 sim/testsuite/{sim => }/bfin/random_0032.S | 0 sim/testsuite/{sim => }/bfin/random_0033.S | 0 sim/testsuite/{sim => }/bfin/random_0034.S | 0 sim/testsuite/{sim => }/bfin/random_0035.S | 0 sim/testsuite/{sim => }/bfin/random_0036.S | 0 sim/testsuite/{sim => }/bfin/random_0037.S | 0 sim/testsuite/{sim => }/bfin/run-tests.sh | 0 sim/testsuite/{sim => }/bfin/s0.s | 0 sim/testsuite/{sim => }/bfin/s1.s | 0 sim/testsuite/{sim => }/bfin/s10.s | 0 sim/testsuite/{sim => }/bfin/s11.s | 0 sim/testsuite/{sim => }/bfin/s12.s | 0 sim/testsuite/{sim => }/bfin/s13.s | 0 sim/testsuite/{sim => }/bfin/s14.s | 0 sim/testsuite/{sim => }/bfin/s15.s | 0 sim/testsuite/{sim => }/bfin/s16.s | 0 sim/testsuite/{sim => }/bfin/s17.s | 0 sim/testsuite/{sim => }/bfin/s18.s | 0 sim/testsuite/{sim => }/bfin/s19.s | 0 sim/testsuite/{sim => }/bfin/s2.s | 0 sim/testsuite/{sim => }/bfin/s20.s | 0 sim/testsuite/bfin/s21.s | 297 + sim/testsuite/{sim => }/bfin/s3.s | 0 sim/testsuite/{sim => }/bfin/s30.s | 0 sim/testsuite/{sim => }/bfin/s4.s | 0 sim/testsuite/{sim => }/bfin/s5.s | 0 sim/testsuite/{sim => }/bfin/s6.s | 0 sim/testsuite/{sim => }/bfin/s7.s | 0 sim/testsuite/{sim => }/bfin/s8.s | 0 sim/testsuite/{sim => }/bfin/s9.s | 0 sim/testsuite/{sim => }/bfin/saatest.s | 0 sim/testsuite/{sim => }/bfin/se_all16bitopcodes.S | 0 sim/testsuite/{sim => }/bfin/se_all32bitopcodes.S | 0 .../{sim => }/bfin/se_all32bitopcodes.lds | 0 .../{sim => }/bfin/se_all64bitg0opcodes.S | 0 .../{sim => }/bfin/se_all64bitg1opcodes.S | 0 .../{sim => }/bfin/se_all64bitg2opcodes.S | 0 sim/testsuite/{sim => }/bfin/se_allopcodes.h | 0 sim/testsuite/{sim => }/bfin/se_brtarget_stall.S | 0 sim/testsuite/{sim => }/bfin/se_bug_ui.S | 0 sim/testsuite/{sim => }/bfin/se_bug_ui2.S | 0 sim/testsuite/{sim => }/bfin/se_bug_ui3.S | 0 sim/testsuite/{sim => }/bfin/se_cc2stat_haz.S | 0 sim/testsuite/{sim => }/bfin/se_cc_kill.S | 0 sim/testsuite/{sim => }/bfin/se_cof.S | 0 sim/testsuite/{sim => }/bfin/se_event_quad.S | 0 .../{sim => }/bfin/se_excpt_dagprotviol.S | 0 sim/testsuite/{sim => }/bfin/se_excpt_ifprotviol.S | 0 sim/testsuite/{sim => }/bfin/se_excpt_ssstep.S | 0 .../{sim => }/bfin/se_illegalcombination.S | 0 sim/testsuite/{sim => }/bfin/se_kill_wbbr.S | 0 sim/testsuite/{sim => }/bfin/se_kills2.S | 0 sim/testsuite/{sim => }/bfin/se_loop_disable.S | 0 sim/testsuite/{sim => }/bfin/se_loop_kill.S | 0 sim/testsuite/{sim => }/bfin/se_loop_kill_01.S | 0 sim/testsuite/{sim => }/bfin/se_loop_kill_dcr.S | 0 sim/testsuite/{sim => }/bfin/se_loop_kill_dcr_01.S | 0 sim/testsuite/{sim => }/bfin/se_loop_lr.S | 0 sim/testsuite/{sim => }/bfin/se_loop_mv2lb_stall.S | 0 sim/testsuite/{sim => }/bfin/se_loop_mv2lc.S | 0 sim/testsuite/{sim => }/bfin/se_loop_mv2lc_stall.S | 0 sim/testsuite/{sim => }/bfin/se_loop_mv2lt_stall.S | 0 sim/testsuite/{sim => }/bfin/se_loop_nest_ppm.S | 0 sim/testsuite/{sim => }/bfin/se_loop_nest_ppm_1.S | 0 sim/testsuite/{sim => }/bfin/se_loop_nest_ppm_2.S | 0 sim/testsuite/{sim => }/bfin/se_loop_ppm.S | 0 sim/testsuite/{sim => }/bfin/se_loop_ppm_1.S | 0 sim/testsuite/{sim => }/bfin/se_loop_ppm_int.S | 0 sim/testsuite/{sim => }/bfin/se_lsetup_kill.S | 0 sim/testsuite/{sim => }/bfin/se_misaligned_fetch.S | 0 sim/testsuite/{sim => }/bfin/se_more_ret_haz.S | 0 sim/testsuite/{sim => }/bfin/se_mv2lp.S | 0 sim/testsuite/{sim => }/bfin/se_oneins_zoff.S | 0 sim/testsuite/{sim => }/bfin/se_popkill.S | 0 sim/testsuite/{sim => }/bfin/se_regmv_usp_sysreg.S | 0 sim/testsuite/{sim => }/bfin/se_rets_hazard.s | 0 sim/testsuite/{sim => }/bfin/se_rts_rti.S | 0 .../{sim => }/bfin/se_ssstep_dagprotviol.S | 0 sim/testsuite/{sim => }/bfin/se_ssync.S | 0 sim/testsuite/{sim => }/bfin/se_stall_if2.S | 0 .../{sim => }/bfin/se_undefinedinstruction1.S | 0 .../{sim => }/bfin/se_undefinedinstruction2.S | 0 .../{sim => }/bfin/se_undefinedinstruction3.S | 0 .../{sim => }/bfin/se_undefinedinstruction4.S | 0 .../{sim => }/bfin/se_usermode_protviol.S | 0 sim/testsuite/{sim => }/bfin/seqstat.s | 0 sim/testsuite/{sim => }/bfin/sign.s | 0 sim/testsuite/{sim => }/bfin/simple0.s | 0 sim/testsuite/{sim => }/bfin/sri.s | 0 sim/testsuite/{sim => }/bfin/stk.s | 0 sim/testsuite/{sim => }/bfin/stk2.s | 0 sim/testsuite/{sim => }/bfin/stk3.s | 0 sim/testsuite/{sim => }/bfin/stk4.s | 0 sim/testsuite/{sim => }/bfin/stk5.s | 0 sim/testsuite/{sim => }/bfin/stk6.s | 0 sim/testsuite/{sim => }/bfin/syscfg.s | 0 sim/testsuite/{sim => }/bfin/tar10622.s | 0 sim/testsuite/{sim => }/bfin/test-dma.h | 0 sim/testsuite/{sim => }/bfin/test.h | 0 sim/testsuite/{sim => }/bfin/testset.s | 0 sim/testsuite/{sim => }/bfin/testset2.s | 0 sim/testsuite/{sim => }/bfin/testutils.inc | 0 sim/testsuite/{sim => }/bfin/unlink.S | 0 sim/testsuite/{sim => }/bfin/up0.s | 0 sim/testsuite/{sim => }/bfin/usp.S | 0 sim/testsuite/{sim => }/bfin/vec-abs-2.S | 0 sim/testsuite/{sim => }/bfin/vec-abs-3.S | 0 sim/testsuite/{sim => }/bfin/vec-abs.S | 0 sim/testsuite/{sim => }/bfin/vec-neg-2.S | 0 sim/testsuite/{sim => }/bfin/vec-neg-3.S | 0 sim/testsuite/{sim => }/bfin/vec-neg.S | 0 sim/testsuite/{sim => }/bfin/vecadd.s | 0 sim/testsuite/{sim => }/bfin/vit_max.s | 0 sim/testsuite/{sim => }/bfin/vit_max2.s | 0 sim/testsuite/{sim => }/bfin/viterbi2.s | 0 sim/testsuite/{sim => }/bfin/wtf.s | 0 sim/testsuite/{sim => }/bfin/x1.s | 0 sim/testsuite/{sim => }/bfin/zcall.s | 0 sim/testsuite/{sim => }/bfin/zeroflagrnd.s | 0 sim/testsuite/{sim => }/bpf/ChangeLog | 0 sim/testsuite/{sim => }/bpf/allinsn.exp | 0 sim/testsuite/{sim => }/bpf/alu.s | 0 sim/testsuite/{sim => }/bpf/alu32.s | 0 sim/testsuite/{sim => }/bpf/endbe.s | 0 sim/testsuite/{sim => }/bpf/endle.s | 0 sim/testsuite/{sim => }/bpf/jmp.s | 0 sim/testsuite/{sim => }/bpf/jmp32.s | 0 sim/testsuite/{sim => }/bpf/ldabs.s | 0 sim/testsuite/{sim => }/bpf/mem.s | 0 sim/testsuite/{sim => }/bpf/mov.s | 0 sim/testsuite/{sim => }/bpf/testutils.inc | 0 sim/testsuite/{sim => }/bpf/xadd.s | 0 sim/testsuite/common/alu-tst.c | 7 +- sim/testsuite/common/bits-gen.c | 25 +- sim/testsuite/common/bits-tst.c | 39 +- sim/testsuite/configure | 3267 ---- sim/testsuite/configure.ac | 32 - sim/testsuite/{sim => }/cr16/ChangeLog | 0 sim/testsuite/{sim => }/cr16/addb.cgs | 0 sim/testsuite/{sim => }/cr16/addd.cgs | 0 sim/testsuite/{sim => }/cr16/addi.cgs | 0 sim/testsuite/{sim => }/cr16/addw.cgs | 0 sim/testsuite/{sim => }/cr16/allinsn.exp | 0 sim/testsuite/{sim => }/cr16/andb.cgs | 0 sim/testsuite/{sim => }/cr16/andd.cgs | 0 sim/testsuite/{sim => }/cr16/andw.cgs | 0 sim/testsuite/{sim => }/cr16/ashub.cgs | 0 sim/testsuite/{sim => }/cr16/ashub_i.cgs | 0 sim/testsuite/{sim => }/cr16/ashud.cgs | 0 sim/testsuite/{sim => }/cr16/ashud_i.cgs | 0 sim/testsuite/{sim => }/cr16/ashuw.cgs | 0 sim/testsuite/{sim => }/cr16/ashuw_i.cgs | 0 sim/testsuite/{sim => }/cr16/bal1_24.cgs | 0 sim/testsuite/{sim => }/cr16/bal2_24.cgs | 0 sim/testsuite/{sim => }/cr16/bcc.cgs | 0 sim/testsuite/{sim => }/cr16/bcs.cgs | 0 sim/testsuite/{sim => }/cr16/beq.cgs | 0 sim/testsuite/{sim => }/cr16/beq0b.cgs | 0 sim/testsuite/{sim => }/cr16/beq0w.cgs | 0 sim/testsuite/{sim => }/cr16/bge.cgs | 0 sim/testsuite/{sim => }/cr16/bgt.cgs | 0 sim/testsuite/{sim => }/cr16/bhi.cgs | 0 sim/testsuite/{sim => }/cr16/bhs.cgs | 0 sim/testsuite/{sim => }/cr16/bht.cgs | 0 sim/testsuite/{sim => }/cr16/blo.cgs | 0 sim/testsuite/{sim => }/cr16/bls.cgs | 0 sim/testsuite/{sim => }/cr16/blt.cgs | 0 sim/testsuite/{sim => }/cr16/bne.cgs | 0 sim/testsuite/{sim => }/cr16/bne0b.cgs | 0 sim/testsuite/{sim => }/cr16/bne0w.cgs | 0 sim/testsuite/{sim => }/cr16/br.cgs | 0 sim/testsuite/{sim => }/cr16/cbitb.cgs | 0 sim/testsuite/{sim => }/cr16/cbitw.cgs | 0 sim/testsuite/{sim => }/cr16/cmpb.cgs | 0 sim/testsuite/{sim => }/cr16/cmpb_i.cgs | 0 sim/testsuite/{sim => }/cr16/cmpd.cgs | 0 sim/testsuite/{sim => }/cr16/cmpd_i.cgs | 0 sim/testsuite/{sim => }/cr16/cmpi.cgs | 0 sim/testsuite/{sim => }/cr16/cmpw.cgs | 0 sim/testsuite/{sim => }/cr16/cmpw_i.cgs | 0 sim/testsuite/{sim => }/cr16/excp.cgs | 0 sim/testsuite/{sim => }/cr16/hello.ms | 0 sim/testsuite/{sim => }/cr16/hw-trap.ms | 0 sim/testsuite/{sim => }/cr16/jal.cgs | 0 sim/testsuite/{sim => }/cr16/jcc.cgs | 0 sim/testsuite/{sim => }/cr16/jcs.cgs | 0 sim/testsuite/{sim => }/cr16/jeq.cgs | 0 sim/testsuite/{sim => }/cr16/jfc.cgs | 0 sim/testsuite/{sim => }/cr16/jfs.cgs | 0 sim/testsuite/{sim => }/cr16/jge.cgs | 0 sim/testsuite/{sim => }/cr16/jgt.cgs | 0 sim/testsuite/{sim => }/cr16/jhi.cgs | 0 sim/testsuite/{sim => }/cr16/jhs.cgs | 0 sim/testsuite/{sim => }/cr16/jlo.cgs | 0 sim/testsuite/{sim => }/cr16/jls.cgs | 0 sim/testsuite/{sim => }/cr16/jlt.cgs | 0 sim/testsuite/{sim => }/cr16/jne.cgs | 0 sim/testsuite/{sim => }/cr16/jump.cgs | 0 sim/testsuite/{sim => }/cr16/loadb.cgs | 0 sim/testsuite/{sim => }/cr16/loadd.cgs | 0 sim/testsuite/{sim => }/cr16/loadm.cgs | 0 sim/testsuite/{sim => }/cr16/loadmp.cgs | 0 sim/testsuite/{sim => }/cr16/loadw.cgs | 0 sim/testsuite/{sim => }/cr16/lpr-spr.cgs | 0 sim/testsuite/{sim => }/cr16/lprd-sprd.cgs | 0 sim/testsuite/{sim => }/cr16/lshb.cgs | 0 sim/testsuite/{sim => }/cr16/lshb_i.cgs | 0 sim/testsuite/{sim => }/cr16/lshd.cgs | 0 sim/testsuite/{sim => }/cr16/lshd_i.cgs | 0 sim/testsuite/{sim => }/cr16/lshw.cgs | 0 sim/testsuite/{sim => }/cr16/lshw_i.cgs | 0 sim/testsuite/{sim => }/cr16/macqw.cgs | 0 sim/testsuite/{sim => }/cr16/macsw.cgs | 0 sim/testsuite/{sim => }/cr16/macuw.cgs | 0 sim/testsuite/{sim => }/cr16/misc.exp | 0 sim/testsuite/{sim => }/cr16/movb.cgs | 0 sim/testsuite/{sim => }/cr16/movd.cgs | 0 sim/testsuite/{sim => }/cr16/movw.cgs | 0 sim/testsuite/{sim => }/cr16/movxb.cgs | 0 sim/testsuite/{sim => }/cr16/movxw.cgs | 0 sim/testsuite/{sim => }/cr16/movzb.cgs | 0 sim/testsuite/{sim => }/cr16/movzw.cgs | 0 sim/testsuite/{sim => }/cr16/mulb.cgs | 0 sim/testsuite/{sim => }/cr16/mulsb.cgs | 0 sim/testsuite/{sim => }/cr16/mulsw.cgs | 0 sim/testsuite/{sim => }/cr16/muluw.cgs | 0 sim/testsuite/{sim => }/cr16/mulw.cgs | 0 sim/testsuite/{sim => }/cr16/nop.cgs | 0 sim/testsuite/{sim => }/cr16/orb.cgs | 0 sim/testsuite/{sim => }/cr16/ord.cgs | 0 sim/testsuite/{sim => }/cr16/orw.cgs | 0 sim/testsuite/{sim => }/cr16/pop1.cgs | 0 sim/testsuite/{sim => }/cr16/pop2.cgs | 0 sim/testsuite/{sim => }/cr16/pop3.cgs | 0 sim/testsuite/{sim => }/cr16/popret1.cgs | 0 sim/testsuite/{sim => }/cr16/popret2.cgs | 0 sim/testsuite/{sim => }/cr16/popret3.cgs | 0 sim/testsuite/{sim => }/cr16/push1.cgs | 0 sim/testsuite/{sim => }/cr16/push2.cgs | 0 sim/testsuite/{sim => }/cr16/push3.cgs | 0 sim/testsuite/{sim => }/cr16/sbitb.cgs | 0 sim/testsuite/{sim => }/cr16/sbitw.cgs | 0 sim/testsuite/{sim => }/cr16/scc.cgs | 0 sim/testsuite/{sim => }/cr16/scs.cgs | 0 sim/testsuite/{sim => }/cr16/seq.cgs | 0 sim/testsuite/{sim => }/cr16/sfc.cgs | 0 sim/testsuite/{sim => }/cr16/sfs.cgs | 0 sim/testsuite/{sim => }/cr16/sge.cgs | 0 sim/testsuite/{sim => }/cr16/sgt.cgs | 0 sim/testsuite/{sim => }/cr16/shi.cgs | 0 sim/testsuite/{sim => }/cr16/shs.cgs | 0 sim/testsuite/{sim => }/cr16/slo.cgs | 0 sim/testsuite/{sim => }/cr16/sls.cgs | 0 sim/testsuite/{sim => }/cr16/slt.cgs | 0 sim/testsuite/{sim => }/cr16/sne.cgs | 0 sim/testsuite/{sim => }/cr16/storb.cgs | 0 sim/testsuite/{sim => }/cr16/stord.cgs | 0 sim/testsuite/{sim => }/cr16/storw.cgs | 0 sim/testsuite/{sim => }/cr16/subb.cgs | 0 sim/testsuite/{sim => }/cr16/subd.cgs | 0 sim/testsuite/{sim => }/cr16/subi.cgs | 0 sim/testsuite/{sim => }/cr16/subw.cgs | 0 sim/testsuite/{sim => }/cr16/tbit.cgs | 0 sim/testsuite/{sim => }/cr16/tbitb.cgs | 0 sim/testsuite/{sim => }/cr16/tbitw.cgs | 0 sim/testsuite/{sim => }/cr16/testutils.inc | 0 sim/testsuite/{sim => }/cr16/uread16.ms | 0 sim/testsuite/{sim => }/cr16/uread32.ms | 0 sim/testsuite/{sim => }/cr16/xorb.cgs | 0 sim/testsuite/{sim => }/cr16/xord.cgs | 0 sim/testsuite/{sim => }/cr16/xorw.cgs | 0 sim/testsuite/cris/ChangeLog | 204 + sim/testsuite/{sim => }/cris/asm/abs.ms | 0 sim/testsuite/{sim => }/cris/asm/addc.ms | 0 sim/testsuite/{sim => }/cris/asm/addcpc.ms | 0 sim/testsuite/{sim => }/cris/asm/addcv32c.ms | 0 sim/testsuite/{sim => }/cris/asm/addcv32m.ms | 0 sim/testsuite/{sim => }/cris/asm/addcv32r.ms | 0 sim/testsuite/{sim => }/cris/asm/addi.ms | 0 sim/testsuite/{sim => }/cris/asm/addiv32.ms | 0 sim/testsuite/{sim => }/cris/asm/addm.ms | 0 sim/testsuite/{sim => }/cris/asm/addoc.ms | 0 sim/testsuite/{sim => }/cris/asm/addom.ms | 0 sim/testsuite/{sim => }/cris/asm/addoq.ms | 0 sim/testsuite/{sim => }/cris/asm/addq.ms | 0 sim/testsuite/{sim => }/cris/asm/addqpc.ms | 0 sim/testsuite/{sim => }/cris/asm/addr.ms | 0 sim/testsuite/{sim => }/cris/asm/addswpc.ms | 0 sim/testsuite/{sim => }/cris/asm/addxc.ms | 0 sim/testsuite/{sim => }/cris/asm/addxm.ms | 0 sim/testsuite/{sim => }/cris/asm/addxr.ms | 0 sim/testsuite/{sim => }/cris/asm/andc.ms | 0 sim/testsuite/{sim => }/cris/asm/andm.ms | 0 sim/testsuite/{sim => }/cris/asm/andq.ms | 0 sim/testsuite/{sim => }/cris/asm/andr.ms | 0 sim/testsuite/{sim => }/cris/asm/asm.exp | 0 sim/testsuite/{sim => }/cris/asm/asr.ms | 0 sim/testsuite/{sim => }/cris/asm/ba.ms | 0 sim/testsuite/{sim => }/cris/asm/badarch1.ms | 0 sim/testsuite/{sim => }/cris/asm/bare1.ms | 0 sim/testsuite/{sim => }/cris/asm/bare2.ms | 0 sim/testsuite/{sim => }/cris/asm/bare3.ms | 0 sim/testsuite/{sim => }/cris/asm/bas.ms | 0 sim/testsuite/{sim => }/cris/asm/bccb.ms | 0 sim/testsuite/{sim => }/cris/asm/bdapc.ms | 0 sim/testsuite/{sim => }/cris/asm/bdapm.ms | 0 sim/testsuite/{sim => }/cris/asm/bdapq.ms | 0 sim/testsuite/{sim => }/cris/asm/bdapqpc.ms | 0 sim/testsuite/{sim => }/cris/asm/biap.ms | 0 sim/testsuite/{sim => }/cris/asm/boundc.ms | 0 sim/testsuite/{sim => }/cris/asm/boundm.ms | 0 sim/testsuite/{sim => }/cris/asm/boundmv32.ms | 0 sim/testsuite/{sim => }/cris/asm/boundr.ms | 0 sim/testsuite/{sim => }/cris/asm/break.ms | 0 sim/testsuite/{sim => }/cris/asm/btst.ms | 0 sim/testsuite/{sim => }/cris/asm/ccr-v10.ms | 0 sim/testsuite/{sim => }/cris/asm/ccs-v32.ms | 0 sim/testsuite/{sim => }/cris/asm/clearfv10.ms | 0 sim/testsuite/{sim => }/cris/asm/clearfv32.ms | 0 sim/testsuite/{sim => }/cris/asm/clrjmp1.ms | 0 sim/testsuite/{sim => }/cris/asm/cmpc.ms | 0 sim/testsuite/{sim => }/cris/asm/cmpm.ms | 0 sim/testsuite/{sim => }/cris/asm/cmpq.ms | 0 sim/testsuite/{sim => }/cris/asm/cmpr.ms | 0 sim/testsuite/{sim => }/cris/asm/cmpxc.ms | 0 sim/testsuite/{sim => }/cris/asm/cmpxm.ms | 0 sim/testsuite/{sim => }/cris/asm/dflags.ms | 0 sim/testsuite/{sim => }/cris/asm/dip.ms | 0 sim/testsuite/{sim => }/cris/asm/dstep.ms | 0 sim/testsuite/{sim => }/cris/asm/fidxd.ms | 0 sim/testsuite/{sim => }/cris/asm/fidxi.ms | 0 sim/testsuite/{sim => }/cris/asm/ftagd.ms | 0 sim/testsuite/{sim => }/cris/asm/ftagi.ms | 0 sim/testsuite/{sim => }/cris/asm/halt.ms | 0 sim/testsuite/{sim => }/cris/asm/io1.ms | 0 sim/testsuite/{sim => }/cris/asm/io2.ms | 0 sim/testsuite/{sim => }/cris/asm/io3.ms | 0 sim/testsuite/{sim => }/cris/asm/io4.ms | 0 sim/testsuite/{sim => }/cris/asm/io5.ms | 0 sim/testsuite/{sim => }/cris/asm/io6.ms | 0 sim/testsuite/{sim => }/cris/asm/io7.ms | 0 sim/testsuite/{sim => }/cris/asm/io8.ms | 0 sim/testsuite/{sim => }/cris/asm/io9.ms | 0 sim/testsuite/{sim => }/cris/asm/jsr.ms | 0 sim/testsuite/{sim => }/cris/asm/jsrmv10.ms | 0 sim/testsuite/{sim => }/cris/asm/jumpmp.ms | 0 sim/testsuite/{sim => }/cris/asm/jumppv32.ms | 0 sim/testsuite/{sim => }/cris/asm/lapc.ms | 0 sim/testsuite/{sim => }/cris/asm/lsl.ms | 0 sim/testsuite/{sim => }/cris/asm/lsr.ms | 0 sim/testsuite/{sim => }/cris/asm/lz.ms | 0 sim/testsuite/{sim => }/cris/asm/mcp.ms | 0 sim/testsuite/{sim => }/cris/asm/movdelsr1.ms | 0 sim/testsuite/{sim => }/cris/asm/movecpc.ms | 0 sim/testsuite/{sim => }/cris/asm/movecr.ms | 0 sim/testsuite/{sim => }/cris/asm/movecrt10.ms | 0 sim/testsuite/{sim => }/cris/asm/movecrt32.ms | 0 sim/testsuite/{sim => }/cris/asm/movect10.ms | 0 sim/testsuite/{sim => }/cris/asm/movei.ms | 0 sim/testsuite/{sim => }/cris/asm/movempc.ms | 0 sim/testsuite/{sim => }/cris/asm/movemr.ms | 0 sim/testsuite/{sim => }/cris/asm/movemrv10.ms | 0 sim/testsuite/{sim => }/cris/asm/movemrv32.ms | 0 sim/testsuite/{sim => }/cris/asm/movepcb.ms | 0 sim/testsuite/{sim => }/cris/asm/movepcd.ms | 0 sim/testsuite/{sim => }/cris/asm/movepcw.ms | 0 sim/testsuite/{sim => }/cris/asm/moveq.ms | 0 sim/testsuite/{sim => }/cris/asm/moveqpc.ms | 0 sim/testsuite/{sim => }/cris/asm/mover.ms | 0 sim/testsuite/{sim => }/cris/asm/moverbpc.ms | 0 sim/testsuite/{sim => }/cris/asm/moverdpc.ms | 0 sim/testsuite/{sim => }/cris/asm/moverm.ms | 0 sim/testsuite/{sim => }/cris/asm/moverpcb.ms | 0 sim/testsuite/{sim => }/cris/asm/moverpcd.ms | 0 sim/testsuite/{sim => }/cris/asm/moverpcw.ms | 0 sim/testsuite/{sim => }/cris/asm/moverwpc.ms | 0 sim/testsuite/{sim => }/cris/asm/movesmp.ms | 0 sim/testsuite/{sim => }/cris/asm/movmp.ms | 0 sim/testsuite/{sim => }/cris/asm/movmp8.ms | 0 sim/testsuite/{sim => }/cris/asm/movpmv10.ms | 0 sim/testsuite/{sim => }/cris/asm/movpmv32.ms | 0 sim/testsuite/{sim => }/cris/asm/movppc.ms | 0 sim/testsuite/{sim => }/cris/asm/movpr.ms | 0 sim/testsuite/{sim => }/cris/asm/movprv10.ms | 0 sim/testsuite/{sim => }/cris/asm/movprv32.ms | 0 sim/testsuite/{sim => }/cris/asm/movrss.ms | 0 sim/testsuite/{sim => }/cris/asm/movscpc.ms | 0 sim/testsuite/{sim => }/cris/asm/movscr.ms | 0 sim/testsuite/{sim => }/cris/asm/movsm.ms | 0 sim/testsuite/{sim => }/cris/asm/movsmpc.ms | 0 sim/testsuite/{sim => }/cris/asm/movsr.ms | 0 sim/testsuite/{sim => }/cris/asm/movsrpc.ms | 0 sim/testsuite/{sim => }/cris/asm/movssr.ms | 0 sim/testsuite/{sim => }/cris/asm/movucpc.ms | 0 sim/testsuite/{sim => }/cris/asm/movucr.ms | 0 sim/testsuite/{sim => }/cris/asm/movum.ms | 0 sim/testsuite/{sim => }/cris/asm/movumpc.ms | 0 sim/testsuite/{sim => }/cris/asm/movur.ms | 0 sim/testsuite/{sim => }/cris/asm/movurpc.ms | 0 sim/testsuite/{sim => }/cris/asm/mstep.ms | 0 sim/testsuite/{sim => }/cris/asm/msteppc1.ms | 0 sim/testsuite/{sim => }/cris/asm/msteppc2.ms | 0 sim/testsuite/{sim => }/cris/asm/msteppc3.ms | 0 sim/testsuite/{sim => }/cris/asm/mulv10.ms | 0 sim/testsuite/{sim => }/cris/asm/mulv32.ms | 0 sim/testsuite/{sim => }/cris/asm/mulx.ms | 0 sim/testsuite/{sim => }/cris/asm/neg.ms | 0 sim/testsuite/{sim => }/cris/asm/nonvcv32.ms | 0 sim/testsuite/{sim => }/cris/asm/nopv10t.ms | 0 sim/testsuite/{sim => }/cris/asm/nopv32t.ms | 0 sim/testsuite/{sim => }/cris/asm/nopv32t2.ms | 0 sim/testsuite/{sim => }/cris/asm/nopv32t3.ms | 0 sim/testsuite/{sim => }/cris/asm/nopv32t4.ms | 0 sim/testsuite/{sim => }/cris/asm/not.ms | 0 sim/testsuite/{sim => }/cris/asm/op3.ms | 0 sim/testsuite/{sim => }/cris/asm/opterr1.ms | 0 sim/testsuite/{sim => }/cris/asm/opterr2.ms | 0 sim/testsuite/{sim => }/cris/asm/opterr3.ms | 0 sim/testsuite/{sim => }/cris/asm/opterr4.ms | 0 sim/testsuite/{sim => }/cris/asm/opterr5.ms | 0 sim/testsuite/{sim => }/cris/asm/option1.ms | 0 sim/testsuite/{sim => }/cris/asm/option2.ms | 0 sim/testsuite/{sim => }/cris/asm/option3.ms | 0 sim/testsuite/{sim => }/cris/asm/option4.ms | 0 sim/testsuite/{sim => }/cris/asm/orc.ms | 0 sim/testsuite/{sim => }/cris/asm/orm.ms | 0 sim/testsuite/{sim => }/cris/asm/orq.ms | 0 sim/testsuite/{sim => }/cris/asm/orr.ms | 0 sim/testsuite/{sim => }/cris/asm/pcplus.ms | 0 sim/testsuite/{sim => }/cris/asm/pid1.ms | 0 sim/testsuite/{sim => }/cris/asm/raw1.ms | 0 sim/testsuite/{sim => }/cris/asm/raw10.ms | 0 sim/testsuite/{sim => }/cris/asm/raw11.ms | 0 sim/testsuite/{sim => }/cris/asm/raw12.ms | 0 sim/testsuite/{sim => }/cris/asm/raw13.ms | 0 sim/testsuite/{sim => }/cris/asm/raw14.ms | 0 sim/testsuite/{sim => }/cris/asm/raw15.ms | 0 sim/testsuite/{sim => }/cris/asm/raw16.ms | 0 sim/testsuite/{sim => }/cris/asm/raw17.ms | 0 sim/testsuite/{sim => }/cris/asm/raw2.ms | 0 sim/testsuite/{sim => }/cris/asm/raw3.ms | 0 sim/testsuite/{sim => }/cris/asm/raw4.ms | 0 sim/testsuite/{sim => }/cris/asm/raw5.ms | 0 sim/testsuite/{sim => }/cris/asm/raw6.ms | 0 sim/testsuite/{sim => }/cris/asm/raw7.ms | 0 sim/testsuite/{sim => }/cris/asm/raw8.ms | 0 sim/testsuite/{sim => }/cris/asm/raw9.ms | 0 sim/testsuite/{sim => }/cris/asm/ret.ms | 0 sim/testsuite/{sim => }/cris/asm/rfe.ms | 0 sim/testsuite/{sim => }/cris/asm/rfg.ms | 0 sim/testsuite/{sim => }/cris/asm/rfn.ms | 0 sim/testsuite/{sim => }/cris/asm/sbfs.ms | 0 sim/testsuite/{sim => }/cris/asm/scc.ms | 0 sim/testsuite/{sim => }/cris/asm/sfe.ms | 0 sim/testsuite/{sim => }/cris/asm/subc.ms | 0 sim/testsuite/{sim => }/cris/asm/subm.ms | 0 sim/testsuite/{sim => }/cris/asm/subq.ms | 0 sim/testsuite/{sim => }/cris/asm/subqpc.ms | 0 sim/testsuite/{sim => }/cris/asm/subr.ms | 0 sim/testsuite/{sim => }/cris/asm/subxc.ms | 0 sim/testsuite/{sim => }/cris/asm/subxm.ms | 0 sim/testsuite/{sim => }/cris/asm/subxr.ms | 0 sim/testsuite/{sim => }/cris/asm/swap.ms | 0 sim/testsuite/{sim => }/cris/asm/tb.ms | 0 sim/testsuite/{sim => }/cris/asm/test.ms | 0 sim/testsuite/{sim => }/cris/asm/testutils.inc | 0 sim/testsuite/{sim => }/cris/asm/tjmpsrv32-2.ms | 0 sim/testsuite/{sim => }/cris/asm/tjmpsrv32.ms | 0 sim/testsuite/{sim => }/cris/asm/tjsrcv10.ms | 0 sim/testsuite/{sim => }/cris/asm/tjsrcv32.ms | 0 sim/testsuite/{sim => }/cris/asm/tmemv10.ms | 0 sim/testsuite/{sim => }/cris/asm/tmemv32.ms | 0 sim/testsuite/{sim => }/cris/asm/tmulv10.ms | 0 sim/testsuite/{sim => }/cris/asm/tmulv32.ms | 0 sim/testsuite/{sim => }/cris/asm/tmvm1.ms | 0 sim/testsuite/{sim => }/cris/asm/tmvm2.ms | 0 sim/testsuite/{sim => }/cris/asm/tmvmrv10.ms | 0 sim/testsuite/{sim => }/cris/asm/tmvmrv32.ms | 0 sim/testsuite/{sim => }/cris/asm/tmvrmv10.ms | 0 sim/testsuite/{sim => }/cris/asm/tmvrmv32.ms | 0 sim/testsuite/{sim => }/cris/asm/user.ms | 0 sim/testsuite/{sim => }/cris/asm/x0-v10.ms | 0 sim/testsuite/{sim => }/cris/asm/x0-v32.ms | 0 sim/testsuite/{sim => }/cris/asm/x1-v10.ms | 0 sim/testsuite/{sim => }/cris/asm/x1-v32.ms | 0 sim/testsuite/{sim => }/cris/asm/x10-v10.ms | 0 sim/testsuite/{sim => }/cris/asm/x2-v10.ms | 0 sim/testsuite/{sim => }/cris/asm/x2-v32.ms | 0 sim/testsuite/{sim => }/cris/asm/x3-v10.ms | 0 sim/testsuite/{sim => }/cris/asm/x3-v32.ms | 0 sim/testsuite/{sim => }/cris/asm/x4-v32.ms | 0 sim/testsuite/{sim => }/cris/asm/x5-v10.ms | 0 sim/testsuite/{sim => }/cris/asm/x5-v32.ms | 0 sim/testsuite/{sim => }/cris/asm/x6-v10.ms | 0 sim/testsuite/{sim => }/cris/asm/x6-v32.ms | 0 sim/testsuite/{sim => }/cris/asm/x7-v10.ms | 0 sim/testsuite/{sim => }/cris/asm/x7-v32.ms | 0 sim/testsuite/{sim => }/cris/asm/x8-v10.ms | 0 sim/testsuite/{sim => }/cris/asm/x9-v10.ms | 0 sim/testsuite/{sim => }/cris/asm/xor.ms | 0 sim/testsuite/{sim => }/cris/c/access1.c | 0 sim/testsuite/{sim => }/cris/c/append1.c | 0 sim/testsuite/{sim => }/cris/c/badldso1.c | 0 sim/testsuite/{sim => }/cris/c/badldso2.c | 0 sim/testsuite/{sim => }/cris/c/badldso3.c | 0 sim/testsuite/cris/c/c.exp | 253 + sim/testsuite/{sim => }/cris/c/clone1.c | 0 sim/testsuite/{sim => }/cris/c/clone2.c | 0 sim/testsuite/{sim => }/cris/c/clone3.c | 0 sim/testsuite/{sim => }/cris/c/clone4.c | 0 sim/testsuite/{sim => }/cris/c/clone5.c | 0 sim/testsuite/{sim => }/cris/c/clone6.c | 0 sim/testsuite/{sim => }/cris/c/ex1.c | 0 sim/testsuite/{sim => }/cris/c/exitg1.c | 0 sim/testsuite/{sim => }/cris/c/exitg2.c | 0 sim/testsuite/{sim => }/cris/c/fcntl1.c | 0 sim/testsuite/{sim => }/cris/c/fcntl2.c | 0 sim/testsuite/{sim => }/cris/c/fdopen1.c | 0 sim/testsuite/{sim => }/cris/c/fdopen2.c | 0 sim/testsuite/{sim => }/cris/c/freopen1.c | 0 sim/testsuite/{sim => }/cris/c/freopen2.c | 0 sim/testsuite/{sim => }/cris/c/ftruncate1.c | 0 sim/testsuite/{sim => }/cris/c/ftruncate2.c | 0 sim/testsuite/{sim => }/cris/c/getcwd1.c | 0 sim/testsuite/{sim => }/cris/c/gettod.c | 0 sim/testsuite/{sim => }/cris/c/hello.c | 0 sim/testsuite/{sim => }/cris/c/helloaout.c | 0 sim/testsuite/{sim => }/cris/c/hellodyn.c | 0 sim/testsuite/{sim => }/cris/c/hellodyn2.c | 0 sim/testsuite/{sim => }/cris/c/hellodyn3.c | 0 sim/testsuite/{sim => }/cris/c/kill1.c | 0 sim/testsuite/{sim => }/cris/c/kill2.c | 0 sim/testsuite/{sim => }/cris/c/kill3.c | 0 sim/testsuite/{sim => }/cris/c/mapbrk.c | 0 sim/testsuite/{sim => }/cris/c/mmap1.c | 0 sim/testsuite/{sim => }/cris/c/mmap2.c | 0 sim/testsuite/{sim => }/cris/c/mmap3.c | 0 sim/testsuite/{sim => }/cris/c/mmap4.c | 0 sim/testsuite/{sim => }/cris/c/mmap5.c | 0 sim/testsuite/{sim => }/cris/c/mmap6.c | 0 sim/testsuite/{sim => }/cris/c/mmap7.c | 0 sim/testsuite/{sim => }/cris/c/mmap8.c | 0 sim/testsuite/{sim => }/cris/c/mprotect1.c | 0 sim/testsuite/{sim => }/cris/c/mprotect2.c | 0 sim/testsuite/{sim => }/cris/c/mremap.c | 0 sim/testsuite/{sim => }/cris/c/openpf1.c | 0 sim/testsuite/{sim => }/cris/c/openpf2.c | 0 sim/testsuite/{sim => }/cris/c/openpf3.c | 0 sim/testsuite/{sim => }/cris/c/openpf4.c | 0 sim/testsuite/{sim => }/cris/c/openpf5.c | 0 sim/testsuite/{sim => }/cris/c/pipe1.c | 0 sim/testsuite/{sim => }/cris/c/pipe2.c | 0 sim/testsuite/{sim => }/cris/c/pipe3.c | 0 sim/testsuite/{sim => }/cris/c/pipe4.c | 0 sim/testsuite/{sim => }/cris/c/pipe5.c | 0 sim/testsuite/{sim => }/cris/c/pipe6.c | 0 sim/testsuite/{sim => }/cris/c/pipe7.c | 0 sim/testsuite/{sim => }/cris/c/readlink1.c | 0 sim/testsuite/{sim => }/cris/c/readlink10.c | 0 sim/testsuite/{sim => }/cris/c/readlink11.c | 0 sim/testsuite/{sim => }/cris/c/readlink2.c | 0 sim/testsuite/{sim => }/cris/c/readlink3.c | 0 sim/testsuite/cris/c/readlink4.c | 62 + sim/testsuite/{sim => }/cris/c/readlink5.c | 0 sim/testsuite/{sim => }/cris/c/readlink6.c | 0 sim/testsuite/{sim => }/cris/c/readlink7.c | 0 sim/testsuite/{sim => }/cris/c/readlink8.c | 0 sim/testsuite/{sim => }/cris/c/readlink9.c | 0 sim/testsuite/{sim => }/cris/c/rename2.c | 0 sim/testsuite/{sim => }/cris/c/rtsigprocmask1.c | 0 sim/testsuite/{sim => }/cris/c/rtsigprocmask2.c | 0 sim/testsuite/{sim => }/cris/c/rtsigsuspend1.c | 0 sim/testsuite/{sim => }/cris/c/rtsigsuspend2.c | 0 sim/testsuite/{sim => }/cris/c/sched1.c | 0 sim/testsuite/{sim => }/cris/c/sched2.c | 0 sim/testsuite/{sim => }/cris/c/sched3.c | 0 sim/testsuite/{sim => }/cris/c/sched4.c | 0 sim/testsuite/{sim => }/cris/c/sched5.c | 0 sim/testsuite/{sim => }/cris/c/sched6.c | 0 sim/testsuite/{sim => }/cris/c/sched7.c | 0 sim/testsuite/{sim => }/cris/c/sched8.c | 0 sim/testsuite/{sim => }/cris/c/sched9.c | 0 sim/testsuite/{sim => }/cris/c/seek1.c | 0 sim/testsuite/{sim => }/cris/c/seek2.c | 0 sim/testsuite/{sim => }/cris/c/seek3.c | 0 sim/testsuite/{sim => }/cris/c/seek4.c | 0 sim/testsuite/{sim => }/cris/c/setrlimit1.c | 0 sim/testsuite/{sim => }/cris/c/settls1.c | 0 sim/testsuite/{sim => }/cris/c/sig1.c | 0 sim/testsuite/{sim => }/cris/c/sig10.c | 0 sim/testsuite/{sim => }/cris/c/sig11.c | 0 sim/testsuite/{sim => }/cris/c/sig12.c | 0 sim/testsuite/{sim => }/cris/c/sig13.c | 0 sim/testsuite/{sim => }/cris/c/sig2.c | 0 sim/testsuite/{sim => }/cris/c/sig3.c | 0 sim/testsuite/{sim => }/cris/c/sig4.c | 0 sim/testsuite/{sim => }/cris/c/sig5.c | 0 sim/testsuite/{sim => }/cris/c/sig6.c | 0 sim/testsuite/{sim => }/cris/c/sig7.c | 0 sim/testsuite/{sim => }/cris/c/sig8.c | 0 sim/testsuite/{sim => }/cris/c/sig9.c | 0 sim/testsuite/{sim => }/cris/c/sigreturn1.c | 0 sim/testsuite/{sim => }/cris/c/sigreturn2.c | 0 sim/testsuite/{sim => }/cris/c/sigreturn3.c | 0 sim/testsuite/{sim => }/cris/c/sigreturn4.c | 0 sim/testsuite/{sim => }/cris/c/sjlj.c | 0 sim/testsuite/{sim => }/cris/c/sock1.c | 0 sim/testsuite/{sim => }/cris/c/stat1.c | 0 sim/testsuite/{sim => }/cris/c/stat2.c | 0 sim/testsuite/{sim => }/cris/c/stat3.c | 0 sim/testsuite/{sim => }/cris/c/stat4.c | 0 sim/testsuite/{sim => }/cris/c/stat5.c | 0 sim/testsuite/{sim => }/cris/c/stat7.c | 0 sim/testsuite/{sim => }/cris/c/stat8.c | 0 sim/testsuite/{sim => }/cris/c/syscall1.c | 0 sim/testsuite/{sim => }/cris/c/syscall2.c | 0 sim/testsuite/{sim => }/cris/c/syscall3.c | 0 sim/testsuite/{sim => }/cris/c/syscall4.c | 0 sim/testsuite/{sim => }/cris/c/syscall5.c | 0 sim/testsuite/{sim => }/cris/c/syscall6.c | 0 sim/testsuite/{sim => }/cris/c/syscall7.c | 0 sim/testsuite/{sim => }/cris/c/syscall8.c | 0 sim/testsuite/{sim => }/cris/c/sysctl1.c | 0 sim/testsuite/{sim => }/cris/c/sysctl2.c | 0 sim/testsuite/{sim => }/cris/c/sysctl3.c | 0 sim/testsuite/{sim => }/cris/c/thread2.c | 0 sim/testsuite/{sim => }/cris/c/thread3.c | 0 sim/testsuite/{sim => }/cris/c/thread4.c | 0 sim/testsuite/{sim => }/cris/c/thread5.c | 0 sim/testsuite/{sim => }/cris/c/time1.c | 0 sim/testsuite/{sim => }/cris/c/time2.c | 0 sim/testsuite/{sim => }/cris/c/truncate1.c | 0 sim/testsuite/{sim => }/cris/c/truncate2.c | 0 sim/testsuite/{sim => }/cris/c/ugetrlimit1.c | 0 sim/testsuite/{sim => }/cris/c/uname1.c | 0 sim/testsuite/{sim => }/cris/c/writev1.c | 0 sim/testsuite/{sim => }/cris/c/writev2.c | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/host1.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq1.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq2.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq3.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq4.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq5.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq6.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/mbox1.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/mem1.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/mem2.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/poll1.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/quit.s | 0 sim/testsuite/cris/hw/rv-n-cris/rvc.exp | 249 + sim/testsuite/{sim => }/cris/hw/rv-n-cris/std.dev | 0 .../{sim => }/cris/hw/rv-n-cris/testutils.inc | 0 .../{sim => }/cris/hw/rv-n-cris/trivial1.ms | 0 .../{sim => }/cris/hw/rv-n-cris/trivial2.ms | 0 .../{sim => }/cris/hw/rv-n-cris/trivial3.ms | 0 .../{sim => }/cris/hw/rv-n-cris/trivial4.ms | 0 .../{sim => }/cris/hw/rv-n-cris/trivial4.r | 0 .../{sim => }/cris/hw/rv-n-cris/trivial5.ms | 0 sim/testsuite/{sim => }/cris/hw/rv-n-cris/wd1.ms | 0 sim/testsuite/d10v-elf/ChangeLog | 139 - sim/testsuite/d10v-elf/Makefile.in | 180 - sim/testsuite/d10v-elf/configure | 2984 ---- sim/testsuite/d10v-elf/configure.ac | 18 - sim/testsuite/d10v-elf/exit47.s | 4 - sim/testsuite/d10v-elf/hello.s | 5 - sim/testsuite/d10v-elf/loop.s | 6 - sim/testsuite/d10v-elf/t-ae-ld-d.s | 13 - sim/testsuite/d10v-elf/t-ae-ld-i.s | 16 - sim/testsuite/d10v-elf/t-ae-ld-id.s | 15 - sim/testsuite/d10v-elf/t-ae-ld-im.s | 16 - sim/testsuite/d10v-elf/t-ae-ld-ip.s | 16 - sim/testsuite/d10v-elf/t-ae-ld2w-d.s | 13 - sim/testsuite/d10v-elf/t-ae-ld2w-i.s | 16 - sim/testsuite/d10v-elf/t-ae-ld2w-id.s | 14 - sim/testsuite/d10v-elf/t-ae-ld2w-im.s | 16 - sim/testsuite/d10v-elf/t-ae-ld2w-ip.s | 16 - sim/testsuite/d10v-elf/t-ae-st-d.s | 13 - sim/testsuite/d10v-elf/t-ae-st-i.s | 16 - sim/testsuite/d10v-elf/t-ae-st-id.s | 14 - sim/testsuite/d10v-elf/t-ae-st-im.s | 16 - sim/testsuite/d10v-elf/t-ae-st-ip.s | 16 - sim/testsuite/d10v-elf/t-ae-st-is.s | 16 - sim/testsuite/d10v-elf/t-ae-st2w-d.s | 13 - sim/testsuite/d10v-elf/t-ae-st2w-i.s | 16 - sim/testsuite/d10v-elf/t-ae-st2w-id.s | 14 - sim/testsuite/d10v-elf/t-ae-st2w-im.s | 16 - sim/testsuite/d10v-elf/t-ae-st2w-ip.s | 16 - sim/testsuite/d10v-elf/t-ae-st2w-is.s | 16 - sim/testsuite/d10v-elf/t-dbt.s | 33 - sim/testsuite/d10v-elf/t-ld-st.s | 32 - sim/testsuite/d10v-elf/t-mac.s | 71 - sim/testsuite/d10v-elf/t-macros.i | 233 - sim/testsuite/d10v-elf/t-mod-ld-pre.s | 126 - sim/testsuite/d10v-elf/t-msbu.s | 28 - sim/testsuite/d10v-elf/t-mulxu.s | 28 - sim/testsuite/d10v-elf/t-mvtac.s | 19 - sim/testsuite/d10v-elf/t-mvtc.s | 129 - sim/testsuite/d10v-elf/t-rac.s | 16 - sim/testsuite/d10v-elf/t-rachi.s | 28 - sim/testsuite/d10v-elf/t-rdt.s | 18 - sim/testsuite/d10v-elf/t-rep.s | 45 - sim/testsuite/d10v-elf/t-rie-xx.s | 12 - sim/testsuite/d10v-elf/t-rte.s | 18 - sim/testsuite/d10v-elf/t-sac.s | 23 - sim/testsuite/d10v-elf/t-sachi.s | 22 - sim/testsuite/d10v-elf/t-sadd.s | 38 - sim/testsuite/d10v-elf/t-slae.s | 39 - sim/testsuite/d10v-elf/t-sp.s | 17 - sim/testsuite/d10v-elf/t-sub.s | 42 - sim/testsuite/d10v-elf/t-sub2w.s | 57 - sim/testsuite/d10v-elf/t-subi.s | 39 - sim/testsuite/d10v-elf/t-trap.s | 5 - sim/testsuite/d10v/ChangeLog | 144 + sim/testsuite/d10v/allinsn.exp | 17 + sim/testsuite/d10v/exit47.s | 8 + sim/testsuite/d10v/hello.s | 8 + sim/testsuite/d10v/t-ae-ld-d.s | 17 + sim/testsuite/d10v/t-ae-ld-i.s | 20 + sim/testsuite/d10v/t-ae-ld-id.s | 19 + sim/testsuite/d10v/t-ae-ld-im.s | 20 + sim/testsuite/d10v/t-ae-ld-ip.s | 20 + sim/testsuite/d10v/t-ae-ld2w-d.s | 17 + sim/testsuite/d10v/t-ae-ld2w-i.s | 20 + sim/testsuite/d10v/t-ae-ld2w-id.s | 18 + sim/testsuite/d10v/t-ae-ld2w-im.s | 20 + sim/testsuite/d10v/t-ae-ld2w-ip.s | 20 + sim/testsuite/d10v/t-ae-st-d.s | 17 + sim/testsuite/d10v/t-ae-st-i.s | 20 + sim/testsuite/d10v/t-ae-st-id.s | 18 + sim/testsuite/d10v/t-ae-st-im.s | 20 + sim/testsuite/d10v/t-ae-st-ip.s | 20 + sim/testsuite/d10v/t-ae-st-is.s | 20 + sim/testsuite/d10v/t-ae-st2w-d.s | 17 + sim/testsuite/d10v/t-ae-st2w-i.s | 20 + sim/testsuite/d10v/t-ae-st2w-id.s | 18 + sim/testsuite/d10v/t-ae-st2w-im.s | 20 + sim/testsuite/d10v/t-ae-st2w-ip.s | 20 + sim/testsuite/d10v/t-ae-st2w-is.s | 20 + sim/testsuite/d10v/t-dbt.s | 38 + sim/testsuite/d10v/t-ld-st.s | 36 + sim/testsuite/d10v/t-mac.s | 75 + sim/testsuite/d10v/t-macros.i | 235 + sim/testsuite/d10v/t-mod-ld-pre.s | 126 + sim/testsuite/d10v/t-msbu.s | 32 + sim/testsuite/d10v/t-mulxu.s | 32 + sim/testsuite/d10v/t-mvtac.s | 23 + sim/testsuite/d10v/t-mvtc.s | 134 + sim/testsuite/d10v/t-rac.s | 20 + sim/testsuite/d10v/t-rachi.s | 32 + sim/testsuite/d10v/t-rdt.s | 23 + sim/testsuite/d10v/t-rep.s | 49 + sim/testsuite/d10v/t-rie-xx.s | 16 + sim/testsuite/d10v/t-rte.s | 22 + sim/testsuite/d10v/t-sac.s | 27 + sim/testsuite/d10v/t-sachi.s | 26 + sim/testsuite/d10v/t-sadd.s | 42 + sim/testsuite/d10v/t-slae.s | 43 + sim/testsuite/d10v/t-sp.s | 21 + sim/testsuite/d10v/t-sub.s | 46 + sim/testsuite/d10v/t-sub2w.s | 61 + sim/testsuite/d10v/t-subi.s | 43 + sim/testsuite/d10v/t-trap.s | 10 + sim/testsuite/frv-elf/ChangeLog | 48 - sim/testsuite/frv-elf/Makefile.in | 158 - sim/testsuite/frv-elf/cache.s | 164 - sim/testsuite/frv-elf/configure | 2984 ---- sim/testsuite/frv-elf/configure.ac | 18 - sim/testsuite/frv-elf/exit47.s | 5 - sim/testsuite/frv-elf/grloop.s | 10 - sim/testsuite/frv-elf/hello.s | 16 - sim/testsuite/frv-elf/loop.s | 2 - sim/testsuite/frv/ChangeLog | 82 + sim/testsuite/{sim => }/frv/add.cgs | 0 sim/testsuite/{sim => }/frv/add.pcgs | 0 sim/testsuite/{sim => }/frv/addcc.cgs | 0 sim/testsuite/{sim => }/frv/addi.cgs | 0 sim/testsuite/{sim => }/frv/addicc.cgs | 0 sim/testsuite/{sim => }/frv/addx.cgs | 0 sim/testsuite/{sim => }/frv/addxcc.cgs | 0 sim/testsuite/{sim => }/frv/addxi.cgs | 0 sim/testsuite/{sim => }/frv/addxicc.cgs | 0 sim/testsuite/{sim => }/frv/allinsn.exp | 0 sim/testsuite/{sim => }/frv/and.cgs | 0 sim/testsuite/{sim => }/frv/andcc.cgs | 0 sim/testsuite/{sim => }/frv/andcr.cgs | 0 sim/testsuite/{sim => }/frv/andi.cgs | 0 sim/testsuite/{sim => }/frv/andicc.cgs | 0 sim/testsuite/{sim => }/frv/andncr.cgs | 0 sim/testsuite/{sim => }/frv/bar.cgs | 0 sim/testsuite/{sim => }/frv/bc.cgs | 0 sim/testsuite/{sim => }/frv/bcclr.cgs | 0 sim/testsuite/{sim => }/frv/bceqlr.cgs | 0 sim/testsuite/{sim => }/frv/bcgelr.cgs | 0 sim/testsuite/{sim => }/frv/bcgtlr.cgs | 0 sim/testsuite/{sim => }/frv/bchilr.cgs | 0 sim/testsuite/{sim => }/frv/bclelr.cgs | 0 sim/testsuite/{sim => }/frv/bclr.cgs | 0 sim/testsuite/{sim => }/frv/bclslr.cgs | 0 sim/testsuite/{sim => }/frv/bcltlr.cgs | 0 sim/testsuite/{sim => }/frv/bcnclr.cgs | 0 sim/testsuite/{sim => }/frv/bcnelr.cgs | 0 sim/testsuite/{sim => }/frv/bcnlr.cgs | 0 sim/testsuite/{sim => }/frv/bcnolr.cgs | 0 sim/testsuite/{sim => }/frv/bcnvlr.cgs | 0 sim/testsuite/{sim => }/frv/bcplr.cgs | 0 sim/testsuite/{sim => }/frv/bcralr.cgs | 0 sim/testsuite/{sim => }/frv/bctrlr.cgs | 0 sim/testsuite/{sim => }/frv/bcvlr.cgs | 0 sim/testsuite/{sim => }/frv/beq.cgs | 0 sim/testsuite/{sim => }/frv/beqlr.cgs | 0 sim/testsuite/{sim => }/frv/bge.cgs | 0 sim/testsuite/{sim => }/frv/bgelr.cgs | 0 sim/testsuite/{sim => }/frv/bgt.cgs | 0 sim/testsuite/{sim => }/frv/bgtlr.cgs | 0 sim/testsuite/{sim => }/frv/bhi.cgs | 0 sim/testsuite/{sim => }/frv/bhilr.cgs | 0 sim/testsuite/{sim => }/frv/ble.cgs | 0 sim/testsuite/{sim => }/frv/blelr.cgs | 0 sim/testsuite/{sim => }/frv/bls.cgs | 0 sim/testsuite/{sim => }/frv/blslr.cgs | 0 sim/testsuite/{sim => }/frv/blt.cgs | 0 sim/testsuite/{sim => }/frv/bltlr.cgs | 0 sim/testsuite/{sim => }/frv/bn.cgs | 0 sim/testsuite/{sim => }/frv/bnc.cgs | 0 sim/testsuite/{sim => }/frv/bnclr.cgs | 0 sim/testsuite/{sim => }/frv/bne.cgs | 0 sim/testsuite/{sim => }/frv/bnelr.cgs | 0 sim/testsuite/{sim => }/frv/bnlr.cgs | 0 sim/testsuite/{sim => }/frv/bno.cgs | 0 sim/testsuite/{sim => }/frv/bnolr.cgs | 0 sim/testsuite/{sim => }/frv/bnv.cgs | 0 sim/testsuite/{sim => }/frv/bnvlr.cgs | 0 sim/testsuite/{sim => }/frv/bp.cgs | 0 sim/testsuite/{sim => }/frv/bplr.cgs | 0 sim/testsuite/{sim => }/frv/bra.cgs | 0 sim/testsuite/{sim => }/frv/bralr.cgs | 0 sim/testsuite/{sim => }/frv/branch.pcgs | 0 sim/testsuite/{sim => }/frv/break.cgs | 0 sim/testsuite/{sim => }/frv/bv.cgs | 0 sim/testsuite/{sim => }/frv/bvlr.cgs | 0 sim/testsuite/frv/cache.ms | 168 + sim/testsuite/{sim => }/frv/cadd.cgs | 0 sim/testsuite/{sim => }/frv/caddcc.cgs | 0 sim/testsuite/{sim => }/frv/call.cgs | 0 sim/testsuite/{sim => }/frv/call.pcgs | 0 sim/testsuite/{sim => }/frv/callil.cgs | 0 sim/testsuite/{sim => }/frv/calll.cgs | 0 sim/testsuite/{sim => }/frv/cand.cgs | 0 sim/testsuite/{sim => }/frv/candcc.cgs | 0 sim/testsuite/{sim => }/frv/ccalll.cgs | 0 sim/testsuite/{sim => }/frv/cckc.cgs | 0 sim/testsuite/{sim => }/frv/cckeq.cgs | 0 sim/testsuite/{sim => }/frv/cckge.cgs | 0 sim/testsuite/{sim => }/frv/cckgt.cgs | 0 sim/testsuite/{sim => }/frv/cckhi.cgs | 0 sim/testsuite/{sim => }/frv/cckle.cgs | 0 sim/testsuite/{sim => }/frv/cckls.cgs | 0 sim/testsuite/{sim => }/frv/ccklt.cgs | 0 sim/testsuite/{sim => }/frv/cckn.cgs | 0 sim/testsuite/{sim => }/frv/ccknc.cgs | 0 sim/testsuite/{sim => }/frv/cckne.cgs | 0 sim/testsuite/{sim => }/frv/cckno.cgs | 0 sim/testsuite/{sim => }/frv/ccknv.cgs | 0 sim/testsuite/{sim => }/frv/cckp.cgs | 0 sim/testsuite/{sim => }/frv/cckra.cgs | 0 sim/testsuite/{sim => }/frv/cckv.cgs | 0 sim/testsuite/{sim => }/frv/ccmp.cgs | 0 sim/testsuite/{sim => }/frv/cfabss.cgs | 0 sim/testsuite/{sim => }/frv/cfadds.cgs | 0 sim/testsuite/{sim => }/frv/cfckeq.cgs | 0 sim/testsuite/{sim => }/frv/cfckge.cgs | 0 sim/testsuite/{sim => }/frv/cfckgt.cgs | 0 sim/testsuite/{sim => }/frv/cfckle.cgs | 0 sim/testsuite/{sim => }/frv/cfcklg.cgs | 0 sim/testsuite/{sim => }/frv/cfcklt.cgs | 0 sim/testsuite/{sim => }/frv/cfckne.cgs | 0 sim/testsuite/{sim => }/frv/cfckno.cgs | 0 sim/testsuite/{sim => }/frv/cfcko.cgs | 0 sim/testsuite/{sim => }/frv/cfckra.cgs | 0 sim/testsuite/{sim => }/frv/cfcku.cgs | 0 sim/testsuite/{sim => }/frv/cfckue.cgs | 0 sim/testsuite/{sim => }/frv/cfckug.cgs | 0 sim/testsuite/{sim => }/frv/cfckuge.cgs | 0 sim/testsuite/{sim => }/frv/cfckul.cgs | 0 sim/testsuite/{sim => }/frv/cfckule.cgs | 0 sim/testsuite/{sim => }/frv/cfcmps.cgs | 0 sim/testsuite/{sim => }/frv/cfdivs.cgs | 0 sim/testsuite/{sim => }/frv/cfitos.cgs | 0 sim/testsuite/{sim => }/frv/cfmadds.cgs | 0 sim/testsuite/{sim => }/frv/cfmas.cgs | 0 sim/testsuite/{sim => }/frv/cfmovs.cgs | 0 sim/testsuite/{sim => }/frv/cfmss.cgs | 0 sim/testsuite/{sim => }/frv/cfmsubs.cgs | 0 sim/testsuite/{sim => }/frv/cfmuls.cgs | 0 sim/testsuite/{sim => }/frv/cfnegs.cgs | 0 sim/testsuite/{sim => }/frv/cfsqrts.cgs | 0 sim/testsuite/{sim => }/frv/cfstoi.cgs | 0 sim/testsuite/{sim => }/frv/cfsubs.cgs | 0 sim/testsuite/{sim => }/frv/cjmpl.cgs | 0 sim/testsuite/{sim => }/frv/ckc.cgs | 0 sim/testsuite/{sim => }/frv/ckeq.cgs | 0 sim/testsuite/{sim => }/frv/ckge.cgs | 0 sim/testsuite/{sim => }/frv/ckgt.cgs | 0 sim/testsuite/{sim => }/frv/ckhi.cgs | 0 sim/testsuite/{sim => }/frv/ckle.cgs | 0 sim/testsuite/{sim => }/frv/ckls.cgs | 0 sim/testsuite/{sim => }/frv/cklt.cgs | 0 sim/testsuite/{sim => }/frv/ckn.cgs | 0 sim/testsuite/{sim => }/frv/cknc.cgs | 0 sim/testsuite/{sim => }/frv/ckne.cgs | 0 sim/testsuite/{sim => }/frv/ckno.cgs | 0 sim/testsuite/{sim => }/frv/cknv.cgs | 0 sim/testsuite/{sim => }/frv/ckp.cgs | 0 sim/testsuite/{sim => }/frv/ckra.cgs | 0 sim/testsuite/{sim => }/frv/ckv.cgs | 0 sim/testsuite/{sim => }/frv/cld.cgs | 0 sim/testsuite/{sim => }/frv/cldbf.cgs | 0 sim/testsuite/{sim => }/frv/cldbfu.cgs | 0 sim/testsuite/{sim => }/frv/cldd.cgs | 0 sim/testsuite/{sim => }/frv/clddf.cgs | 0 sim/testsuite/{sim => }/frv/clddfu.cgs | 0 sim/testsuite/{sim => }/frv/clddu.cgs | 0 sim/testsuite/{sim => }/frv/cldf.cgs | 0 sim/testsuite/{sim => }/frv/cldfu.cgs | 0 sim/testsuite/{sim => }/frv/cldhf.cgs | 0 sim/testsuite/{sim => }/frv/cldhfu.cgs | 0 sim/testsuite/{sim => }/frv/cldq.cgs | 0 sim/testsuite/{sim => }/frv/cldqu.cgs | 0 sim/testsuite/{sim => }/frv/cldsb.cgs | 0 sim/testsuite/{sim => }/frv/cldsbu.cgs | 0 sim/testsuite/{sim => }/frv/cldsh.cgs | 0 sim/testsuite/{sim => }/frv/cldshu.cgs | 0 sim/testsuite/{sim => }/frv/cldu.cgs | 0 sim/testsuite/{sim => }/frv/cldub.cgs | 0 sim/testsuite/{sim => }/frv/cldubu.cgs | 0 sim/testsuite/{sim => }/frv/clduh.cgs | 0 sim/testsuite/{sim => }/frv/clduhu.cgs | 0 sim/testsuite/{sim => }/frv/clrfa.cgs | 0 sim/testsuite/{sim => }/frv/clrfr.cgs | 0 sim/testsuite/{sim => }/frv/clrga.cgs | 0 sim/testsuite/{sim => }/frv/clrgr.cgs | 0 sim/testsuite/{sim => }/frv/cmaddhss.cgs | 0 sim/testsuite/{sim => }/frv/cmaddhus.cgs | 0 sim/testsuite/{sim => }/frv/cmand.cgs | 0 sim/testsuite/{sim => }/frv/cmbtoh.cgs | 0 sim/testsuite/{sim => }/frv/cmbtohe.cgs | 0 sim/testsuite/{sim => }/frv/cmcpxis.cgs | 0 sim/testsuite/{sim => }/frv/cmcpxiu.cgs | 0 sim/testsuite/{sim => }/frv/cmcpxrs.cgs | 0 sim/testsuite/{sim => }/frv/cmcpxru.cgs | 0 sim/testsuite/{sim => }/frv/cmexpdhd.cgs | 0 sim/testsuite/{sim => }/frv/cmexpdhw.cgs | 0 sim/testsuite/{sim => }/frv/cmhtob.cgs | 0 sim/testsuite/{sim => }/frv/cmmachs.cgs | 0 sim/testsuite/{sim => }/frv/cmmachu.cgs | 0 sim/testsuite/{sim => }/frv/cmmulhs.cgs | 0 sim/testsuite/{sim => }/frv/cmmulhu.cgs | 0 sim/testsuite/{sim => }/frv/cmnot.cgs | 0 sim/testsuite/{sim => }/frv/cmor.cgs | 0 sim/testsuite/{sim => }/frv/cmov.cgs | 0 sim/testsuite/{sim => }/frv/cmovfg.cgs | 0 sim/testsuite/{sim => }/frv/cmovfgd.cgs | 0 sim/testsuite/{sim => }/frv/cmovgf.cgs | 0 sim/testsuite/{sim => }/frv/cmovgfd.cgs | 0 sim/testsuite/{sim => }/frv/cmp.cgs | 0 sim/testsuite/{sim => }/frv/cmpb.cgs | 0 sim/testsuite/{sim => }/frv/cmpba.cgs | 0 sim/testsuite/{sim => }/frv/cmpi.cgs | 0 sim/testsuite/{sim => }/frv/cmqmachs.cgs | 0 sim/testsuite/{sim => }/frv/cmqmachu.cgs | 0 sim/testsuite/{sim => }/frv/cmqmulhs.cgs | 0 sim/testsuite/{sim => }/frv/cmqmulhu.cgs | 0 sim/testsuite/{sim => }/frv/cmsubhss.cgs | 0 sim/testsuite/{sim => }/frv/cmsubhus.cgs | 0 sim/testsuite/{sim => }/frv/cmxor.cgs | 0 sim/testsuite/{sim => }/frv/cnot.cgs | 0 sim/testsuite/{sim => }/frv/commitfa.cgs | 0 sim/testsuite/{sim => }/frv/commitfr.cgs | 0 sim/testsuite/{sim => }/frv/commitga.cgs | 0 sim/testsuite/{sim => }/frv/commitgr.cgs | 0 sim/testsuite/{sim => }/frv/cop1.cgs | 0 sim/testsuite/{sim => }/frv/cop2.cgs | 0 sim/testsuite/{sim => }/frv/cor.cgs | 0 sim/testsuite/{sim => }/frv/corcc.cgs | 0 sim/testsuite/{sim => }/frv/cscan.cgs | 0 sim/testsuite/{sim => }/frv/csdiv.cgs | 0 sim/testsuite/{sim => }/frv/csll.cgs | 0 sim/testsuite/{sim => }/frv/csllcc.cgs | 0 sim/testsuite/{sim => }/frv/csmul.cgs | 0 sim/testsuite/{sim => }/frv/csmulcc.cgs | 0 sim/testsuite/{sim => }/frv/csra.cgs | 0 sim/testsuite/{sim => }/frv/csracc.cgs | 0 sim/testsuite/{sim => }/frv/csrl.cgs | 0 sim/testsuite/{sim => }/frv/csrlcc.cgs | 0 sim/testsuite/{sim => }/frv/cst.cgs | 0 sim/testsuite/{sim => }/frv/cstb.cgs | 0 sim/testsuite/{sim => }/frv/cstbf.cgs | 0 sim/testsuite/{sim => }/frv/cstbfu.cgs | 0 sim/testsuite/{sim => }/frv/cstbu.cgs | 0 sim/testsuite/{sim => }/frv/cstd.cgs | 0 sim/testsuite/{sim => }/frv/cstdf.cgs | 0 sim/testsuite/{sim => }/frv/cstdfu.cgs | 0 sim/testsuite/{sim => }/frv/cstdu.cgs | 0 sim/testsuite/{sim => }/frv/cstf.cgs | 0 sim/testsuite/{sim => }/frv/cstfu.cgs | 0 sim/testsuite/{sim => }/frv/csth.cgs | 0 sim/testsuite/{sim => }/frv/csthf.cgs | 0 sim/testsuite/{sim => }/frv/csthfu.cgs | 0 sim/testsuite/{sim => }/frv/csthu.cgs | 0 sim/testsuite/{sim => }/frv/cstq.cgs | 0 sim/testsuite/{sim => }/frv/cstu.cgs | 0 sim/testsuite/{sim => }/frv/csub.cgs | 0 sim/testsuite/{sim => }/frv/csubcc.cgs | 0 sim/testsuite/{sim => }/frv/cswap.cgs | 0 sim/testsuite/{sim => }/frv/cudiv.cgs | 0 sim/testsuite/{sim => }/frv/cxor.cgs | 0 sim/testsuite/{sim => }/frv/cxorcc.cgs | 0 sim/testsuite/{sim => }/frv/dcef.cgs | 0 sim/testsuite/{sim => }/frv/dcei.cgs | 0 sim/testsuite/{sim => }/frv/dcf.cgs | 0 sim/testsuite/{sim => }/frv/dci.cgs | 0 sim/testsuite/frv/exit47.ms | 11 + sim/testsuite/{sim => }/frv/fabsd.cgs | 0 sim/testsuite/{sim => }/frv/fabss.cgs | 0 sim/testsuite/{sim => }/frv/faddd.cgs | 0 sim/testsuite/{sim => }/frv/fadds.cgs | 0 sim/testsuite/{sim => }/frv/fbeq.cgs | 0 sim/testsuite/{sim => }/frv/fbeqlr.cgs | 0 sim/testsuite/{sim => }/frv/fbge.cgs | 0 sim/testsuite/{sim => }/frv/fbgelr.cgs | 0 sim/testsuite/{sim => }/frv/fbgt.cgs | 0 sim/testsuite/{sim => }/frv/fbgtlr.cgs | 0 sim/testsuite/{sim => }/frv/fble.cgs | 0 sim/testsuite/{sim => }/frv/fblelr.cgs | 0 sim/testsuite/{sim => }/frv/fblg.cgs | 0 sim/testsuite/{sim => }/frv/fblglr.cgs | 0 sim/testsuite/{sim => }/frv/fblt.cgs | 0 sim/testsuite/{sim => }/frv/fbltlr.cgs | 0 sim/testsuite/{sim => }/frv/fbne.cgs | 0 sim/testsuite/{sim => }/frv/fbnelr.cgs | 0 sim/testsuite/{sim => }/frv/fbno.cgs | 0 sim/testsuite/{sim => }/frv/fbnolr.cgs | 0 sim/testsuite/{sim => }/frv/fbo.cgs | 0 sim/testsuite/{sim => }/frv/fbolr.cgs | 0 sim/testsuite/{sim => }/frv/fbra.cgs | 0 sim/testsuite/{sim => }/frv/fbralr.cgs | 0 sim/testsuite/{sim => }/frv/fbu.cgs | 0 sim/testsuite/{sim => }/frv/fbue.cgs | 0 sim/testsuite/{sim => }/frv/fbuelr.cgs | 0 sim/testsuite/{sim => }/frv/fbug.cgs | 0 sim/testsuite/{sim => }/frv/fbuge.cgs | 0 sim/testsuite/{sim => }/frv/fbugelr.cgs | 0 sim/testsuite/{sim => }/frv/fbuglr.cgs | 0 sim/testsuite/{sim => }/frv/fbul.cgs | 0 sim/testsuite/{sim => }/frv/fbule.cgs | 0 sim/testsuite/{sim => }/frv/fbulelr.cgs | 0 sim/testsuite/{sim => }/frv/fbullr.cgs | 0 sim/testsuite/{sim => }/frv/fbulr.cgs | 0 sim/testsuite/{sim => }/frv/fcbeqlr.cgs | 0 sim/testsuite/{sim => }/frv/fcbgelr.cgs | 0 sim/testsuite/{sim => }/frv/fcbgtlr.cgs | 0 sim/testsuite/{sim => }/frv/fcblelr.cgs | 0 sim/testsuite/{sim => }/frv/fcblglr.cgs | 0 sim/testsuite/{sim => }/frv/fcbltlr.cgs | 0 sim/testsuite/{sim => }/frv/fcbnelr.cgs | 0 sim/testsuite/{sim => }/frv/fcbnolr.cgs | 0 sim/testsuite/{sim => }/frv/fcbolr.cgs | 0 sim/testsuite/{sim => }/frv/fcbralr.cgs | 0 sim/testsuite/{sim => }/frv/fcbuelr.cgs | 0 sim/testsuite/{sim => }/frv/fcbugelr.cgs | 0 sim/testsuite/{sim => }/frv/fcbuglr.cgs | 0 sim/testsuite/{sim => }/frv/fcbulelr.cgs | 0 sim/testsuite/{sim => }/frv/fcbullr.cgs | 0 sim/testsuite/{sim => }/frv/fcbulr.cgs | 0 sim/testsuite/{sim => }/frv/fckeq.cgs | 0 sim/testsuite/{sim => }/frv/fckge.cgs | 0 sim/testsuite/{sim => }/frv/fckgt.cgs | 0 sim/testsuite/{sim => }/frv/fckle.cgs | 0 sim/testsuite/{sim => }/frv/fcklg.cgs | 0 sim/testsuite/{sim => }/frv/fcklt.cgs | 0 sim/testsuite/{sim => }/frv/fckne.cgs | 0 sim/testsuite/{sim => }/frv/fckno.cgs | 0 sim/testsuite/{sim => }/frv/fcko.cgs | 0 sim/testsuite/{sim => }/frv/fckra.cgs | 0 sim/testsuite/{sim => }/frv/fcku.cgs | 0 sim/testsuite/{sim => }/frv/fckue.cgs | 0 sim/testsuite/{sim => }/frv/fckug.cgs | 0 sim/testsuite/{sim => }/frv/fckuge.cgs | 0 sim/testsuite/{sim => }/frv/fckul.cgs | 0 sim/testsuite/{sim => }/frv/fckule.cgs | 0 sim/testsuite/{sim => }/frv/fcmpd.cgs | 0 sim/testsuite/{sim => }/frv/fcmps.cgs | 0 sim/testsuite/{sim => }/frv/fdabss.cgs | 0 sim/testsuite/{sim => }/frv/fdadds.cgs | 0 sim/testsuite/{sim => }/frv/fdcmps.cgs | 0 sim/testsuite/{sim => }/frv/fddivs.cgs | 0 sim/testsuite/{sim => }/frv/fditos.cgs | 0 sim/testsuite/{sim => }/frv/fdivd.cgs | 0 sim/testsuite/{sim => }/frv/fdivs.cgs | 0 sim/testsuite/{sim => }/frv/fdmadds.cgs | 0 sim/testsuite/{sim => }/frv/fdmas.cgs | 0 sim/testsuite/{sim => }/frv/fdmovs.cgs | 0 sim/testsuite/{sim => }/frv/fdmss.cgs | 0 sim/testsuite/{sim => }/frv/fdmulcs.cgs | 0 sim/testsuite/{sim => }/frv/fdmuls.cgs | 0 sim/testsuite/{sim => }/frv/fdnegs.cgs | 0 sim/testsuite/{sim => }/frv/fdsads.cgs | 0 sim/testsuite/{sim => }/frv/fdsqrts.cgs | 0 sim/testsuite/{sim => }/frv/fdstoi.cgs | 0 sim/testsuite/{sim => }/frv/fdsubs.cgs | 0 sim/testsuite/{sim => }/frv/fdtoi.cgs | 0 sim/testsuite/{sim => }/frv/fitod.cgs | 0 sim/testsuite/{sim => }/frv/fitos.cgs | 0 sim/testsuite/{sim => }/frv/fmad.cgs | 0 sim/testsuite/{sim => }/frv/fmaddd.cgs | 0 sim/testsuite/{sim => }/frv/fmadds.cgs | 0 sim/testsuite/{sim => }/frv/fmas.cgs | 0 sim/testsuite/{sim => }/frv/fmovd.cgs | 0 sim/testsuite/{sim => }/frv/fmovs.cgs | 0 sim/testsuite/{sim => }/frv/fmsd.cgs | 0 sim/testsuite/{sim => }/frv/fmss.cgs | 0 sim/testsuite/{sim => }/frv/fmsubd.cgs | 0 sim/testsuite/{sim => }/frv/fmsubs.cgs | 0 sim/testsuite/{sim => }/frv/fmuld.cgs | 0 sim/testsuite/{sim => }/frv/fmuls.cgs | 0 sim/testsuite/{sim => }/frv/fnegd.cgs | 0 sim/testsuite/{sim => }/frv/fnegs.cgs | 0 sim/testsuite/{sim => }/frv/fnop.cgs | 0 sim/testsuite/{sim => }/frv/fr400/addss.cgs | 0 sim/testsuite/{sim => }/frv/fr400/allinsn.exp | 0 sim/testsuite/{sim => }/frv/fr400/csdiv.cgs | 0 sim/testsuite/{sim => }/frv/fr400/maddaccs.cgs | 0 sim/testsuite/{sim => }/frv/fr400/masaccs.cgs | 0 sim/testsuite/{sim => }/frv/fr400/maveh.cgs | 0 sim/testsuite/{sim => }/frv/fr400/mclracc.cgs | 0 sim/testsuite/{sim => }/frv/fr400/mhdseth.cgs | 0 sim/testsuite/{sim => }/frv/fr400/mhdsets.cgs | 0 sim/testsuite/{sim => }/frv/fr400/mhsethih.cgs | 0 sim/testsuite/{sim => }/frv/fr400/mhsethis.cgs | 0 sim/testsuite/{sim => }/frv/fr400/mhsetloh.cgs | 0 sim/testsuite/{sim => }/frv/fr400/mhsetlos.cgs | 0 sim/testsuite/{sim => }/frv/fr400/movgs.cgs | 0 sim/testsuite/{sim => }/frv/fr400/movsg.cgs | 0 sim/testsuite/{sim => }/frv/fr400/msubaccs.cgs | 0 sim/testsuite/{sim => }/frv/fr400/scutss.cgs | 0 sim/testsuite/{sim => }/frv/fr400/sdiv.cgs | 0 sim/testsuite/{sim => }/frv/fr400/sdivi.cgs | 0 sim/testsuite/{sim => }/frv/fr400/slass.cgs | 0 sim/testsuite/{sim => }/frv/fr400/smass.cgs | 0 sim/testsuite/{sim => }/frv/fr400/smsss.cgs | 0 sim/testsuite/{sim => }/frv/fr400/smu.cgs | 0 sim/testsuite/{sim => }/frv/fr400/subss.cgs | 0 sim/testsuite/{sim => }/frv/fr400/udiv.cgs | 0 sim/testsuite/{sim => }/frv/fr400/udivi.cgs | 0 sim/testsuite/{sim => }/frv/fr500/allinsn.exp | 0 sim/testsuite/{sim => }/frv/fr500/cmqaddhss.cgs | 0 sim/testsuite/{sim => }/frv/fr500/cmqaddhus.cgs | 0 sim/testsuite/{sim => }/frv/fr500/cmqsubhss.cgs | 0 sim/testsuite/{sim => }/frv/fr500/cmqsubhus.cgs | 0 sim/testsuite/{sim => }/frv/fr500/dcpl.cgs | 0 sim/testsuite/{sim => }/frv/fr500/dcul.cgs | 0 sim/testsuite/{sim => }/frv/fr500/mclracc.cgs | 0 sim/testsuite/{sim => }/frv/fr500/mqaddhss.cgs | 0 sim/testsuite/{sim => }/frv/fr500/mqaddhus.cgs | 0 sim/testsuite/{sim => }/frv/fr500/mqsubhss.cgs | 0 sim/testsuite/{sim => }/frv/fr500/mqsubhus.cgs | 0 sim/testsuite/{sim => }/frv/fr550/allinsn.exp | 0 sim/testsuite/{sim => }/frv/fr550/cmaddhss.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmaddhus.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmcpxiu.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmcpxru.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmmachs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmmachu.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmqaddhss.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmqaddhus.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmqmachs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmqmachu.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmqsubhss.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmqsubhus.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmsubhss.cgs | 0 sim/testsuite/{sim => }/frv/fr550/cmsubhus.cgs | 0 sim/testsuite/{sim => }/frv/fr550/dcpl.cgs | 0 sim/testsuite/{sim => }/frv/fr550/dcul.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mabshs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/maddaccs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/maddhss.cgs | 0 sim/testsuite/{sim => }/frv/fr550/maddhus.cgs | 0 sim/testsuite/{sim => }/frv/fr550/masaccs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mdaddaccs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mdasaccs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mdsubaccs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mmachs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mmachu.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mmrdhs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mmrdhu.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mqaddhss.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mqaddhus.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mqmachs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mqmachu.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mqmacxhs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mqsubhss.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mqsubhus.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mqxmachs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mqxmacxhs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/msubaccs.cgs | 0 sim/testsuite/{sim => }/frv/fr550/msubhss.cgs | 0 sim/testsuite/{sim => }/frv/fr550/msubhus.cgs | 0 sim/testsuite/{sim => }/frv/fr550/mtrap.cgs | 0 sim/testsuite/{sim => }/frv/fr550/udiv.cgs | 0 sim/testsuite/{sim => }/frv/fr550/udivi.cgs | 0 sim/testsuite/{sim => }/frv/fsqrtd.cgs | 0 sim/testsuite/{sim => }/frv/fsqrts.cgs | 0 sim/testsuite/{sim => }/frv/fstoi.cgs | 0 sim/testsuite/{sim => }/frv/fsubd.cgs | 0 sim/testsuite/{sim => }/frv/fsubs.cgs | 0 sim/testsuite/{sim => }/frv/fteq.cgs | 0 sim/testsuite/{sim => }/frv/ftge.cgs | 0 sim/testsuite/{sim => }/frv/ftgt.cgs | 0 sim/testsuite/{sim => }/frv/ftieq.cgs | 0 sim/testsuite/{sim => }/frv/ftige.cgs | 0 sim/testsuite/{sim => }/frv/ftigt.cgs | 0 sim/testsuite/{sim => }/frv/ftile.cgs | 0 sim/testsuite/{sim => }/frv/ftilg.cgs | 0 sim/testsuite/{sim => }/frv/ftilt.cgs | 0 sim/testsuite/{sim => }/frv/ftine.cgs | 0 sim/testsuite/{sim => }/frv/ftino.cgs | 0 sim/testsuite/{sim => }/frv/ftio.cgs | 0 sim/testsuite/{sim => }/frv/ftira.cgs | 0 sim/testsuite/{sim => }/frv/ftiu.cgs | 0 sim/testsuite/{sim => }/frv/ftiue.cgs | 0 sim/testsuite/{sim => }/frv/ftiug.cgs | 0 sim/testsuite/{sim => }/frv/ftiuge.cgs | 0 sim/testsuite/{sim => }/frv/ftiul.cgs | 0 sim/testsuite/{sim => }/frv/ftle.cgs | 0 sim/testsuite/{sim => }/frv/ftlg.cgs | 0 sim/testsuite/{sim => }/frv/ftlt.cgs | 0 sim/testsuite/{sim => }/frv/ftne.cgs | 0 sim/testsuite/{sim => }/frv/ftno.cgs | 0 sim/testsuite/{sim => }/frv/fto.cgs | 0 sim/testsuite/{sim => }/frv/ftra.cgs | 0 sim/testsuite/{sim => }/frv/ftu.cgs | 0 sim/testsuite/{sim => }/frv/ftue.cgs | 0 sim/testsuite/{sim => }/frv/ftug.cgs | 0 sim/testsuite/{sim => }/frv/ftuge.cgs | 0 sim/testsuite/{sim => }/frv/ftul.cgs | 0 sim/testsuite/{sim => }/frv/ftule.cgs | 0 sim/testsuite/frv/grloop.ms | 13 + sim/testsuite/frv/hello.ms | 19 + sim/testsuite/{sim => }/frv/icei.cgs | 0 sim/testsuite/{sim => }/frv/ici.cgs | 0 sim/testsuite/{sim => }/frv/icpl.cgs | 0 sim/testsuite/{sim => }/frv/icul.cgs | 0 sim/testsuite/{sim => }/frv/interrupts.exp | 0 .../{sim => }/frv/interrupts/Ipipe-fr400.cgs | 0 .../{sim => }/frv/interrupts/Ipipe-fr500.cgs | 0 .../{sim => }/frv/interrupts/badalign-fr550.cgs | 0 .../{sim => }/frv/interrupts/badalign.cgs | 0 .../{sim => }/frv/interrupts/compound-fr550.cgs | 0 .../{sim => }/frv/interrupts/compound.cgs | 0 .../frv/interrupts/data_store_error-fr550.cgs | 0 .../{sim => }/frv/interrupts/data_store_error.cgs | 0 .../frv/interrupts/fp_exception-fr550.cgs | 0 .../{sim => }/frv/interrupts/fp_exception.cgs | 0 sim/testsuite/{sim => }/frv/interrupts/illinsn.cgs | 0 .../frv/interrupts/insn_access_error-fr550.cgs | 0 .../{sim => }/frv/interrupts/insn_access_error.cgs | 0 .../{sim => }/frv/interrupts/mp_exception.cgs | 0 .../frv/interrupts/privileged_instruction.cgs | 0 .../{sim => }/frv/interrupts/regalign.cgs | 0 sim/testsuite/{sim => }/frv/interrupts/reset.cgs | 0 .../{sim => }/frv/interrupts/shadow_regs.cgs | 0 sim/testsuite/{sim => }/frv/interrupts/timer.cgs | 0 sim/testsuite/{sim => }/frv/jmpil.cgs | 0 sim/testsuite/{sim => }/frv/jmpl.cgs | 0 sim/testsuite/{sim => }/frv/jmpl.pcgs | 0 sim/testsuite/{sim => }/frv/ld.cgs | 0 sim/testsuite/{sim => }/frv/ldbf.cgs | 0 sim/testsuite/{sim => }/frv/ldbfi.cgs | 0 sim/testsuite/{sim => }/frv/ldbfu.cgs | 0 sim/testsuite/{sim => }/frv/ldc.cgs | 0 sim/testsuite/{sim => }/frv/ldcu.cgs | 0 sim/testsuite/{sim => }/frv/ldd.cgs | 0 sim/testsuite/{sim => }/frv/lddc.cgs | 0 sim/testsuite/{sim => }/frv/lddcu.cgs | 0 sim/testsuite/{sim => }/frv/lddf.cgs | 0 sim/testsuite/{sim => }/frv/lddfi.cgs | 0 sim/testsuite/{sim => }/frv/lddfu.cgs | 0 sim/testsuite/{sim => }/frv/lddi.cgs | 0 sim/testsuite/{sim => }/frv/lddu.cgs | 0 sim/testsuite/{sim => }/frv/ldf.cgs | 0 sim/testsuite/{sim => }/frv/ldfi.cgs | 0 sim/testsuite/{sim => }/frv/ldfu.cgs | 0 sim/testsuite/{sim => }/frv/ldhf.cgs | 0 sim/testsuite/{sim => }/frv/ldhfi.cgs | 0 sim/testsuite/{sim => }/frv/ldhfu.cgs | 0 sim/testsuite/{sim => }/frv/ldi.cgs | 0 sim/testsuite/{sim => }/frv/ldq.cgs | 0 sim/testsuite/{sim => }/frv/ldqc.cgs | 0 sim/testsuite/{sim => }/frv/ldqcu.cgs | 0 sim/testsuite/{sim => }/frv/ldqf.cgs | 0 sim/testsuite/{sim => }/frv/ldqfi.cgs | 0 sim/testsuite/{sim => }/frv/ldqfu.cgs | 0 sim/testsuite/{sim => }/frv/ldqi.cgs | 0 sim/testsuite/{sim => }/frv/ldqu.cgs | 0 sim/testsuite/{sim => }/frv/ldsb.cgs | 0 sim/testsuite/{sim => }/frv/ldsbi.cgs | 0 sim/testsuite/{sim => }/frv/ldsbu.cgs | 0 sim/testsuite/{sim => }/frv/ldsh.cgs | 0 sim/testsuite/{sim => }/frv/ldshi.cgs | 0 sim/testsuite/{sim => }/frv/ldshu.cgs | 0 sim/testsuite/{sim => }/frv/ldu.cgs | 0 sim/testsuite/{sim => }/frv/ldub.cgs | 0 sim/testsuite/{sim => }/frv/ldubi.cgs | 0 sim/testsuite/{sim => }/frv/ldubu.cgs | 0 sim/testsuite/{sim => }/frv/lduh.cgs | 0 sim/testsuite/{sim => }/frv/lduhi.cgs | 0 sim/testsuite/{sim => }/frv/lduhu.cgs | 0 sim/testsuite/{sim => }/frv/lrbranch.pcgs | 0 sim/testsuite/{sim => }/frv/mabshs.cgs | 0 sim/testsuite/{sim => }/frv/maddhss.cgs | 0 sim/testsuite/{sim => }/frv/maddhus.cgs | 0 sim/testsuite/{sim => }/frv/mand.cgs | 0 sim/testsuite/{sim => }/frv/maveh.cgs | 0 sim/testsuite/{sim => }/frv/mbtoh.cgs | 0 sim/testsuite/{sim => }/frv/mbtohe.cgs | 0 sim/testsuite/{sim => }/frv/mclracc.cgs | 0 sim/testsuite/{sim => }/frv/mcmpsh.cgs | 0 sim/testsuite/{sim => }/frv/mcmpuh.cgs | 0 sim/testsuite/{sim => }/frv/mcop1.cgs | 0 sim/testsuite/{sim => }/frv/mcop2.cgs | 0 sim/testsuite/{sim => }/frv/mcplhi.cgs | 0 sim/testsuite/{sim => }/frv/mcpli.cgs | 0 sim/testsuite/{sim => }/frv/mcpxis.cgs | 0 sim/testsuite/{sim => }/frv/mcpxiu.cgs | 0 sim/testsuite/{sim => }/frv/mcpxrs.cgs | 0 sim/testsuite/{sim => }/frv/mcpxru.cgs | 0 sim/testsuite/{sim => }/frv/mcut.cgs | 0 sim/testsuite/{sim => }/frv/mcuti.cgs | 0 sim/testsuite/{sim => }/frv/mcutss.cgs | 0 sim/testsuite/{sim => }/frv/mcutssi.cgs | 0 sim/testsuite/{sim => }/frv/mdaddaccs.cgs | 0 sim/testsuite/{sim => }/frv/mdasaccs.cgs | 0 sim/testsuite/{sim => }/frv/mdcutssi.cgs | 0 sim/testsuite/{sim => }/frv/mdpackh.cgs | 0 sim/testsuite/{sim => }/frv/mdrotli.cgs | 0 sim/testsuite/{sim => }/frv/mdsubaccs.cgs | 0 sim/testsuite/{sim => }/frv/mdunpackh.cgs | 0 sim/testsuite/{sim => }/frv/membar.cgs | 0 sim/testsuite/{sim => }/frv/mexpdhd.cgs | 0 sim/testsuite/{sim => }/frv/mexpdhw.cgs | 0 sim/testsuite/{sim => }/frv/mhdseth.cgs | 0 sim/testsuite/{sim => }/frv/mhdsets.cgs | 0 sim/testsuite/{sim => }/frv/mhsethih.cgs | 0 sim/testsuite/{sim => }/frv/mhsethis.cgs | 0 sim/testsuite/{sim => }/frv/mhsetloh.cgs | 0 sim/testsuite/{sim => }/frv/mhsetlos.cgs | 0 sim/testsuite/{sim => }/frv/mhtob.cgs | 0 sim/testsuite/frv/misc.exp | 19 + sim/testsuite/{sim => }/frv/mmachs.cgs | 0 sim/testsuite/{sim => }/frv/mmachu.cgs | 0 sim/testsuite/{sim => }/frv/mmrdhs.cgs | 0 sim/testsuite/{sim => }/frv/mmrdhu.cgs | 0 sim/testsuite/{sim => }/frv/mmulhs.cgs | 0 sim/testsuite/{sim => }/frv/mmulhu.cgs | 0 sim/testsuite/{sim => }/frv/mmulxhs.cgs | 0 sim/testsuite/{sim => }/frv/mmulxhu.cgs | 0 sim/testsuite/{sim => }/frv/mnop.cgs | 0 sim/testsuite/{sim => }/frv/mnot.cgs | 0 sim/testsuite/{sim => }/frv/mor.cgs | 0 sim/testsuite/{sim => }/frv/mov.cgs | 0 sim/testsuite/{sim => }/frv/movfg.cgs | 0 sim/testsuite/{sim => }/frv/movfgd.cgs | 0 sim/testsuite/{sim => }/frv/movfgq.cgs | 0 sim/testsuite/{sim => }/frv/movgf.cgs | 0 sim/testsuite/{sim => }/frv/movgfd.cgs | 0 sim/testsuite/{sim => }/frv/movgfq.cgs | 0 sim/testsuite/{sim => }/frv/movgs.cgs | 0 sim/testsuite/{sim => }/frv/movsg.cgs | 0 sim/testsuite/{sim => }/frv/mpackh.cgs | 0 sim/testsuite/{sim => }/frv/mqcpxis.cgs | 0 sim/testsuite/{sim => }/frv/mqcpxiu.cgs | 0 sim/testsuite/{sim => }/frv/mqcpxrs.cgs | 0 sim/testsuite/{sim => }/frv/mqcpxru.cgs | 0 sim/testsuite/{sim => }/frv/mqlclrhs.cgs | 0 sim/testsuite/{sim => }/frv/mqlmths.cgs | 0 sim/testsuite/{sim => }/frv/mqmachs.cgs | 0 sim/testsuite/{sim => }/frv/mqmachu.cgs | 0 sim/testsuite/{sim => }/frv/mqmacxhs.cgs | 0 sim/testsuite/{sim => }/frv/mqmulhs.cgs | 0 sim/testsuite/{sim => }/frv/mqmulhu.cgs | 0 sim/testsuite/{sim => }/frv/mqmulxhs.cgs | 0 sim/testsuite/{sim => }/frv/mqmulxhu.cgs | 0 sim/testsuite/{sim => }/frv/mqsaths.cgs | 0 sim/testsuite/{sim => }/frv/mqsllhi.cgs | 0 sim/testsuite/{sim => }/frv/mqsrahi.cgs | 0 sim/testsuite/{sim => }/frv/mqxmachs.cgs | 0 sim/testsuite/{sim => }/frv/mqxmacxhs.cgs | 0 sim/testsuite/{sim => }/frv/mrdacc.cgs | 0 sim/testsuite/{sim => }/frv/mrdaccg.cgs | 0 sim/testsuite/{sim => }/frv/mrotli.cgs | 0 sim/testsuite/{sim => }/frv/mrotri.cgs | 0 sim/testsuite/{sim => }/frv/msaths.cgs | 0 sim/testsuite/{sim => }/frv/msathu.cgs | 0 sim/testsuite/{sim => }/frv/msllhi.cgs | 0 sim/testsuite/{sim => }/frv/msrahi.cgs | 0 sim/testsuite/{sim => }/frv/msrlhi.cgs | 0 sim/testsuite/{sim => }/frv/msubhss.cgs | 0 sim/testsuite/{sim => }/frv/msubhus.cgs | 0 sim/testsuite/{sim => }/frv/mtrap.cgs | 0 sim/testsuite/{sim => }/frv/munpackh.cgs | 0 sim/testsuite/{sim => }/frv/mwcut.cgs | 0 sim/testsuite/{sim => }/frv/mwcuti.cgs | 0 sim/testsuite/{sim => }/frv/mwtacc.cgs | 0 sim/testsuite/{sim => }/frv/mwtaccg.cgs | 0 sim/testsuite/{sim => }/frv/mxor.cgs | 0 sim/testsuite/{sim => }/frv/nandcr.cgs | 0 sim/testsuite/{sim => }/frv/nandncr.cgs | 0 sim/testsuite/{sim => }/frv/nfadds.cgs | 0 sim/testsuite/{sim => }/frv/nfdadds.cgs | 0 sim/testsuite/{sim => }/frv/nfdcmps.cgs | 0 sim/testsuite/{sim => }/frv/nfddivs.cgs | 0 sim/testsuite/{sim => }/frv/nfditos.cgs | 0 sim/testsuite/{sim => }/frv/nfdivs.cgs | 0 sim/testsuite/{sim => }/frv/nfdmadds.cgs | 0 sim/testsuite/{sim => }/frv/nfdmas.cgs | 0 sim/testsuite/{sim => }/frv/nfdmss.cgs | 0 sim/testsuite/{sim => }/frv/nfdmulcs.cgs | 0 sim/testsuite/{sim => }/frv/nfdmuls.cgs | 0 sim/testsuite/{sim => }/frv/nfdsads.cgs | 0 sim/testsuite/{sim => }/frv/nfdsqrts.cgs | 0 sim/testsuite/{sim => }/frv/nfdstoi.cgs | 0 sim/testsuite/{sim => }/frv/nfdsubs.cgs | 0 sim/testsuite/{sim => }/frv/nfitos.cgs | 0 sim/testsuite/{sim => }/frv/nfmadds.cgs | 0 sim/testsuite/{sim => }/frv/nfmas.cgs | 0 sim/testsuite/{sim => }/frv/nfmss.cgs | 0 sim/testsuite/{sim => }/frv/nfmsubs.cgs | 0 sim/testsuite/{sim => }/frv/nfmuls.cgs | 0 sim/testsuite/{sim => }/frv/nfsqrts.cgs | 0 sim/testsuite/{sim => }/frv/nfstoi.cgs | 0 sim/testsuite/{sim => }/frv/nfsubs.cgs | 0 sim/testsuite/{sim => }/frv/nld.cgs | 0 sim/testsuite/{sim => }/frv/nldbf.cgs | 0 sim/testsuite/{sim => }/frv/nldbfi.cgs | 0 sim/testsuite/{sim => }/frv/nldbfu.cgs | 0 sim/testsuite/{sim => }/frv/nldd.cgs | 0 sim/testsuite/{sim => }/frv/nlddf.cgs | 0 sim/testsuite/{sim => }/frv/nlddfi.cgs | 0 sim/testsuite/{sim => }/frv/nlddfu.cgs | 0 sim/testsuite/{sim => }/frv/nlddi.cgs | 0 sim/testsuite/{sim => }/frv/nlddu.cgs | 0 sim/testsuite/{sim => }/frv/nldf.cgs | 0 sim/testsuite/{sim => }/frv/nldfi.cgs | 0 sim/testsuite/{sim => }/frv/nldfu.cgs | 0 sim/testsuite/{sim => }/frv/nldhf.cgs | 0 sim/testsuite/{sim => }/frv/nldhfi.cgs | 0 sim/testsuite/{sim => }/frv/nldhfu.cgs | 0 sim/testsuite/{sim => }/frv/nldi.cgs | 0 sim/testsuite/{sim => }/frv/nldq.cgs | 0 sim/testsuite/{sim => }/frv/nldqf.cgs | 0 sim/testsuite/{sim => }/frv/nldqfi.cgs | 0 sim/testsuite/{sim => }/frv/nldqfu.cgs | 0 sim/testsuite/{sim => }/frv/nldqu.cgs | 0 sim/testsuite/{sim => }/frv/nldsb.cgs | 0 sim/testsuite/{sim => }/frv/nldsbi.cgs | 0 sim/testsuite/{sim => }/frv/nldsbu.cgs | 0 sim/testsuite/{sim => }/frv/nldsh.cgs | 0 sim/testsuite/{sim => }/frv/nldshi.cgs | 0 sim/testsuite/{sim => }/frv/nldshu.cgs | 0 sim/testsuite/{sim => }/frv/nldu.cgs | 0 sim/testsuite/{sim => }/frv/nldub.cgs | 0 sim/testsuite/{sim => }/frv/nldubi.cgs | 0 sim/testsuite/{sim => }/frv/nldubu.cgs | 0 sim/testsuite/{sim => }/frv/nlduh.cgs | 0 sim/testsuite/{sim => }/frv/nlduhi.cgs | 0 sim/testsuite/{sim => }/frv/nlduhu.cgs | 0 sim/testsuite/{sim => }/frv/nop.cgs | 0 sim/testsuite/{sim => }/frv/norcr.cgs | 0 sim/testsuite/{sim => }/frv/norncr.cgs | 0 sim/testsuite/{sim => }/frv/not.cgs | 0 sim/testsuite/{sim => }/frv/notcr.cgs | 0 sim/testsuite/{sim => }/frv/nsdiv.cgs | 0 sim/testsuite/{sim => }/frv/nsdivi.cgs | 0 sim/testsuite/{sim => }/frv/nudiv.cgs | 0 sim/testsuite/{sim => }/frv/nudivi.cgs | 0 sim/testsuite/{sim => }/frv/or.cgs | 0 sim/testsuite/{sim => }/frv/orcc.cgs | 0 sim/testsuite/{sim => }/frv/orcr.cgs | 0 sim/testsuite/{sim => }/frv/ori.cgs | 0 sim/testsuite/{sim => }/frv/oricc.cgs | 0 sim/testsuite/{sim => }/frv/orncr.cgs | 0 sim/testsuite/{sim => }/frv/parallel.exp | 0 sim/testsuite/{sim => }/frv/ret.cgs | 0 sim/testsuite/{sim => }/frv/rett.cgs | 0 sim/testsuite/{sim => }/frv/scan.cgs | 0 sim/testsuite/{sim => }/frv/scani.cgs | 0 sim/testsuite/{sim => }/frv/sdiv.cgs | 0 sim/testsuite/{sim => }/frv/sdivi.cgs | 0 sim/testsuite/{sim => }/frv/sethi.cgs | 0 sim/testsuite/{sim => }/frv/sethilo.pcgs | 0 sim/testsuite/{sim => }/frv/setlo.cgs | 0 sim/testsuite/{sim => }/frv/setlos.cgs | 0 sim/testsuite/{sim => }/frv/sll.cgs | 0 sim/testsuite/{sim => }/frv/sllcc.cgs | 0 sim/testsuite/{sim => }/frv/slli.cgs | 0 sim/testsuite/{sim => }/frv/sllicc.cgs | 0 sim/testsuite/{sim => }/frv/smul.cgs | 0 sim/testsuite/{sim => }/frv/smulcc.cgs | 0 sim/testsuite/{sim => }/frv/smuli.cgs | 0 sim/testsuite/{sim => }/frv/smulicc.cgs | 0 sim/testsuite/{sim => }/frv/sra.cgs | 0 sim/testsuite/{sim => }/frv/sracc.cgs | 0 sim/testsuite/{sim => }/frv/srai.cgs | 0 sim/testsuite/{sim => }/frv/sraicc.cgs | 0 sim/testsuite/{sim => }/frv/srl.cgs | 0 sim/testsuite/{sim => }/frv/srlcc.cgs | 0 sim/testsuite/{sim => }/frv/srli.cgs | 0 sim/testsuite/{sim => }/frv/srlicc.cgs | 0 sim/testsuite/{sim => }/frv/st.cgs | 0 sim/testsuite/{sim => }/frv/stb.cgs | 0 sim/testsuite/{sim => }/frv/stbf.cgs | 0 sim/testsuite/{sim => }/frv/stbfi.cgs | 0 sim/testsuite/{sim => }/frv/stbfu.cgs | 0 sim/testsuite/{sim => }/frv/stbi.cgs | 0 sim/testsuite/{sim => }/frv/stbu.cgs | 0 sim/testsuite/{sim => }/frv/stc.cgs | 0 sim/testsuite/{sim => }/frv/stcu.cgs | 0 sim/testsuite/{sim => }/frv/std.cgs | 0 sim/testsuite/{sim => }/frv/std.pcgs | 0 sim/testsuite/{sim => }/frv/stdc.cgs | 0 sim/testsuite/{sim => }/frv/stdc.pcgs | 0 sim/testsuite/{sim => }/frv/stdcu.cgs | 0 sim/testsuite/{sim => }/frv/stdf.cgs | 0 sim/testsuite/{sim => }/frv/stdf.pcgs | 0 sim/testsuite/{sim => }/frv/stdfi.cgs | 0 sim/testsuite/{sim => }/frv/stdfu.cgs | 0 sim/testsuite/{sim => }/frv/stdi.cgs | 0 sim/testsuite/{sim => }/frv/stdu.cgs | 0 sim/testsuite/{sim => }/frv/stf.cgs | 0 sim/testsuite/{sim => }/frv/stfi.cgs | 0 sim/testsuite/{sim => }/frv/stfu.cgs | 0 sim/testsuite/{sim => }/frv/sth.cgs | 0 sim/testsuite/{sim => }/frv/sthf.cgs | 0 sim/testsuite/{sim => }/frv/sthfi.cgs | 0 sim/testsuite/{sim => }/frv/sthfu.cgs | 0 sim/testsuite/{sim => }/frv/sthi.cgs | 0 sim/testsuite/{sim => }/frv/sthu.cgs | 0 sim/testsuite/{sim => }/frv/sti.cgs | 0 sim/testsuite/{sim => }/frv/stq.cgs | 0 sim/testsuite/{sim => }/frv/stq.pcgs | 0 sim/testsuite/{sim => }/frv/stqc.cgs | 0 sim/testsuite/{sim => }/frv/stqc.pcgs | 0 sim/testsuite/{sim => }/frv/stqcu.cgs | 0 sim/testsuite/{sim => }/frv/stqf.cgs | 0 sim/testsuite/{sim => }/frv/stqf.pcgs | 0 sim/testsuite/{sim => }/frv/stqfi.cgs | 0 sim/testsuite/{sim => }/frv/stqfu.cgs | 0 sim/testsuite/{sim => }/frv/stqi.cgs | 0 sim/testsuite/{sim => }/frv/stqu.cgs | 0 sim/testsuite/{sim => }/frv/stu.cgs | 0 sim/testsuite/{sim => }/frv/sub.cgs | 0 sim/testsuite/{sim => }/frv/subcc.cgs | 0 sim/testsuite/{sim => }/frv/subi.cgs | 0 sim/testsuite/{sim => }/frv/subicc.cgs | 0 sim/testsuite/{sim => }/frv/subx.cgs | 0 sim/testsuite/{sim => }/frv/subxcc.cgs | 0 sim/testsuite/{sim => }/frv/subxi.cgs | 0 sim/testsuite/{sim => }/frv/subxicc.cgs | 0 sim/testsuite/{sim => }/frv/swap.cgs | 0 sim/testsuite/{sim => }/frv/swapi.cgs | 0 sim/testsuite/{sim => }/frv/tc.cgs | 0 sim/testsuite/{sim => }/frv/teq.cgs | 0 sim/testsuite/{sim => }/frv/testutils.inc | 0 sim/testsuite/{sim => }/frv/tge.cgs | 0 sim/testsuite/{sim => }/frv/tgt.cgs | 0 sim/testsuite/{sim => }/frv/thi.cgs | 0 sim/testsuite/{sim => }/frv/tic.cgs | 0 sim/testsuite/{sim => }/frv/tieq.cgs | 0 sim/testsuite/{sim => }/frv/tige.cgs | 0 sim/testsuite/{sim => }/frv/tigt.cgs | 0 sim/testsuite/{sim => }/frv/tihi.cgs | 0 sim/testsuite/{sim => }/frv/tile.cgs | 0 sim/testsuite/{sim => }/frv/tils.cgs | 0 sim/testsuite/{sim => }/frv/tilt.cgs | 0 sim/testsuite/{sim => }/frv/tin.cgs | 0 sim/testsuite/{sim => }/frv/tinc.cgs | 0 sim/testsuite/{sim => }/frv/tine.cgs | 0 sim/testsuite/{sim => }/frv/tino.cgs | 0 sim/testsuite/{sim => }/frv/tinv.cgs | 0 sim/testsuite/{sim => }/frv/tip.cgs | 0 sim/testsuite/{sim => }/frv/tira.cgs | 0 sim/testsuite/{sim => }/frv/tiv.cgs | 0 sim/testsuite/{sim => }/frv/tle.cgs | 0 sim/testsuite/{sim => }/frv/tls.cgs | 0 sim/testsuite/{sim => }/frv/tlt.cgs | 0 sim/testsuite/{sim => }/frv/tn.cgs | 0 sim/testsuite/{sim => }/frv/tnc.cgs | 0 sim/testsuite/{sim => }/frv/tne.cgs | 0 sim/testsuite/{sim => }/frv/tno.cgs | 0 sim/testsuite/{sim => }/frv/tnv.cgs | 0 sim/testsuite/{sim => }/frv/tp.cgs | 0 sim/testsuite/{sim => }/frv/tra.cgs | 0 sim/testsuite/{sim => }/frv/tv.cgs | 0 sim/testsuite/{sim => }/frv/udiv.cgs | 0 sim/testsuite/{sim => }/frv/udivi.cgs | 0 sim/testsuite/{sim => }/frv/umul.cgs | 0 sim/testsuite/{sim => }/frv/umulcc.cgs | 0 sim/testsuite/{sim => }/frv/umuli.cgs | 0 sim/testsuite/{sim => }/frv/umulicc.cgs | 0 sim/testsuite/{sim => }/frv/xor.cgs | 0 sim/testsuite/{sim => }/frv/xorcc.cgs | 0 sim/testsuite/{sim => }/frv/xorcr.cgs | 0 sim/testsuite/{sim => }/frv/xori.cgs | 0 sim/testsuite/{sim => }/frv/xoricc.cgs | 0 sim/testsuite/{sim => }/ft32/ChangeLog | 0 sim/testsuite/{sim => }/ft32/allinsn.exp | 0 sim/testsuite/{sim => }/ft32/basic.s | 0 sim/testsuite/{sim => }/ft32/testutils.inc | 0 sim/testsuite/{sim => }/h8300/ChangeLog | 0 sim/testsuite/{sim => }/h8300/addb.s | 0 sim/testsuite/{sim => }/h8300/addl.s | 0 sim/testsuite/{sim => }/h8300/adds.s | 0 sim/testsuite/{sim => }/h8300/addw.s | 0 sim/testsuite/{sim => }/h8300/addx.s | 0 sim/testsuite/{sim => }/h8300/allinsn.exp | 0 sim/testsuite/{sim => }/h8300/andb.s | 0 sim/testsuite/{sim => }/h8300/andl.s | 0 sim/testsuite/{sim => }/h8300/andw.s | 0 sim/testsuite/{sim => }/h8300/band.s | 0 sim/testsuite/{sim => }/h8300/bfld.s | 0 sim/testsuite/{sim => }/h8300/biand.s | 0 sim/testsuite/{sim => }/h8300/bra.s | 0 sim/testsuite/{sim => }/h8300/brabc.s | 0 sim/testsuite/{sim => }/h8300/bset.s | 0 sim/testsuite/{sim => }/h8300/cmpb.s | 0 sim/testsuite/{sim => }/h8300/cmpl.s | 0 sim/testsuite/{sim => }/h8300/cmpw.s | 0 sim/testsuite/{sim => }/h8300/daa.s | 0 sim/testsuite/{sim => }/h8300/das.s | 0 sim/testsuite/{sim => }/h8300/dec.s | 0 sim/testsuite/{sim => }/h8300/div.s | 0 sim/testsuite/{sim => }/h8300/extl.s | 0 sim/testsuite/{sim => }/h8300/extw.s | 0 sim/testsuite/{sim => }/h8300/inc.s | 0 sim/testsuite/{sim => }/h8300/jmp.s | 0 sim/testsuite/{sim => }/h8300/ldc.s | 0 sim/testsuite/{sim => }/h8300/ldm.s | 0 sim/testsuite/{sim => }/h8300/mac.s | 0 sim/testsuite/{sim => }/h8300/mova.s | 0 sim/testsuite/{sim => }/h8300/movb.s | 0 sim/testsuite/{sim => }/h8300/movl.s | 0 sim/testsuite/{sim => }/h8300/movmd.s | 0 sim/testsuite/{sim => }/h8300/movsd.s | 0 sim/testsuite/{sim => }/h8300/movw.s | 0 sim/testsuite/{sim => }/h8300/mul.s | 0 sim/testsuite/{sim => }/h8300/neg.s | 0 sim/testsuite/{sim => }/h8300/nop.s | 0 sim/testsuite/{sim => }/h8300/not.s | 0 sim/testsuite/{sim => }/h8300/orb.s | 0 sim/testsuite/{sim => }/h8300/orl.s | 0 sim/testsuite/{sim => }/h8300/orw.s | 0 sim/testsuite/{sim => }/h8300/rotl.s | 0 sim/testsuite/{sim => }/h8300/rotr.s | 0 sim/testsuite/{sim => }/h8300/rotxl.s | 0 sim/testsuite/{sim => }/h8300/rotxr.s | 0 sim/testsuite/{sim => }/h8300/shal.s | 0 sim/testsuite/{sim => }/h8300/shar.s | 0 sim/testsuite/{sim => }/h8300/shll.s | 0 sim/testsuite/{sim => }/h8300/shlr.s | 0 sim/testsuite/{sim => }/h8300/stack.s | 0 sim/testsuite/{sim => }/h8300/stc.s | 0 sim/testsuite/{sim => }/h8300/subb.s | 0 sim/testsuite/{sim => }/h8300/subl.s | 0 sim/testsuite/{sim => }/h8300/subs.s | 0 sim/testsuite/{sim => }/h8300/subw.s | 0 sim/testsuite/{sim => }/h8300/subx.s | 0 sim/testsuite/{sim => }/h8300/tas.s | 0 sim/testsuite/{sim => }/h8300/testutils.inc | 0 sim/testsuite/{sim => }/h8300/xorb.s | 0 sim/testsuite/{sim => }/h8300/xorl.s | 0 sim/testsuite/{sim => }/h8300/xorw.s | 0 sim/testsuite/{sim => }/iq2000/ChangeLog | 0 sim/testsuite/{sim => }/iq2000/allinsn.exp | 0 sim/testsuite/{sim => }/iq2000/pass.s | 0 sim/testsuite/{sim => }/iq2000/testutils.inc | 0 sim/testsuite/lib/sim-defs.exp | 23 +- sim/testsuite/{sim => }/lm32/ChangeLog | 0 sim/testsuite/{sim => }/lm32/allinsn.exp | 0 sim/testsuite/{sim => }/lm32/pass.s | 0 sim/testsuite/{sim => }/lm32/testutils.inc | 0 sim/testsuite/{sim => }/m32c/ChangeLog | 0 sim/testsuite/{sim => }/m32c/allinsn.exp | 0 sim/testsuite/{sim => }/m32c/blinky.s | 0 sim/testsuite/{sim => }/m32c/fail.s | 0 sim/testsuite/{sim => }/m32c/gloss.s | 0 sim/testsuite/{sim => }/m32c/pass.s | 0 sim/testsuite/{sim => }/m32c/sample.ld | 0 sim/testsuite/{sim => }/m32c/sample.s | 0 sim/testsuite/{sim => }/m32c/sample2.c | 0 sim/testsuite/{sim => }/m32c/testutils.inc | 0 sim/testsuite/m32r-elf/ChangeLog | 18 - sim/testsuite/m32r-elf/Makefile.in | 156 - sim/testsuite/m32r-elf/configure | 2984 ---- sim/testsuite/m32r-elf/configure.ac | 18 - sim/testsuite/m32r-elf/exit47.s | 7 - sim/testsuite/m32r-elf/hello.s | 17 - sim/testsuite/m32r-elf/loop.s | 2 - sim/testsuite/m32r/ChangeLog | 126 + sim/testsuite/{sim => }/m32r/add.cgs | 0 sim/testsuite/{sim => }/m32r/add3.cgs | 0 sim/testsuite/{sim => }/m32r/addi.cgs | 0 sim/testsuite/{sim => }/m32r/addv.cgs | 0 sim/testsuite/{sim => }/m32r/addv3.cgs | 0 sim/testsuite/{sim => }/m32r/addx.cgs | 0 sim/testsuite/{sim => }/m32r/allinsn.exp | 0 sim/testsuite/{sim => }/m32r/and.cgs | 0 sim/testsuite/{sim => }/m32r/and3.cgs | 0 sim/testsuite/{sim => }/m32r/bc24.cgs | 0 sim/testsuite/{sim => }/m32r/bc8.cgs | 0 sim/testsuite/{sim => }/m32r/beq.cgs | 0 sim/testsuite/{sim => }/m32r/beqz.cgs | 0 sim/testsuite/{sim => }/m32r/bgez.cgs | 0 sim/testsuite/{sim => }/m32r/bgtz.cgs | 0 sim/testsuite/{sim => }/m32r/bl24.cgs | 0 sim/testsuite/{sim => }/m32r/bl8.cgs | 0 sim/testsuite/{sim => }/m32r/blez.cgs | 0 sim/testsuite/{sim => }/m32r/bltz.cgs | 0 sim/testsuite/{sim => }/m32r/bnc24.cgs | 0 sim/testsuite/{sim => }/m32r/bnc8.cgs | 0 sim/testsuite/{sim => }/m32r/bne.cgs | 0 sim/testsuite/{sim => }/m32r/bnez.cgs | 0 sim/testsuite/{sim => }/m32r/bra24.cgs | 0 sim/testsuite/{sim => }/m32r/bra8.cgs | 0 sim/testsuite/{sim => }/m32r/cmp.cgs | 0 sim/testsuite/{sim => }/m32r/cmpi.cgs | 0 sim/testsuite/{sim => }/m32r/cmpu.cgs | 0 sim/testsuite/{sim => }/m32r/cmpui.cgs | 0 sim/testsuite/{sim => }/m32r/div.cgs | 0 sim/testsuite/{sim => }/m32r/divu.cgs | 0 sim/testsuite/m32r/exit47.ms | 11 + sim/testsuite/{sim => }/m32r/hello.ms | 0 sim/testsuite/{sim => }/m32r/hw-trap.ms | 0 sim/testsuite/{sim => }/m32r/jl.cgs | 0 sim/testsuite/{sim => }/m32r/jmp.cgs | 0 sim/testsuite/{sim => }/m32r/ld-d.cgs | 0 sim/testsuite/{sim => }/m32r/ld-plus.cgs | 0 sim/testsuite/{sim => }/m32r/ld.cgs | 0 sim/testsuite/{sim => }/m32r/ld24.cgs | 0 sim/testsuite/{sim => }/m32r/ldb-d.cgs | 0 sim/testsuite/{sim => }/m32r/ldb.cgs | 0 sim/testsuite/{sim => }/m32r/ldh-d.cgs | 0 sim/testsuite/{sim => }/m32r/ldh.cgs | 0 sim/testsuite/{sim => }/m32r/ldi16.cgs | 0 sim/testsuite/{sim => }/m32r/ldi8.cgs | 0 sim/testsuite/{sim => }/m32r/ldub-d.cgs | 0 sim/testsuite/{sim => }/m32r/ldub.cgs | 0 sim/testsuite/{sim => }/m32r/lduh-d.cgs | 0 sim/testsuite/{sim => }/m32r/lduh.cgs | 0 sim/testsuite/{sim => }/m32r/lock.cgs | 0 sim/testsuite/{sim => }/m32r/machi.cgs | 0 sim/testsuite/{sim => }/m32r/maclo.cgs | 0 sim/testsuite/{sim => }/m32r/macwhi.cgs | 0 sim/testsuite/{sim => }/m32r/macwlo.cgs | 0 sim/testsuite/{sim => }/m32r/misc.exp | 0 sim/testsuite/{sim => }/m32r/mul.cgs | 0 sim/testsuite/{sim => }/m32r/mulhi.cgs | 0 sim/testsuite/{sim => }/m32r/mullo.cgs | 0 sim/testsuite/{sim => }/m32r/mulwhi.cgs | 0 sim/testsuite/{sim => }/m32r/mulwlo.cgs | 0 sim/testsuite/{sim => }/m32r/mv.cgs | 0 sim/testsuite/{sim => }/m32r/mvfachi.cgs | 0 sim/testsuite/{sim => }/m32r/mvfaclo.cgs | 0 sim/testsuite/{sim => }/m32r/mvfacmi.cgs | 0 sim/testsuite/{sim => }/m32r/mvfc.cgs | 0 sim/testsuite/{sim => }/m32r/mvtachi.cgs | 0 sim/testsuite/{sim => }/m32r/mvtaclo.cgs | 0 sim/testsuite/{sim => }/m32r/mvtc.cgs | 0 sim/testsuite/{sim => }/m32r/neg.cgs | 0 sim/testsuite/{sim => }/m32r/nop.cgs | 0 sim/testsuite/{sim => }/m32r/not.cgs | 0 sim/testsuite/{sim => }/m32r/or.cgs | 0 sim/testsuite/{sim => }/m32r/or3.cgs | 0 sim/testsuite/{sim => }/m32r/rac.cgs | 0 sim/testsuite/{sim => }/m32r/rach.cgs | 0 sim/testsuite/{sim => }/m32r/rem.cgs | 0 sim/testsuite/{sim => }/m32r/remu.cgs | 0 sim/testsuite/{sim => }/m32r/rte.cgs | 0 sim/testsuite/{sim => }/m32r/seth.cgs | 0 sim/testsuite/{sim => }/m32r/sll.cgs | 0 sim/testsuite/{sim => }/m32r/sll3.cgs | 0 sim/testsuite/{sim => }/m32r/slli.cgs | 0 sim/testsuite/{sim => }/m32r/sra.cgs | 0 sim/testsuite/{sim => }/m32r/sra3.cgs | 0 sim/testsuite/{sim => }/m32r/srai.cgs | 0 sim/testsuite/{sim => }/m32r/srl.cgs | 0 sim/testsuite/{sim => }/m32r/srl3.cgs | 0 sim/testsuite/{sim => }/m32r/srli.cgs | 0 sim/testsuite/{sim => }/m32r/st-d.cgs | 0 sim/testsuite/{sim => }/m32r/st-minus.cgs | 0 sim/testsuite/{sim => }/m32r/st-plus.cgs | 0 sim/testsuite/{sim => }/m32r/st.cgs | 0 sim/testsuite/{sim => }/m32r/stb-d.cgs | 0 sim/testsuite/{sim => }/m32r/stb.cgs | 0 sim/testsuite/{sim => }/m32r/sth-d.cgs | 0 sim/testsuite/{sim => }/m32r/sth.cgs | 0 sim/testsuite/{sim => }/m32r/sub.cgs | 0 sim/testsuite/{sim => }/m32r/subv.cgs | 0 sim/testsuite/{sim => }/m32r/subx.cgs | 0 sim/testsuite/{sim => }/m32r/testutils.inc | 0 sim/testsuite/{sim => }/m32r/trap.cgs | 0 sim/testsuite/{sim => }/m32r/unlock.cgs | 0 sim/testsuite/{sim => }/m32r/uread16.ms | 0 sim/testsuite/{sim => }/m32r/uread32.ms | 0 sim/testsuite/{sim => }/m32r/uwrite16.ms | 0 sim/testsuite/{sim => }/m32r/uwrite32.ms | 0 sim/testsuite/{sim => }/m32r/xor.cgs | 0 sim/testsuite/{sim => }/m32r/xor3.cgs | 0 sim/testsuite/{sim => }/m68hc11/ChangeLog | 0 sim/testsuite/{sim => }/m68hc11/allinsn.exp | 0 sim/testsuite/{sim => }/m68hc11/pass.s | 0 sim/testsuite/{sim => }/m68hc11/testutils.inc | 0 sim/testsuite/{sim => }/mcore/ChangeLog | 0 sim/testsuite/{sim => }/mcore/allinsn.exp | 0 sim/testsuite/{sim => }/mcore/fail.s | 0 sim/testsuite/{sim => }/mcore/pass.s | 0 sim/testsuite/{sim => }/mcore/testutils.inc | 0 sim/testsuite/{sim => }/microblaze/ChangeLog | 0 sim/testsuite/{sim => }/microblaze/allinsn.exp | 0 sim/testsuite/{sim => }/microblaze/pass.s | 0 sim/testsuite/{sim => }/microblaze/testutils.inc | 0 sim/testsuite/{sim => }/mips/ChangeLog | 0 sim/testsuite/{sim => }/mips/basic.exp | 0 sim/testsuite/{sim => }/mips/fpu64-ps-sb1.s | 0 sim/testsuite/{sim => }/mips/fpu64-ps.s | 0 sim/testsuite/{sim => }/mips/hilo-hazard-1.s | 0 sim/testsuite/{sim => }/mips/hilo-hazard-2.s | 0 sim/testsuite/{sim => }/mips/hilo-hazard-3.s | 0 sim/testsuite/{sim => }/mips/hilo-hazard-4.s | 0 sim/testsuite/{sim => }/mips/mdmx-ob-sb1.s | 0 sim/testsuite/{sim => }/mips/mdmx-ob.s | 0 sim/testsuite/{sim => }/mips/mips32-dsp.s | 0 sim/testsuite/{sim => }/mips/mips32-dsp2.s | 0 sim/testsuite/{sim => }/mips/sanity.s | 0 sim/testsuite/{sim => }/mips/testutils.inc | 0 sim/testsuite/{sim => }/mips/utils-dsp.inc | 0 sim/testsuite/{sim => }/mips/utils-fpu.inc | 0 sim/testsuite/{sim => }/mips/utils-mdmx.inc | 0 sim/testsuite/mips64el-elf/ChangeLog | 19 - sim/testsuite/mips64el-elf/Makefile.in | 170 - sim/testsuite/mips64el-elf/configure | 2984 ---- sim/testsuite/mips64el-elf/configure.ac | 18 - sim/testsuite/{sim => }/mn10300/ChangeLog | 0 sim/testsuite/{sim => }/mn10300/allinsn.exp | 0 sim/testsuite/{sim => }/mn10300/pass.s | 0 sim/testsuite/{sim => }/mn10300/testutils.inc | 0 sim/testsuite/{sim => }/moxie/ChangeLog | 0 sim/testsuite/{sim => }/moxie/allinsn.exp | 0 sim/testsuite/{sim => }/moxie/pass.s | 0 sim/testsuite/{sim => }/moxie/testutils.inc | 0 sim/testsuite/{sim => }/msp430/ChangeLog | 0 sim/testsuite/{sim => }/msp430/add.s | 0 sim/testsuite/{sim => }/msp430/allinsn.exp | 0 sim/testsuite/{sim => }/msp430/mpyull_hwmult.s | 0 sim/testsuite/{sim => }/msp430/rrux.s | 0 sim/testsuite/{sim => }/msp430/testutils.inc | 0 sim/testsuite/{sim => }/or1k/ChangeLog | 0 sim/testsuite/{sim => }/or1k/add.S | 0 sim/testsuite/{sim => }/or1k/adrp.S | 0 sim/testsuite/{sim => }/or1k/alltests.exp | 0 sim/testsuite/{sim => }/or1k/and.S | 0 sim/testsuite/{sim => }/or1k/basic.S | 0 sim/testsuite/{sim => }/or1k/div.S | 0 sim/testsuite/{sim => }/or1k/ext.S | 0 sim/testsuite/{sim => }/or1k/find.S | 0 sim/testsuite/{sim => }/or1k/flag.S | 0 sim/testsuite/{sim => }/or1k/fpu-unordered.S | 0 sim/testsuite/{sim => }/or1k/fpu.S | 0 sim/testsuite/{sim => }/or1k/fpu64a32-unordered.S | 0 sim/testsuite/{sim => }/or1k/fpu64a32.S | 0 sim/testsuite/{sim => }/or1k/jump.S | 0 sim/testsuite/{sim => }/or1k/load.S | 0 sim/testsuite/{sim => }/or1k/mac.S | 0 sim/testsuite/{sim => }/or1k/mfspr.S | 0 sim/testsuite/{sim => }/or1k/mul.S | 0 sim/testsuite/{sim => }/or1k/or.S | 0 sim/testsuite/{sim => }/or1k/or1k-asm-test-env.h | 0 .../{sim => }/or1k/or1k-asm-test-helpers.h | 0 sim/testsuite/{sim => }/or1k/or1k-asm-test.h | 0 sim/testsuite/{sim => }/or1k/or1k-asm.h | 0 sim/testsuite/{sim => }/or1k/or1k-test.ld | 0 sim/testsuite/{sim => }/or1k/ror.S | 0 sim/testsuite/{sim => }/or1k/shift.S | 0 sim/testsuite/{sim => }/or1k/spr-defs.h | 0 sim/testsuite/{sim => }/or1k/sub.S | 0 sim/testsuite/{sim => }/or1k/xor.S | 0 sim/testsuite/{sim => }/pru/ChangeLog | 0 sim/testsuite/{sim => }/pru/add.s | 0 sim/testsuite/{sim => }/pru/allinsn.exp | 0 sim/testsuite/{sim => }/pru/dmem-zero-pass.s | 0 sim/testsuite/{sim => }/pru/dmem-zero-trap.s | 0 sim/testsuite/{sim => }/pru/dram.s | 0 sim/testsuite/{sim => }/pru/jmp.s | 0 sim/testsuite/{sim => }/pru/lmbd.s | 0 sim/testsuite/{sim => }/pru/loop-imm.s | 0 sim/testsuite/{sim => }/pru/loop-reg.s | 0 sim/testsuite/{sim => }/pru/mul.s | 0 sim/testsuite/{sim => }/pru/subreg.s | 0 sim/testsuite/{sim => }/pru/testutils.inc | 0 sim/testsuite/{sim => }/sh/ChangeLog | 0 sim/testsuite/{sim => }/sh/add.s | 0 sim/testsuite/{sim => }/sh/allinsn.exp | 0 sim/testsuite/{sim => }/sh/and.s | 0 sim/testsuite/{sim => }/sh/bandor.s | 0 sim/testsuite/{sim => }/sh/bandornot.s | 0 sim/testsuite/{sim => }/sh/bclr.s | 0 sim/testsuite/{sim => }/sh/bld.s | 0 sim/testsuite/{sim => }/sh/bldnot.s | 0 sim/testsuite/{sim => }/sh/bset.s | 0 sim/testsuite/{sim => }/sh/bst.s | 0 sim/testsuite/{sim => }/sh/bxor.s | 0 sim/testsuite/{sim => }/sh/clip.s | 0 sim/testsuite/{sim => }/sh/div.s | 0 sim/testsuite/{sim => }/sh/dmxy.s | 0 sim/testsuite/{sim => }/sh/fabs.s | 0 sim/testsuite/{sim => }/sh/fadd.s | 0 sim/testsuite/{sim => }/sh/fail.s | 0 sim/testsuite/{sim => }/sh/fcmpeq.s | 0 sim/testsuite/{sim => }/sh/fcmpgt.s | 0 sim/testsuite/{sim => }/sh/fcnvds.s | 0 sim/testsuite/{sim => }/sh/fcnvsd.s | 0 sim/testsuite/{sim => }/sh/fdiv.s | 0 sim/testsuite/{sim => }/sh/fipr.s | 0 sim/testsuite/{sim => }/sh/fldi0.s | 0 sim/testsuite/{sim => }/sh/fldi1.s | 0 sim/testsuite/{sim => }/sh/flds.s | 0 sim/testsuite/{sim => }/sh/float.s | 0 sim/testsuite/{sim => }/sh/fmac.s | 0 sim/testsuite/{sim => }/sh/fmov.s | 0 sim/testsuite/{sim => }/sh/fmul.s | 0 sim/testsuite/{sim => }/sh/fneg.s | 0 sim/testsuite/{sim => }/sh/fpchg.s | 0 sim/testsuite/{sim => }/sh/frchg.s | 0 sim/testsuite/{sim => }/sh/fsca.s | 0 sim/testsuite/{sim => }/sh/fschg.s | 0 sim/testsuite/{sim => }/sh/fsqrt.s | 0 sim/testsuite/{sim => }/sh/fsrra.s | 0 sim/testsuite/{sim => }/sh/fsub.s | 0 sim/testsuite/{sim => }/sh/ftrc.s | 0 sim/testsuite/{sim => }/sh/ldrc.s | 0 sim/testsuite/{sim => }/sh/loop.s | 0 sim/testsuite/{sim => }/sh/macl.s | 0 sim/testsuite/{sim => }/sh/macw.s | 0 sim/testsuite/{sim => }/sh/mov.s | 0 sim/testsuite/{sim => }/sh/movi.s | 0 sim/testsuite/{sim => }/sh/movli.s | 0 sim/testsuite/{sim => }/sh/movua.s | 0 sim/testsuite/{sim => }/sh/movxy.s | 0 sim/testsuite/{sim => }/sh/mulr.s | 0 sim/testsuite/{sim => }/sh/pabs.s | 0 sim/testsuite/{sim => }/sh/padd.s | 0 sim/testsuite/{sim => }/sh/paddc.s | 0 sim/testsuite/{sim => }/sh/pand.s | 0 sim/testsuite/{sim => }/sh/pass.s | 0 sim/testsuite/{sim => }/sh/pclr.s | 0 sim/testsuite/{sim => }/sh/pdec.s | 0 sim/testsuite/{sim => }/sh/pdmsb.s | 0 sim/testsuite/{sim => }/sh/pinc.s | 0 sim/testsuite/{sim => }/sh/pmuls.s | 0 sim/testsuite/{sim => }/sh/prnd.s | 0 sim/testsuite/{sim => }/sh/pshai.s | 0 sim/testsuite/{sim => }/sh/pshar.s | 0 sim/testsuite/{sim => }/sh/pshli.s | 0 sim/testsuite/{sim => }/sh/pshlr.s | 0 sim/testsuite/{sim => }/sh/psub.s | 0 sim/testsuite/{sim => }/sh/pswap.s | 0 sim/testsuite/{sim => }/sh/pushpop.s | 0 sim/testsuite/{sim => }/sh/resbank.s | 0 sim/testsuite/{sim => }/sh/sett.s | 0 sim/testsuite/{sim => }/sh/shll.s | 0 sim/testsuite/{sim => }/sh/shll16.s | 0 sim/testsuite/{sim => }/sh/shll2.s | 0 sim/testsuite/{sim => }/sh/shll8.s | 0 sim/testsuite/{sim => }/sh/shlr.s | 0 sim/testsuite/{sim => }/sh/shlr16.s | 0 sim/testsuite/{sim => }/sh/shlr2.s | 0 sim/testsuite/{sim => }/sh/shlr8.s | 0 sim/testsuite/{sim => }/sh/swap.s | 0 sim/testsuite/{sim => }/sh/testutils.inc | 0 sim/testsuite/sim/bfin/ChangeLog | 370 - sim/testsuite/sim/bfin/s21.s | 298 - sim/testsuite/sim/cris/ChangeLog | 193 - sim/testsuite/sim/cris/c/c.exp | 248 - sim/testsuite/sim/cris/c/readlink4.c | 62 - sim/testsuite/sim/cris/hw/rv-n-cris/rvc.exp | 249 - sim/testsuite/sim/frv/ChangeLog | 76 - sim/testsuite/sim/m32r/ChangeLog | 122 - sim/testsuite/sim/sh64/ChangeLog | 21 - sim/testsuite/sim/sh64/compact.exp | 19 - sim/testsuite/sim/sh64/compact/ChangeLog | 26 - sim/testsuite/sim/sh64/compact/add.cgs | 55 - sim/testsuite/sim/sh64/compact/addc.cgs | 90 - sim/testsuite/sim/sh64/compact/addi.cgs | 46 - sim/testsuite/sim/sh64/compact/addv.cgs | 48 - sim/testsuite/sim/sh64/compact/and.cgs | 33 - sim/testsuite/sim/sh64/compact/andb.cgs | 24 - sim/testsuite/sim/sh64/compact/andi.cgs | 43 - sim/testsuite/sim/sh64/compact/bf.cgs | 24 - sim/testsuite/sim/sh64/compact/bfs.cgs | 28 - sim/testsuite/sim/sh64/compact/bra.cgs | 23 - sim/testsuite/sim/sh64/compact/braf.cgs | 24 - sim/testsuite/sim/sh64/compact/brk.cgs | 18 - sim/testsuite/sim/sh64/compact/bsr.cgs | 21 - sim/testsuite/sim/sh64/compact/bsrf.cgs | 22 - sim/testsuite/sim/sh64/compact/bt.cgs | 24 - sim/testsuite/sim/sh64/compact/bts.cgs | 28 - sim/testsuite/sim/sh64/compact/clrmac.cgs | 13 - sim/testsuite/sim/sh64/compact/clrs.cgs | 14 - sim/testsuite/sim/sh64/compact/clrt.cgs | 16 - sim/testsuite/sim/sh64/compact/cmpeq.cgs | 52 - sim/testsuite/sim/sh64/compact/cmpeqi.cgs | 39 - sim/testsuite/sim/sh64/compact/cmpge.cgs | 69 - sim/testsuite/sim/sh64/compact/cmpgt.cgs | 69 - sim/testsuite/sim/sh64/compact/cmphi.cgs | 68 - sim/testsuite/sim/sh64/compact/cmphs.cgs | 59 - sim/testsuite/sim/sh64/compact/cmppl.cgs | 37 - sim/testsuite/sim/sh64/compact/cmppz.cgs | 37 - sim/testsuite/sim/sh64/compact/cmpstr.cgs | 148 - sim/testsuite/sim/sh64/compact/div0s.cgs | 52 - sim/testsuite/sim/sh64/compact/div0u.cgs | 21 - sim/testsuite/sim/sh64/compact/div1.cgs | 52 - sim/testsuite/sim/sh64/compact/dmulsl.cgs | 115 - sim/testsuite/sim/sh64/compact/dmulul.cgs | 53 - sim/testsuite/sim/sh64/compact/dt.cgs | 42 - sim/testsuite/sim/sh64/compact/extsb.cgs | 29 - sim/testsuite/sim/sh64/compact/extsw.cgs | 32 - sim/testsuite/sim/sh64/compact/extub.cgs | 31 - sim/testsuite/sim/sh64/compact/extuw.cgs | 31 - sim/testsuite/sim/sh64/compact/fabs.cgs | 88 - sim/testsuite/sim/sh64/compact/fadd.cgs | 31 - sim/testsuite/sim/sh64/compact/fcmpeq.cgs | 88 - sim/testsuite/sim/sh64/compact/fcmpgt.cgs | 95 - sim/testsuite/sim/sh64/compact/fcnvds.cgs | 13 - sim/testsuite/sim/sh64/compact/fcnvsd.cgs | 27 - sim/testsuite/sim/sh64/compact/fdiv.cgs | 83 - sim/testsuite/sim/sh64/compact/fipr.cgs | 44 - sim/testsuite/sim/sh64/compact/fldi0.cgs | 17 - sim/testsuite/sim/sh64/compact/fldi1.cgs | 17 - sim/testsuite/sim/sh64/compact/flds.cgs | 26 - sim/testsuite/sim/sh64/compact/float.cgs | 80 - sim/testsuite/sim/sh64/compact/fmac.cgs | 78 - sim/testsuite/sim/sh64/compact/fmov.cgs | 273 - sim/testsuite/sim/sh64/compact/fmul.cgs | 121 - sim/testsuite/sim/sh64/compact/fneg.cgs | 83 - sim/testsuite/sim/sh64/compact/frchg.cgs | 13 - sim/testsuite/sim/sh64/compact/fschg.cgs | 13 - sim/testsuite/sim/sh64/compact/fsqrt.cgs | 93 - sim/testsuite/sim/sh64/compact/fsts.cgs | 11 - sim/testsuite/sim/sh64/compact/fsub.cgs | 120 - sim/testsuite/sim/sh64/compact/ftrc.cgs | 132 - sim/testsuite/sim/sh64/compact/ftrv.cgs | 74 - sim/testsuite/sim/sh64/compact/jmp.cgs | 29 - sim/testsuite/sim/sh64/compact/jsr.cgs | 29 - sim/testsuite/sim/sh64/compact/ldc-gbr.cgs | 22 - sim/testsuite/sim/sh64/compact/ldcl-gbr.cgs | 28 - sim/testsuite/sim/sh64/compact/lds-fpscr.cgs | 22 - sim/testsuite/sim/sh64/compact/lds-fpul.cgs | 17 - sim/testsuite/sim/sh64/compact/lds-mach.cgs | 23 - sim/testsuite/sim/sh64/compact/lds-macl.cgs | 23 - sim/testsuite/sim/sh64/compact/lds-pr.cgs | 23 - sim/testsuite/sim/sh64/compact/ldsl-fpscr.cgs | 43 - sim/testsuite/sim/sh64/compact/ldsl-fpul.cgs | 27 - sim/testsuite/sim/sh64/compact/ldsl-mach.cgs | 26 - sim/testsuite/sim/sh64/compact/ldsl-macl.cgs | 26 - sim/testsuite/sim/sh64/compact/ldsl-pr.cgs | 28 - sim/testsuite/sim/sh64/compact/macl.cgs | 76 - sim/testsuite/sim/sh64/compact/macw.cgs | 70 - sim/testsuite/sim/sh64/compact/mov.cgs | 40 - sim/testsuite/sim/sh64/compact/mova.cgs | 29 - sim/testsuite/sim/sh64/compact/movb1.cgs | 27 - sim/testsuite/sim/sh64/compact/movb10.cgs | 25 - sim/testsuite/sim/sh64/compact/movb2.cgs | 34 - sim/testsuite/sim/sh64/compact/movb3.cgs | 30 - sim/testsuite/sim/sh64/compact/movb4.cgs | 28 - sim/testsuite/sim/sh64/compact/movb5.cgs | 25 - sim/testsuite/sim/sh64/compact/movb6.cgs | 26 - sim/testsuite/sim/sh64/compact/movb7.cgs | 35 - sim/testsuite/sim/sh64/compact/movb8.cgs | 27 - sim/testsuite/sim/sh64/compact/movb9.cgs | 27 - sim/testsuite/sim/sh64/compact/movcal.cgs | 28 - sim/testsuite/sim/sh64/compact/movi.cgs | 39 - sim/testsuite/sim/sh64/compact/movl1.cgs | 31 - sim/testsuite/sim/sh64/compact/movl10.cgs | 34 - sim/testsuite/sim/sh64/compact/movl11.cgs | 32 - sim/testsuite/sim/sh64/compact/movl2.cgs | 43 - sim/testsuite/sim/sh64/compact/movl3.cgs | 36 - sim/testsuite/sim/sh64/compact/movl4.cgs | 38 - sim/testsuite/sim/sh64/compact/movl5.cgs | 37 - sim/testsuite/sim/sh64/compact/movl6.cgs | 25 - sim/testsuite/sim/sh64/compact/movl7.cgs | 37 - sim/testsuite/sim/sh64/compact/movl8.cgs | 24 - sim/testsuite/sim/sh64/compact/movl9.cgs | 24 - sim/testsuite/sim/sh64/compact/movt.cgs | 28 - sim/testsuite/sim/sh64/compact/movw1.cgs | 29 - sim/testsuite/sim/sh64/compact/movw10.cgs | 32 - sim/testsuite/sim/sh64/compact/movw11.cgs | 35 - sim/testsuite/sim/sh64/compact/movw2.cgs | 36 - sim/testsuite/sim/sh64/compact/movw3.cgs | 31 - sim/testsuite/sim/sh64/compact/movw4.cgs | 31 - sim/testsuite/sim/sh64/compact/movw5.cgs | 32 - sim/testsuite/sim/sh64/compact/movw6.cgs | 30 - sim/testsuite/sim/sh64/compact/movw7.cgs | 36 - sim/testsuite/sim/sh64/compact/movw8.cgs | 31 - sim/testsuite/sim/sh64/compact/movw9.cgs | 33 - sim/testsuite/sim/sh64/compact/mull.cgs | 64 - sim/testsuite/sim/sh64/compact/mulsw.cgs | 91 - sim/testsuite/sim/sh64/compact/muluw.cgs | 96 - sim/testsuite/sim/sh64/compact/neg.cgs | 55 - sim/testsuite/sim/sh64/compact/negc.cgs | 66 - sim/testsuite/sim/sh64/compact/nop.cgs | 13 - sim/testsuite/sim/sh64/compact/not.cgs | 47 - sim/testsuite/sim/sh64/compact/ocbi.cgs | 14 - sim/testsuite/sim/sh64/compact/ocbp.cgs | 15 - sim/testsuite/sim/sh64/compact/ocbwb.cgs | 15 - sim/testsuite/sim/sh64/compact/or.cgs | 43 - sim/testsuite/sim/sh64/compact/orb.cgs | 24 - sim/testsuite/sim/sh64/compact/ori.cgs | 40 - sim/testsuite/sim/sh64/compact/pref.cgs | 15 - sim/testsuite/sim/sh64/compact/rotcl.cgs | 121 - sim/testsuite/sim/sh64/compact/rotcr.cgs | 103 - sim/testsuite/sim/sh64/compact/rotl.cgs | 62 - sim/testsuite/sim/sh64/compact/rotr.cgs | 55 - sim/testsuite/sim/sh64/compact/rts.cgs | 24 - sim/testsuite/sim/sh64/compact/sets.cgs | 13 - sim/testsuite/sim/sh64/compact/sett.cgs | 16 - sim/testsuite/sim/sh64/compact/shad.cgs | 58 - sim/testsuite/sim/sh64/compact/shal.cgs | 57 - sim/testsuite/sim/sh64/compact/shar.cgs | 40 - sim/testsuite/sim/sh64/compact/shld.cgs | 48 - sim/testsuite/sim/sh64/compact/shll.cgs | 57 - sim/testsuite/sim/sh64/compact/shll16.cgs | 44 - sim/testsuite/sim/sh64/compact/shll2.cgs | 40 - sim/testsuite/sim/sh64/compact/shll8.cgs | 38 - sim/testsuite/sim/sh64/compact/shlr.cgs | 33 - sim/testsuite/sim/sh64/compact/shlr16.cgs | 14 - sim/testsuite/sim/sh64/compact/shlr2.cgs | 14 - sim/testsuite/sim/sh64/compact/shlr8.cgs | 14 - sim/testsuite/sim/sh64/compact/stc-gbr.cgs | 21 - sim/testsuite/sim/sh64/compact/stcl-gbr.cgs | 27 - sim/testsuite/sim/sh64/compact/sts-fpscr.cgs | 23 - sim/testsuite/sim/sh64/compact/sts-fpul.cgs | 14 - sim/testsuite/sim/sh64/compact/sts-mach.cgs | 22 - sim/testsuite/sim/sh64/compact/sts-macl.cgs | 21 - sim/testsuite/sim/sh64/compact/sts-pr.cgs | 22 - sim/testsuite/sim/sh64/compact/stsl-fpscr.cgs | 28 - sim/testsuite/sim/sh64/compact/stsl-fpul.cgs | 27 - sim/testsuite/sim/sh64/compact/stsl-mach.cgs | 42 - sim/testsuite/sim/sh64/compact/stsl-macl.cgs | 42 - sim/testsuite/sim/sh64/compact/stsl-pr.cgs | 42 - sim/testsuite/sim/sh64/compact/sub.cgs | 68 - sim/testsuite/sim/sh64/compact/subc.cgs | 109 - sim/testsuite/sim/sh64/compact/subv.cgs | 55 - sim/testsuite/sim/sh64/compact/swapb.cgs | 44 - sim/testsuite/sim/sh64/compact/swapw.cgs | 43 - sim/testsuite/sim/sh64/compact/tasb.cgs | 26 - sim/testsuite/sim/sh64/compact/testutils.inc | 49 - sim/testsuite/sim/sh64/compact/trapa.cgs | 13 - sim/testsuite/sim/sh64/compact/tst.cgs | 62 - sim/testsuite/sim/sh64/compact/tstb.cgs | 30 - sim/testsuite/sim/sh64/compact/tsti.cgs | 32 - sim/testsuite/sim/sh64/compact/xor.cgs | 70 - sim/testsuite/sim/sh64/compact/xorb.cgs | 24 - sim/testsuite/sim/sh64/compact/xori.cgs | 50 - sim/testsuite/sim/sh64/compact/xtrct.cgs | 46 - sim/testsuite/sim/sh64/interwork.exp | 20 - sim/testsuite/sim/sh64/media.exp | 19 - sim/testsuite/sim/sh64/media/ChangeLog | 102 - sim/testsuite/sim/sh64/media/add.cgs | 47 - sim/testsuite/sim/sh64/media/addi.cgs | 37 - sim/testsuite/sim/sh64/media/addil.cgs | 49 - sim/testsuite/sim/sh64/media/addl.cgs | 61 - sim/testsuite/sim/sh64/media/addzl.cgs | 39 - sim/testsuite/sim/sh64/media/alloco.cgs | 10 - sim/testsuite/sim/sh64/media/and.cgs | 68 - sim/testsuite/sim/sh64/media/andc.cgs | 50 - sim/testsuite/sim/sh64/media/andi.cgs | 46 - sim/testsuite/sim/sh64/media/beq.cgs | 52 - sim/testsuite/sim/sh64/media/beqi.cgs | 40 - sim/testsuite/sim/sh64/media/bge.cgs | 40 - sim/testsuite/sim/sh64/media/bgeu.cgs | 47 - sim/testsuite/sim/sh64/media/bgt.cgs | 32 - sim/testsuite/sim/sh64/media/bgtu.cgs | 36 - sim/testsuite/sim/sh64/media/blink.cgs | 17 - sim/testsuite/sim/sh64/media/bne.cgs | 23 - sim/testsuite/sim/sh64/media/bnei.cgs | 23 - sim/testsuite/sim/sh64/media/brk.cgs | 11 - sim/testsuite/sim/sh64/media/byterev.cgs | 67 - sim/testsuite/sim/sh64/media/cmpeq.cgs | 42 - sim/testsuite/sim/sh64/media/cmpgt.cgs | 43 - sim/testsuite/sim/sh64/media/cmpgtu.cgs | 43 - sim/testsuite/sim/sh64/media/cmveq.cgs | 32 - sim/testsuite/sim/sh64/media/cmvne.cgs | 32 - sim/testsuite/sim/sh64/media/fabsd.cgs | 39 - sim/testsuite/sim/sh64/media/fabss.cgs | 39 - sim/testsuite/sim/sh64/media/faddd.cgs | 33 - sim/testsuite/sim/sh64/media/fadds.cgs | 34 - sim/testsuite/sim/sh64/media/fcmpeqd.cgs | 36 - sim/testsuite/sim/sh64/media/fcmpeqs.cgs | 36 - sim/testsuite/sim/sh64/media/fcmpged.cgs | 46 - sim/testsuite/sim/sh64/media/fcmpges.cgs | 46 - sim/testsuite/sim/sh64/media/fcmpgtd.cgs | 36 - sim/testsuite/sim/sh64/media/fcmpgts.cgs | 36 - sim/testsuite/sim/sh64/media/fcmpund.cgs | 26 - sim/testsuite/sim/sh64/media/fcmpuns.cgs | 26 - sim/testsuite/sim/sh64/media/fcnvds.cgs | 27 - sim/testsuite/sim/sh64/media/fcnvsd.cgs | 27 - sim/testsuite/sim/sh64/media/fdivd.cgs | 39 - sim/testsuite/sim/sh64/media/fdivs.cgs | 39 - sim/testsuite/sim/sh64/media/fgetscr.cgs | 14 - sim/testsuite/sim/sh64/media/fiprs.cgs | 42 - sim/testsuite/sim/sh64/media/fldd.cgs | 13 - sim/testsuite/sim/sh64/media/fldp.cgs | 16 - sim/testsuite/sim/sh64/media/flds.cgs | 13 - sim/testsuite/sim/sh64/media/fldxd.cgs | 16 - sim/testsuite/sim/sh64/media/fldxp.cgs | 22 - sim/testsuite/sim/sh64/media/fldxs.cgs | 16 - sim/testsuite/sim/sh64/media/floatld.cgs | 12 - sim/testsuite/sim/sh64/media/floatls.cgs | 12 - sim/testsuite/sim/sh64/media/floatqd.cgs | 12 - sim/testsuite/sim/sh64/media/floatqs.cgs | 12 - sim/testsuite/sim/sh64/media/fmacs.cgs | 39 - sim/testsuite/sim/sh64/media/fmovd.cgs | 24 - sim/testsuite/sim/sh64/media/fmovdq.cgs | 23 - sim/testsuite/sim/sh64/media/fmovls.cgs | 26 - sim/testsuite/sim/sh64/media/fmovqd.cgs | 22 - sim/testsuite/sim/sh64/media/fmovs.cgs | 24 - sim/testsuite/sim/sh64/media/fmovsl.cgs | 21 - sim/testsuite/sim/sh64/media/fmuld.cgs | 30 - sim/testsuite/sim/sh64/media/fmuls.cgs | 31 - sim/testsuite/sim/sh64/media/fnegd.cgs | 35 - sim/testsuite/sim/sh64/media/fnegs.cgs | 35 - sim/testsuite/sim/sh64/media/fputscr.cgs | 14 - sim/testsuite/sim/sh64/media/fsqrtd.cgs | 27 - sim/testsuite/sim/sh64/media/fsqrts.cgs | 27 - sim/testsuite/sim/sh64/media/fstd.cgs | 34 - sim/testsuite/sim/sh64/media/fstp.cgs | 14 - sim/testsuite/sim/sh64/media/fsts.cgs | 34 - sim/testsuite/sim/sh64/media/fstxd.cgs | 31 - sim/testsuite/sim/sh64/media/fstxp.cgs | 14 - sim/testsuite/sim/sh64/media/fstxs.cgs | 30 - sim/testsuite/sim/sh64/media/fsubd.cgs | 36 - sim/testsuite/sim/sh64/media/fsubs.cgs | 36 - sim/testsuite/sim/sh64/media/ftrcdl.cgs | 26 - sim/testsuite/sim/sh64/media/ftrcdq.cgs | 24 - sim/testsuite/sim/sh64/media/ftrcsl.cgs | 26 - sim/testsuite/sim/sh64/media/ftrcsq.cgs | 25 - sim/testsuite/sim/sh64/media/ftrvs.cgs | 67 - sim/testsuite/sim/sh64/media/getcfg.cgs | 10 - sim/testsuite/sim/sh64/media/getcon.cgs | 29 - sim/testsuite/sim/sh64/media/gettr.cgs | 48 - sim/testsuite/sim/sh64/media/icbi.cgs | 10 - sim/testsuite/sim/sh64/media/ldb.cgs | 21 - sim/testsuite/sim/sh64/media/ldhil.cgs | 14 - sim/testsuite/sim/sh64/media/ldhiq.cgs | 14 - sim/testsuite/sim/sh64/media/ldl.cgs | 21 - sim/testsuite/sim/sh64/media/ldlol.cgs | 14 - sim/testsuite/sim/sh64/media/ldloq.cgs | 14 - sim/testsuite/sim/sh64/media/ldq.cgs | 21 - sim/testsuite/sim/sh64/media/ldub.cgs | 22 - sim/testsuite/sim/sh64/media/lduw.cgs | 22 - sim/testsuite/sim/sh64/media/ldw.cgs | 21 - sim/testsuite/sim/sh64/media/ldxb.cgs | 28 - sim/testsuite/sim/sh64/media/ldxl.cgs | 28 - sim/testsuite/sim/sh64/media/ldxq.cgs | 28 - sim/testsuite/sim/sh64/media/ldxub.cgs | 28 - sim/testsuite/sim/sh64/media/ldxuw.cgs | 29 - sim/testsuite/sim/sh64/media/ldxw.cgs | 29 - sim/testsuite/sim/sh64/media/mabsl.cgs | 39 - sim/testsuite/sim/sh64/media/mabsw.cgs | 38 - sim/testsuite/sim/sh64/media/maddl.cgs | 29 - sim/testsuite/sim/sh64/media/maddsl.cgs | 14 - sim/testsuite/sim/sh64/media/maddsub.cgs | 14 - sim/testsuite/sim/sh64/media/maddsw.cgs | 14 - sim/testsuite/sim/sh64/media/maddw.cgs | 29 - sim/testsuite/sim/sh64/media/mcmpeqb.cgs | 14 - sim/testsuite/sim/sh64/media/mcmpeql.cgs | 14 - sim/testsuite/sim/sh64/media/mcmpeqw.cgs | 14 - sim/testsuite/sim/sh64/media/mcmpgtl.cgs | 14 - sim/testsuite/sim/sh64/media/mcmpgtub.cgs | 14 - sim/testsuite/sim/sh64/media/mcmpgtw.cgs | 14 - sim/testsuite/sim/sh64/media/mcmv.cgs | 14 - sim/testsuite/sim/sh64/media/mcnvslw.cgs | 14 - sim/testsuite/sim/sh64/media/mcnvswb.cgs | 14 - sim/testsuite/sim/sh64/media/mcnvswub.cgs | 14 - sim/testsuite/sim/sh64/media/mextr1.cgs | 67 - sim/testsuite/sim/sh64/media/mextr2.cgs | 67 - sim/testsuite/sim/sh64/media/mextr3.cgs | 67 - sim/testsuite/sim/sh64/media/mextr4.cgs | 67 - sim/testsuite/sim/sh64/media/mextr5.cgs | 67 - sim/testsuite/sim/sh64/media/mextr6.cgs | 67 - sim/testsuite/sim/sh64/media/mextr7.cgs | 67 - sim/testsuite/sim/sh64/media/mmacfxwl.cgs | 14 - sim/testsuite/sim/sh64/media/mmacnfx-wl.cgs | 14 - sim/testsuite/sim/sh64/media/mmulfxl.cgs | 14 - sim/testsuite/sim/sh64/media/mmulfxrpw.cgs | 14 - sim/testsuite/sim/sh64/media/mmulfxw.cgs | 14 - sim/testsuite/sim/sh64/media/mmulhiwl.cgs | 14 - sim/testsuite/sim/sh64/media/mmull.cgs | 14 - sim/testsuite/sim/sh64/media/mmullowl.cgs | 14 - sim/testsuite/sim/sh64/media/mmulsumwq.cgs | 14 - sim/testsuite/sim/sh64/media/mmulw.cgs | 14 - sim/testsuite/sim/sh64/media/movi.cgs | 29 - sim/testsuite/sim/sh64/media/mpermw.cgs | 51 - sim/testsuite/sim/sh64/media/msadubq.cgs | 14 - sim/testsuite/sim/sh64/media/mshaldsl.cgs | 14 - sim/testsuite/sim/sh64/media/mshaldsw.cgs | 14 - sim/testsuite/sim/sh64/media/mshardl.cgs | 14 - sim/testsuite/sim/sh64/media/mshardsq.cgs | 14 - sim/testsuite/sim/sh64/media/mshardw.cgs | 14 - sim/testsuite/sim/sh64/media/mshfhib.cgs | 14 - sim/testsuite/sim/sh64/media/mshfhil.cgs | 14 - sim/testsuite/sim/sh64/media/mshfhiw.cgs | 14 - sim/testsuite/sim/sh64/media/mshflob.cgs | 14 - sim/testsuite/sim/sh64/media/mshflol.cgs | 14 - sim/testsuite/sim/sh64/media/mshflow.cgs | 14 - sim/testsuite/sim/sh64/media/mshlldl.cgs | 14 - sim/testsuite/sim/sh64/media/mshlldw.cgs | 14 - sim/testsuite/sim/sh64/media/mshlrdl.cgs | 14 - sim/testsuite/sim/sh64/media/mshlrdw.cgs | 14 - sim/testsuite/sim/sh64/media/msubl.cgs | 14 - sim/testsuite/sim/sh64/media/msubsl.cgs | 14 - sim/testsuite/sim/sh64/media/msubsub.cgs | 14 - sim/testsuite/sim/sh64/media/msubsw.cgs | 14 - sim/testsuite/sim/sh64/media/msubw.cgs | 14 - sim/testsuite/sim/sh64/media/mulsl.cgs | 54 - sim/testsuite/sim/sh64/media/mulul.cgs | 54 - sim/testsuite/sim/sh64/media/nop.cgs | 10 - sim/testsuite/sim/sh64/media/nsb.cgs | 66 - sim/testsuite/sim/sh64/media/ocbi.cgs | 10 - sim/testsuite/sim/sh64/media/ocbp.cgs | 10 - sim/testsuite/sim/sh64/media/ocbwb.cgs | 10 - sim/testsuite/sim/sh64/media/or.cgs | 44 - sim/testsuite/sim/sh64/media/ori.cgs | 41 - sim/testsuite/sim/sh64/media/prefi.cgs | 10 - sim/testsuite/sim/sh64/media/pta.cgs | 26 - sim/testsuite/sim/sh64/media/ptabs.cgs | 25 - sim/testsuite/sim/sh64/media/ptb.cgs | 29 - sim/testsuite/sim/sh64/media/ptrel.cgs | 22 - sim/testsuite/sim/sh64/media/putcfg.cgs | 10 - sim/testsuite/sim/sh64/media/putcon.cgs | 30 - sim/testsuite/sim/sh64/media/rte.cgs | 11 - sim/testsuite/sim/sh64/media/shard.cgs | 30 - sim/testsuite/sim/sh64/media/shardl.cgs | 45 - sim/testsuite/sim/sh64/media/shari.cgs | 28 - sim/testsuite/sim/sh64/media/sharil.cgs | 45 - sim/testsuite/sim/sh64/media/shlld.cgs | 36 - sim/testsuite/sim/sh64/media/shlldl.cgs | 34 - sim/testsuite/sim/sh64/media/shlli.cgs | 30 - sim/testsuite/sim/sh64/media/shllil.cgs | 14 - sim/testsuite/sim/sh64/media/shlrd.cgs | 30 - sim/testsuite/sim/sh64/media/shlrdl.cgs | 37 - sim/testsuite/sim/sh64/media/shlri.cgs | 28 - sim/testsuite/sim/sh64/media/shlril.cgs | 14 - sim/testsuite/sim/sh64/media/shori.cgs | 35 - sim/testsuite/sim/sh64/media/sleep.cgs | 10 - sim/testsuite/sim/sh64/media/stb.cgs | 26 - sim/testsuite/sim/sh64/media/sthil.cgs | 55 - sim/testsuite/sim/sh64/media/sthiq.cgs | 79 - sim/testsuite/sim/sh64/media/stl.cgs | 26 - sim/testsuite/sim/sh64/media/stlol.cgs | 14 - sim/testsuite/sim/sh64/media/stloq.cgs | 14 - sim/testsuite/sim/sh64/media/stq.cgs | 26 - sim/testsuite/sim/sh64/media/stw.cgs | 26 - sim/testsuite/sim/sh64/media/stxb.cgs | 29 - sim/testsuite/sim/sh64/media/stxl.cgs | 29 - sim/testsuite/sim/sh64/media/stxq.cgs | 29 - sim/testsuite/sim/sh64/media/stxw.cgs | 29 - sim/testsuite/sim/sh64/media/sub.cgs | 42 - sim/testsuite/sim/sh64/media/subl.cgs | 38 - sim/testsuite/sim/sh64/media/swapq.cgs | 36 - sim/testsuite/sim/sh64/media/synci.cgs | 10 - sim/testsuite/sim/sh64/media/synco.cgs | 10 - sim/testsuite/sim/sh64/media/testutils.inc | 51 - sim/testsuite/sim/sh64/media/trapa.cgs | 11 - sim/testsuite/sim/sh64/media/xor.cgs | 54 - sim/testsuite/sim/sh64/media/xori.cgs | 48 - sim/testsuite/sim/sh64/misc/fr-dr.s | 22 - sim/testsuite/{sim => }/v850/ChangeLog | 0 sim/testsuite/{sim => }/v850/allinsns.exp | 0 sim/testsuite/{sim => }/v850/bsh.cgs | 0 sim/testsuite/{sim => }/v850/div.cgs | 0 sim/testsuite/{sim => }/v850/divh.cgs | 0 sim/testsuite/{sim => }/v850/divh_3.cgs | 0 sim/testsuite/{sim => }/v850/divhu.cgs | 0 sim/testsuite/{sim => }/v850/divu.cgs | 0 sim/testsuite/{sim => }/v850/sar.cgs | 0 sim/testsuite/{sim => }/v850/satadd.cgs | 0 sim/testsuite/{sim => }/v850/satsub.cgs | 0 sim/testsuite/{sim => }/v850/satsubi.cgs | 0 sim/testsuite/{sim => }/v850/satsubr.cgs | 0 sim/testsuite/{sim => }/v850/shl.cgs | 0 sim/testsuite/{sim => }/v850/shr.cgs | 0 sim/testsuite/{sim => }/v850/testutils.cgs | 0 sim/testsuite/{sim => }/v850/testutils.inc | 0 sim/v850/ChangeLog | 19 + sim/v850/config.in | 6 - sim/v850/configure | 121 +- sim/v850/configure.ac | 2 +- sim/v850/interp.c | 9 - sim/v850/simops.c | 11 - src-release.sh | 68 +- zlib/ChangeLog.bin-gdb | 9 + zlib/configure | 35 +- 3913 files changed, 53798 insertions(+), 138530 deletions(-) create mode 100644 config/jobserver.m4 delete mode 100644 gas/testsuite/gas/aarch64/csre-invalid.d delete mode 100644 gas/testsuite/gas/aarch64/csre-invalid.s delete mode 100644 gas/testsuite/gas/aarch64/csre.d delete mode 100644 gas/testsuite/gas/aarch64/csre_csr-invalid.d delete mode 100644 gas/testsuite/gas/aarch64/csre_csr-invalid.l delete mode 100644 gas/testsuite/gas/aarch64/csre_csr-invalid.s delete mode 100644 gas/testsuite/gas/aarch64/csre_csr.d delete mode 100644 gas/testsuite/gas/aarch64/csre_csr.s create mode 100644 gas/testsuite/gas/i386/no-got.d create mode 100644 gas/testsuite/gas/i386/no-got.s create mode 100644 gas/testsuite/gas/i386/pr27198.d create mode 100644 gas/testsuite/gas/i386/pr27198.err create mode 100644 gas/testsuite/gas/i386/pr27198.s create mode 100644 gas/testsuite/gas/i386/x86-64-no-got.d create mode 100644 gas/testsuite/gas/i386/x86-64-no-got.s create mode 100644 gas/testsuite/gas/ppc/rop-checks.d create mode 100644 gas/testsuite/gas/ppc/rop-checks.l create mode 100644 gas/testsuite/gas/ppc/rop-checks.s create mode 100644 gas/testsuite/gas/ppc/rop.d create mode 100644 gas/testsuite/gas/ppc/rop.s create mode 100644 gdb/testsuite/gdb.server/stop-reply-no-thread-multi.c create mode 100644 gdb/testsuite/gdb.server/stop-reply-no-thread-multi.exp create mode 100644 ld/emulparams/x86-report-relative.sh create mode 100644 ld/testsuite/ld-i386/pr27193.dd create mode 100644 ld/testsuite/ld-i386/pr27193a.o.bz2 create mode 100644 ld/testsuite/ld-i386/pr27193b.s create mode 100644 ld/testsuite/ld-i386/report-reloc-1.d create mode 100644 ld/testsuite/ld-i386/report-reloc-1.l create mode 100644 ld/testsuite/ld-i386/report-reloc-1.s create mode 100644 ld/testsuite/ld-x86-64/lam-u48.rd create mode 100644 ld/testsuite/ld-x86-64/lam-u57.rd create mode 100644 ld/testsuite/ld-x86-64/pe-x86-64-5.obj.bz2 create mode 100644 ld/testsuite/ld-x86-64/pe-x86-64-5.od create mode 100644 ld/testsuite/ld-x86-64/pe-x86-64-5.rd create mode 100644 ld/testsuite/ld-x86-64/report-reloc-1-x32.d create mode 100644 ld/testsuite/ld-x86-64/report-reloc-1.d create mode 100644 ld/testsuite/ld-x86-64/report-reloc-1.l create mode 100644 ld/testsuite/ld-x86-64/report-reloc-1.s delete mode 100644 sim/common/Makefile.in delete mode 100755 sim/common/configure delete mode 100644 sim/common/configure.ac delete mode 100755 sim/common/gentvals.sh delete mode 100644 sim/sh64/ChangeLog delete mode 100644 sim/sh64/Makefile.in delete mode 100644 sim/sh64/aclocal.m4 delete mode 100644 sim/sh64/arch.c delete mode 100644 sim/sh64/arch.h delete mode 100644 sim/sh64/config.in delete mode 100755 sim/sh64/configure delete mode 100644 sim/sh64/configure.ac delete mode 100644 sim/sh64/cpu.c delete mode 100644 sim/sh64/cpu.h delete mode 100644 sim/sh64/cpuall.h delete mode 100644 sim/sh64/decode-compact.c delete mode 100644 sim/sh64/decode-compact.h delete mode 100644 sim/sh64/decode-media.c delete mode 100644 sim/sh64/decode-media.h delete mode 100644 sim/sh64/decode.h delete mode 100644 sim/sh64/defs-compact.h delete mode 100644 sim/sh64/defs-media.h delete mode 100644 sim/sh64/eng-compact.h delete mode 100644 sim/sh64/eng-media.h delete mode 100644 sim/sh64/eng.h delete mode 100644 sim/sh64/mloop-compact.c delete mode 100644 sim/sh64/mloop-media.c delete mode 100644 sim/sh64/sem-compact-switch.c delete mode 100644 sim/sh64/sem-compact.c delete mode 100644 sim/sh64/sem-media-switch.c delete mode 100644 sim/sh64/sem-media.c delete mode 100644 sim/sh64/sh-desc.c delete mode 100644 sim/sh64/sh-desc.h delete mode 100644 sim/sh64/sh-opc.h delete mode 100644 sim/sh64/sh64-sim.h delete mode 100644 sim/sh64/sh64.c delete mode 100644 sim/sh64/sim-if.c delete mode 100644 sim/sh64/sim-main.h rename sim/testsuite/{sim => }/aarch64/ChangeLog (100%) rename sim/testsuite/{sim => }/aarch64/adds.s (100%) rename sim/testsuite/{sim => }/aarch64/addv.s (100%) rename sim/testsuite/{sim => }/aarch64/allinsn.exp (100%) rename sim/testsuite/{sim => }/aarch64/bit.s (100%) rename sim/testsuite/{sim => }/aarch64/cmtst.s (100%) rename sim/testsuite/{sim => }/aarch64/cnt.s (100%) rename sim/testsuite/{sim => }/aarch64/fcmXX.s (100%) rename sim/testsuite/{sim => }/aarch64/fcmp.s (100%) rename sim/testsuite/{sim => }/aarch64/fcsel.s (100%) rename sim/testsuite/{sim => }/aarch64/fcvtl.s (100%) rename sim/testsuite/{sim => }/aarch64/fcvtz.s (100%) rename sim/testsuite/{sim => }/aarch64/fminnm.s (100%) rename sim/testsuite/{sim => }/aarch64/fstur.s (100%) rename sim/testsuite/{sim => }/aarch64/ldn_multiple.s (100%) rename sim/testsuite/{sim => }/aarch64/ldn_single.s (100%) rename sim/testsuite/{sim => }/aarch64/ldnr.s (100%) rename sim/testsuite/{sim => }/aarch64/mla.s (100%) rename sim/testsuite/{sim => }/aarch64/mls.s (100%) rename sim/testsuite/{sim => }/aarch64/mul.s (100%) rename sim/testsuite/{sim => }/aarch64/pass.s (100%) rename sim/testsuite/{sim => }/aarch64/stn_multiple.s (100%) rename sim/testsuite/{sim => }/aarch64/stn_single.s (100%) rename sim/testsuite/{sim => }/aarch64/sumov.s (100%) rename sim/testsuite/{sim => }/aarch64/sumulh.s (100%) rename sim/testsuite/{sim => }/aarch64/tbnz.s (100%) rename sim/testsuite/{sim => }/aarch64/testutils.inc (100%) rename sim/testsuite/{sim => }/aarch64/uzp.s (100%) rename sim/testsuite/{sim => }/aarch64/xtl.s (100%) rename sim/testsuite/{sim => }/aarch64/xtn.s (100%) rename sim/testsuite/{sim => }/arm/ChangeLog (100%) rename sim/testsuite/{sim => }/arm/adc.cgs (100%) rename sim/testsuite/{sim => }/arm/add.cgs (100%) rename sim/testsuite/{sim => }/arm/allinsn.exp (100%) rename sim/testsuite/{sim => }/arm/and.cgs (100%) rename sim/testsuite/{sim => }/arm/b.cgs (100%) rename sim/testsuite/{sim => }/arm/bic.cgs (100%) rename sim/testsuite/{sim => }/arm/bl.cgs (100%) rename sim/testsuite/{sim => }/arm/bx.cgs (100%) rename sim/testsuite/{sim => }/arm/cmn.cgs (100%) rename sim/testsuite/{sim => }/arm/cmp.cgs (100%) rename sim/testsuite/{sim => }/arm/eor.cgs (100%) rename sim/testsuite/{sim => }/arm/hello.ms (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/iwmmxt.exp (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/tbcst.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/testutils.inc (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/textrm.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/tinsr.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/tmia.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/tmiaph.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/tmiaxy.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/tmovmsk.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wacc.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wadd.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/waligni.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/walignr.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wand.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wandn.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wavg2.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wcmpeq.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wcmpgt.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wmac.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wmadd.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wmax.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wmin.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wmov.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wmul.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wor.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wpack.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wror.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wsad.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wshufh.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wsll.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wsra.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wsrl.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wsub.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wunpckeh.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wunpckel.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wunpckih.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wunpckil.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wxor.cgs (100%) rename sim/testsuite/{sim => }/arm/iwmmxt/wzero.cgs (100%) rename sim/testsuite/{sim => }/arm/ldm.cgs (100%) rename sim/testsuite/{sim => }/arm/ldr.cgs (100%) rename sim/testsuite/{sim => }/arm/ldrb.cgs (100%) rename sim/testsuite/{sim => }/arm/ldrh.cgs (100%) rename sim/testsuite/{sim => }/arm/ldrsb.cgs (100%) rename sim/testsuite/{sim => }/arm/ldrsh.cgs (100%) rename sim/testsuite/{sim => }/arm/misaligned1.ms (100%) rename sim/testsuite/{sim => }/arm/misaligned2.ms (100%) rename sim/testsuite/{sim => }/arm/misaligned3.ms (100%) rename sim/testsuite/{sim => }/arm/misc.exp (100%) rename sim/testsuite/{sim => }/arm/mla.cgs (100%) rename sim/testsuite/{sim => }/arm/mov.cgs (100%) rename sim/testsuite/{sim => }/arm/movw-movt.ms (100%) rename sim/testsuite/{sim => }/arm/mrs.cgs (100%) rename sim/testsuite/{sim => }/arm/msr.cgs (100%) rename sim/testsuite/{sim => }/arm/mul.cgs (100%) rename sim/testsuite/{sim => }/arm/mvn.cgs (100%) rename sim/testsuite/{sim => }/arm/orr.cgs (100%) rename sim/testsuite/{sim => }/arm/rsb.cgs (100%) rename sim/testsuite/{sim => }/arm/rsc.cgs (100%) rename sim/testsuite/{sim => }/arm/sbc.cgs (100%) rename sim/testsuite/{sim => }/arm/smlal.cgs (100%) rename sim/testsuite/{sim => }/arm/smull.cgs (100%) rename sim/testsuite/{sim => }/arm/stm.cgs (100%) rename sim/testsuite/{sim => }/arm/str.cgs (100%) rename sim/testsuite/{sim => }/arm/strb.cgs (100%) rename sim/testsuite/{sim => }/arm/strh.cgs (100%) rename sim/testsuite/{sim => }/arm/sub.cgs (100%) rename sim/testsuite/{sim => }/arm/swi.cgs (100%) rename sim/testsuite/{sim => }/arm/swp.cgs (100%) rename sim/testsuite/{sim => }/arm/swpb.cgs (100%) rename sim/testsuite/{sim => }/arm/teq.cgs (100%) rename sim/testsuite/{sim => }/arm/testutils.inc (100%) rename sim/testsuite/{sim => }/arm/thumb/adc.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/add-hd-hs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/add-hd-rs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/add-rd-hs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/add-sp.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/add.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/addi.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/addi8.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/allthumb.exp (100%) rename sim/testsuite/{sim => }/arm/thumb/and.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/asr.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/b.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bcc.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bcs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/beq.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bge.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bgt.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bhi.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bic.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bl-hi.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bl-lo.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ble.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bls.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/blt.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bmi.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bne.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bpl.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bvc.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bvs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bx-hs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/bx-rs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/cmn.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/cmp-hd-hs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/cmp-hd-rs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/cmp-rd-hs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/cmp.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/eor.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/lda-pc.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/lda-sp.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ldmia.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ldr-imm.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ldr-pc.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ldr-sprel.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ldr.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ldrb-imm.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ldrb.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ldrh-imm.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ldrh.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ldsb.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ldsh.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/lsl.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/lsr.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/mov-hd-hs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/mov-hd-rs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/mov-rd-hs.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/mov.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/mul.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/mvn.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/neg.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/orr.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/pop-pc.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/pop.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/push-lr.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/push.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/ror.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/sbc.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/stmia.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/str-imm.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/str-sprel.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/str.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/strb-imm.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/strb.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/strh-imm.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/strh.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/sub-sp.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/sub.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/subi.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/subi8.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/swi.cgs (100%) rename sim/testsuite/{sim => }/arm/thumb/testutils.inc (100%) rename sim/testsuite/{sim => }/arm/thumb/tst.cgs (100%) rename sim/testsuite/{sim => }/arm/tst.cgs (100%) rename sim/testsuite/{sim => }/arm/umlal.cgs (100%) rename sim/testsuite/{sim => }/arm/umull.cgs (100%) rename sim/testsuite/{sim => }/arm/xscale/blx.cgs (100%) rename sim/testsuite/{sim => }/arm/xscale/mia.cgs (100%) rename sim/testsuite/{sim => }/arm/xscale/miaph.cgs (100%) rename sim/testsuite/{sim => }/arm/xscale/miaxy.cgs (100%) rename sim/testsuite/{sim => }/arm/xscale/mra.cgs (100%) rename sim/testsuite/{sim => }/arm/xscale/testutils.inc (100%) rename sim/testsuite/{sim => }/arm/xscale/xscale.exp (100%) rename sim/testsuite/{sim => }/avr/ChangeLog (100%) rename sim/testsuite/{sim => }/avr/allinsn.exp (100%) rename sim/testsuite/{sim => }/avr/pass.s (100%) rename sim/testsuite/{sim => }/avr/testutils.inc (100%) rename sim/testsuite/{sim => }/bfin/.gitignore (100%) rename sim/testsuite/{sim => }/bfin/10272_small.s (100%) rename sim/testsuite/{sim => }/bfin/10436.s (100%) rename sim/testsuite/{sim => }/bfin/10622.s (100%) rename sim/testsuite/{sim => }/bfin/10742.s (100%) rename sim/testsuite/{sim => }/bfin/10799.s (100%) rename sim/testsuite/{sim => }/bfin/11080.s (100%) rename sim/testsuite/{sim => }/bfin/7641.s (100%) create mode 100644 sim/testsuite/bfin/ChangeLog rename sim/testsuite/{sim => }/bfin/PN_generator.s (100%) rename sim/testsuite/{sim => }/bfin/a0.s (100%) rename sim/testsuite/{sim => }/bfin/a0shift.S (100%) rename sim/testsuite/{sim => }/bfin/a1.s (100%) rename sim/testsuite/{sim => }/bfin/a10.s (100%) rename sim/testsuite/{sim => }/bfin/a11.S (100%) rename sim/testsuite/{sim => }/bfin/a12.s (100%) rename sim/testsuite/{sim => }/bfin/a2.s (100%) rename sim/testsuite/{sim => }/bfin/a20.S (100%) rename sim/testsuite/{sim => }/bfin/a21.s (100%) rename sim/testsuite/{sim => }/bfin/a22.s (100%) rename sim/testsuite/{sim => }/bfin/a23.s (100%) rename sim/testsuite/{sim => }/bfin/a24.s (100%) rename sim/testsuite/{sim => }/bfin/a25.s (100%) rename sim/testsuite/{sim => }/bfin/a26.s (100%) rename sim/testsuite/{sim => }/bfin/a3.s (100%) rename sim/testsuite/{sim => }/bfin/a30.s (100%) rename sim/testsuite/{sim => }/bfin/a4.s (100%) rename sim/testsuite/{sim => }/bfin/a5.s (100%) rename sim/testsuite/{sim => }/bfin/a6.s (100%) rename sim/testsuite/{sim => }/bfin/a7.s (100%) rename sim/testsuite/{sim => }/bfin/a8.s (100%) rename sim/testsuite/{sim => }/bfin/a9.s (100%) rename sim/testsuite/{sim => }/bfin/abs-2.S (100%) rename sim/testsuite/{sim => }/bfin/abs-3.S (100%) rename sim/testsuite/{sim => }/bfin/abs-4.S (100%) rename sim/testsuite/{sim => }/bfin/abs.S (100%) rename sim/testsuite/{sim => }/bfin/abs_acc.s (100%) rename sim/testsuite/{sim => }/bfin/acc-rot.s (100%) rename sim/testsuite/{sim => }/bfin/acp5_19.s (100%) rename sim/testsuite/{sim => }/bfin/acp5_4.s (100%) rename sim/testsuite/{sim => }/bfin/add_imm7.s (100%) rename sim/testsuite/{sim => }/bfin/add_shift.S (100%) rename sim/testsuite/{sim => }/bfin/add_sub_acc.s (100%) rename sim/testsuite/{sim => }/bfin/addsub_flags.S (100%) rename sim/testsuite/{sim => }/bfin/algnbug1.s (100%) rename sim/testsuite/{sim => }/bfin/algnbug2.s (100%) rename sim/testsuite/{sim => }/bfin/allinsn.exp (100%) rename sim/testsuite/{sim => }/bfin/argc.c (100%) rename sim/testsuite/{sim => }/bfin/ashift.s (100%) rename sim/testsuite/{sim => }/bfin/ashift_flags.s (100%) rename sim/testsuite/{sim => }/bfin/ashift_left.s (100%) rename sim/testsuite/{sim => }/bfin/b0.S (100%) rename sim/testsuite/{sim => }/bfin/b1.s (100%) rename sim/testsuite/{sim => }/bfin/b2.S (100%) rename sim/testsuite/{sim => }/bfin/brcc.s (100%) rename sim/testsuite/{sim => }/bfin/brevadd.s (100%) rename sim/testsuite/{sim => }/bfin/byteop16m.s (100%) rename sim/testsuite/{sim => }/bfin/byteop16p.s (100%) rename sim/testsuite/{sim => }/bfin/byteop1p.s (100%) rename sim/testsuite/{sim => }/bfin/byteop2p.s (100%) rename sim/testsuite/{sim => }/bfin/byteop3p.s (100%) rename sim/testsuite/{sim => }/bfin/byteunpack.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_arith_r_sft.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_conv_b.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_conv_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_conv_mix.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_conv_neg.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_conv_toggle.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_conv_xb.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_conv_xh.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_divq.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_divs.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_log_l_sft.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_log_r_sft.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_shadd_1.s (100%) rename sim/testsuite/{sim => }/bfin/c_alu2op_shadd_2.s (100%) rename sim/testsuite/{sim => }/bfin/c_br_preg_killed_ac.s (100%) rename sim/testsuite/{sim => }/bfin/c_br_preg_killed_ex1.s (100%) rename sim/testsuite/{sim => }/bfin/c_br_preg_stall_ac.s (100%) rename sim/testsuite/{sim => }/bfin/c_br_preg_stall_ex1.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_bp1.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_bp2.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_bp3.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_bp4.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_brf_bp.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_brf_brt_bp.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_brf_brt_nbp.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_brf_fbkwd.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_brf_nbp.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_brt_bp.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_brt_nbp.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_kills_dhits.s (100%) rename sim/testsuite/{sim => }/bfin/c_brcc_kills_dmiss.s (100%) rename sim/testsuite/{sim => }/bfin/c_cactrl_iflush_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_cactrl_iflush_pr_pp.s (100%) rename sim/testsuite/{sim => }/bfin/c_calla_ljump.s (100%) rename sim/testsuite/{sim => }/bfin/c_calla_subr.s (100%) rename sim/testsuite/{sim => }/bfin/c_cc2dreg.s (100%) rename sim/testsuite/{sim => }/bfin/c_cc2stat_cc_ac.S (100%) rename sim/testsuite/{sim => }/bfin/c_cc2stat_cc_an.s (100%) rename sim/testsuite/{sim => }/bfin/c_cc2stat_cc_aq.s (100%) rename sim/testsuite/{sim => }/bfin/c_cc2stat_cc_av0.S (100%) rename sim/testsuite/{sim => }/bfin/c_cc2stat_cc_av1.S (100%) rename sim/testsuite/{sim => }/bfin/c_cc2stat_cc_az.s (100%) rename sim/testsuite/{sim => }/bfin/c_cc_flag_ccmv_depend.S (100%) rename sim/testsuite/{sim => }/bfin/c_cc_flagdreg_mvbrsft.s (100%) rename sim/testsuite/{sim => }/bfin/c_cc_flagdreg_mvbrsft_s1.s (100%) rename sim/testsuite/{sim => }/bfin/c_cc_flagdreg_mvbrsft_sn.s (100%) rename sim/testsuite/{sim => }/bfin/c_cc_regmvlogi_mvbrsft.s (100%) rename sim/testsuite/{sim => }/bfin/c_cc_regmvlogi_mvbrsft_s1.s (100%) rename sim/testsuite/{sim => }/bfin/c_cc_regmvlogi_mvbrsft_sn.S (100%) rename sim/testsuite/{sim => }/bfin/c_ccflag_a0a1.S (100%) rename sim/testsuite/{sim => }/bfin/c_ccflag_dr_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccflag_dr_dr_uu.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccflag_dr_imm3.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccflag_dr_imm3_uu.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccflag_pr_imm3.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccflag_pr_imm3_uu.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccflag_pr_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccflag_pr_pr_uu.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccmv_cc_dr_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccmv_cc_dr_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccmv_cc_pr_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccmv_ncc_dr_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccmv_ncc_dr_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ccmv_ncc_pr_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_comp3op_dr_and_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_comp3op_dr_minus_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_comp3op_dr_mix.s (100%) rename sim/testsuite/{sim => }/bfin/c_comp3op_dr_or_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_comp3op_dr_plus_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_comp3op_dr_xor_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_comp3op_pr_plus_pr_sh1.s (100%) rename sim/testsuite/{sim => }/bfin/c_comp3op_pr_plus_pr_sh2.s (100%) rename sim/testsuite/{sim => }/bfin/c_compi2opd_dr_add_i7_n.s (100%) rename sim/testsuite/{sim => }/bfin/c_compi2opd_dr_add_i7_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_compi2opd_dr_eq_i7_n.s (100%) rename sim/testsuite/{sim => }/bfin/c_compi2opd_dr_eq_i7_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_compi2opd_flags.S (100%) rename sim/testsuite/{sim => }/bfin/c_compi2opd_flags_2.S (100%) rename sim/testsuite/{sim => }/bfin/c_compi2opp_pr_add_i7_n.s (100%) rename sim/testsuite/{sim => }/bfin/c_compi2opp_pr_add_i7_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_compi2opp_pr_eq_i7_n.s (100%) rename sim/testsuite/{sim => }/bfin/c_compi2opp_pr_eq_i7_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_dagmodik_lnz_imgebl.s (100%) rename sim/testsuite/{sim => }/bfin/c_dagmodik_lnz_imltbl.s (100%) rename sim/testsuite/{sim => }/bfin/c_dagmodik_lz_inc_dec.s (100%) rename sim/testsuite/{sim => }/bfin/c_dagmodim_lnz_imgebl.s (100%) rename sim/testsuite/{sim => }/bfin/c_dagmodim_lnz_imltbl.s (100%) rename sim/testsuite/{sim => }/bfin/c_dagmodim_lz_inc_dec.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_a0_pm_a1.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_a0a1s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_a_abs_a.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_a_neg_a.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_aa_absabs.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_aa_negneg.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_abs.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_absabs.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_alhwx.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_awx.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_byteop1ew.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_byteop2.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_byteop3.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_bytepack.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_byteunpack.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_disalnexcpt.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_max.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_maxmax.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_min.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_minmin.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_mix.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_r_lh_a0pa1.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_r_negneg.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rh_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rh_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rh_rnd12_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rh_rnd12_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rh_rnd20_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rh_rnd20_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rl_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rl_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rl_rnd12_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rl_rnd12_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rl_rnd20_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rl_rnd20_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rlh_rnd.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rm.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rmm.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rmp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rpm.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rpp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rr_lph_a1a0.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rrpm.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rrpm_aa.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rrpmmp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rrpmmp_sft.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rrpmmp_sft_x.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rrppmm.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rrppmm_sft.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_rrppmm_sft_x.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_saa.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_sat_aa.S (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_search.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32alu_sgn.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_a1a0.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_a1a0_iuw32.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_a1a0_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_ih.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_is.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_iu.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_t.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_tu.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a0_u.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_ih.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_is.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_iu.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_t.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_tu.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1_u.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1a0.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1a0_iutsh.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_dr_a1a0_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_mix.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a0.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a0_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a0_is.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a0_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a0_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a0_u.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1_is.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1_u.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1a0.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1a0_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1a0_is.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1a0_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1a0_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_a1a0_u.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mac_pair_mix.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_ih.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_is.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_iu.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_m_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_m_iutsh.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_m_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_m_t.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_m_u.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_mix.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_t.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_tu.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_dr_u.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_pair.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_is.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_m.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_m_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_m_is.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_m_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_m_u.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32mult_pair_u.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_a0alr.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_af.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_af_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_ahalf_ln.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_ahalf_ln_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_ahalf_lp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_ahalf_lp_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_ahalf_rn.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_ahalf_rn_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_ahalf_rp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_ahalf_rp_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_ahh.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_ahh_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_align16.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_align24.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_align8.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_amix.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_bitmux.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_bxor.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_expadj_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_expadj_l.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_expadj_r.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_expexp_r.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_fdepx.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_fextx.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_lf.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_lhalf_ln.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_lhalf_lp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_lhalf_rn.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_lhalf_rp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_lhh.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_lmix.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_ones.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_pack.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_rot.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_rot_mix.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_signbits_r.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_signbits_rh.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_signbits_rl.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_vmax.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shift_vmaxvmax.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_a0alr.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_af.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_af_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_ahalf_ln.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_ahalf_ln_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_ahalf_lp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_ahalf_lp_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_ahalf_rn.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_ahalf_rn_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_ahalf_rp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_ahalf_rp_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_ahh.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_ahh_s.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_amix.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_lf.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_lhalf_ln.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_lhalf_lp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_lhalf_rn.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_lhalf_rp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_lhh.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_lmix.s (100%) rename sim/testsuite/{sim => }/bfin/c_dsp32shiftim_rot.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_ld_dr_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_ld_dr_ipp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_ld_dr_ippm.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_ld_drhi_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_ld_drhi_ipp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_ld_drlo_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_ld_drlo_ipp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_st_dr_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_st_dr_ipp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_st_dr_ippm.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_st_drhi_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_st_drhi_ipp.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_st_drlo_i.s (100%) rename sim/testsuite/{sim => }/bfin/c_dspldst_st_drlo_ipp.s (100%) rename sim/testsuite/{sim => }/bfin/c_except_illopcode.S (100%) rename sim/testsuite/{sim => }/bfin/c_except_sys_sstep.S (100%) rename sim/testsuite/{sim => }/bfin/c_except_user_mode.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_disable.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_disable_enable.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_excpt.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_loopsetup_stld.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_nested.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_nmi.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_pending.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_pending_2.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_timer.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_timer_reload.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_timer_tcount.S (100%) rename sim/testsuite/{sim => }/bfin/c_interr_timer_tscale.S (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_dreg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_drhi.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_drlo.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_h_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_h_ibml.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_h_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_l_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_l_ibml.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_l_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_lz_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_lz_ibml.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_lz_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_lzhi_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_lzhi_ibml.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_lzhi_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldimmhalf_pibml.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_b.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_mm.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_mm_b.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_mm_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_mm_xb.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_mm_xh.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_pp.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_pp_b.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_pp_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_pp_xb.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_pp_xh.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_ppmm_hbx.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_xb.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_d_p_xh.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_p_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_p_p_mm.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_ld_p_p_pp.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_d.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_b.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_mm.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_mm_b.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_mm_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_pp.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_pp_b.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_d_pp_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_p.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_p_mm.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldst_st_p_p_pp.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_dr_b.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_dr_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_dr_xb.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_dr_xh.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_dreg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstidxl_ld_preg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstidxl_st_dr_b.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstidxl_st_dr_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstidxl_st_dreg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstidxl_st_preg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstii_ld_dr_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstii_ld_dr_xh.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstii_ld_dreg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstii_ld_preg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstii_st_dr_h.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstii_st_dreg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstii_st_preg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstiifp_ld_dreg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstiifp_ld_preg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstiifp_st_dreg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstiifp_st_preg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstpmod_ld_dr_hi.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstpmod_ld_dr_lo.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstpmod_ld_dreg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstpmod_ld_h_xh.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstpmod_ld_lohi.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstpmod_st_dr_hi.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstpmod_st_dr_lo.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstpmod_st_dreg.s (100%) rename sim/testsuite/{sim => }/bfin/c_ldstpmod_st_lohi.s (100%) rename sim/testsuite/{sim => }/bfin/c_linkage.s (100%) rename sim/testsuite/{sim => }/bfin/c_logi2op_alshft_mix.s (100%) rename sim/testsuite/{sim => }/bfin/c_logi2op_arith_shft.s (100%) rename sim/testsuite/{sim => }/bfin/c_logi2op_bitclr.s (100%) rename sim/testsuite/{sim => }/bfin/c_logi2op_bitset.s (100%) rename sim/testsuite/{sim => }/bfin/c_logi2op_bittgl.s (100%) rename sim/testsuite/{sim => }/bfin/c_logi2op_bittst.s (100%) rename sim/testsuite/{sim => }/bfin/c_logi2op_log_l_shft.s (100%) rename sim/testsuite/{sim => }/bfin/c_logi2op_log_l_shft_astat.S (100%) rename sim/testsuite/{sim => }/bfin/c_logi2op_log_r_shft.s (100%) rename sim/testsuite/{sim => }/bfin/c_logi2op_log_r_shft_astat.S (100%) rename sim/testsuite/{sim => }/bfin/c_logi2op_nbittst.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_nested.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_nested_bot.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_nested_prelc.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_nested_top.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_overlap.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_preg_div2_lc0.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_preg_div2_lc1.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_preg_lc0.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_preg_lc1.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_preg_stld.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_prelc.s (100%) rename sim/testsuite/{sim => }/bfin/c_loopsetup_topbotcntr.s (100%) rename sim/testsuite/{sim => }/bfin/c_mmr_interr_ctl.s (100%) rename sim/testsuite/{sim => }/bfin/c_mmr_loop.S (100%) rename sim/testsuite/{sim => }/bfin/c_mmr_loop_user_except.S (100%) rename sim/testsuite/{sim => }/bfin/c_mmr_ppop_illegal_adr.S (100%) rename sim/testsuite/{sim => }/bfin/c_mmr_ppopm_illegal_adr.S (100%) rename sim/testsuite/{sim => }/bfin/c_mmr_timer.S (100%) rename sim/testsuite/{sim => }/bfin/c_mode_supervisor.S (100%) rename sim/testsuite/{sim => }/bfin/c_mode_user.S (100%) rename sim/testsuite/{sim => }/bfin/c_mode_user_superivsor.S (100%) rename sim/testsuite/{sim => }/bfin/c_multi_issue_dsp_ld_ld.s (100%) rename sim/testsuite/{sim => }/bfin/c_multi_issue_dsp_ldst_1.s (100%) rename sim/testsuite/{sim => }/bfin/c_multi_issue_dsp_ldst_2.s (100%) rename sim/testsuite/{sim => }/bfin/c_progctrl_call_pcpr.s (100%) rename sim/testsuite/{sim => }/bfin/c_progctrl_call_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_progctrl_clisti_interr.S (100%) rename sim/testsuite/{sim => }/bfin/c_progctrl_csync_mmr.S (100%) rename sim/testsuite/{sim => }/bfin/c_progctrl_except_rtx.S (100%) rename sim/testsuite/{sim => }/bfin/c_progctrl_excpt.S (100%) rename sim/testsuite/{sim => }/bfin/c_progctrl_jump_pcpr.s (100%) rename sim/testsuite/{sim => }/bfin/c_progctrl_jump_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_progctrl_nop.s (100%) rename sim/testsuite/{sim => }/bfin/c_progctrl_raise_rt_i_n.S (100%) rename sim/testsuite/{sim => }/bfin/c_progctrl_rts.s (100%) rename sim/testsuite/{sim => }/bfin/c_ptr2op_pr_neg_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_ptr2op_pr_sft_2_1.s (100%) rename sim/testsuite/{sim => }/bfin/c_ptr2op_pr_shadd_1_2.s (100%) rename sim/testsuite/{sim => }/bfin/c_pushpopmultiple_dp.s (100%) rename sim/testsuite/{sim => }/bfin/c_pushpopmultiple_dp_pair.s (100%) rename sim/testsuite/{sim => }/bfin/c_pushpopmultiple_dreg.s (100%) rename sim/testsuite/{sim => }/bfin/c_pushpopmultiple_preg.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_acc_acc.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_dag_lz_dep.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_dr_acc_acc.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_dr_dep_nostall.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_dr_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_dr_imlb.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_dr_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_imlb_dep_nostall.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_imlb_dep_stall.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_imlb_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_imlb_imlb.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_imlb_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_pr_dep_nostall.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_pr_dep_stall.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_pr_dr.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_pr_imlb.s (100%) rename sim/testsuite/{sim => }/bfin/c_regmv_pr_pr.s (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ac_raise_mv.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ac_raise_mv_ppop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ac_regmv_pushpop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_dec_raise_pushpop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex1_brcc_mv_pop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex1_call_mv_pop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex1_j_mv_pop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex1_raise_brcc_mv_pop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex1_raise_call_mv_pop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex1_raise_j_mv_pop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex2_brcc_mp_mv_pop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex2_mmr_mvpop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex2_mmrj_mvpop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex2_raise_mmr_mvpop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex2_raise_mmrj_mvpop.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex3_ls_brcc_mvp.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex3_ls_mmr_mvp.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex3_ls_mmrj_mvp.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_wb_cs_lsmmrj_mvp.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_wb_rti_lsmmrj_mvp.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_wb_rtn_lsmmrj_mvp.S (100%) rename sim/testsuite/{sim => }/bfin/c_seq_wb_rtx_lsmmrj_mvp.S (100%) rename sim/testsuite/{sim => }/bfin/c_ujump.s (100%) rename sim/testsuite/{sim => }/bfin/cc-alu.S (100%) rename sim/testsuite/{sim => }/bfin/cc-astat-bits.s (100%) rename sim/testsuite/{sim => }/bfin/cc0.s (100%) rename sim/testsuite/{sim => }/bfin/cc1.s (100%) rename sim/testsuite/{sim => }/bfin/cc5.S (100%) rename sim/testsuite/{sim => }/bfin/cec-exact-exception.S (100%) rename sim/testsuite/{sim => }/bfin/cec-ifetch.S (100%) rename sim/testsuite/{sim => }/bfin/cec-multi-pending.S (100%) rename sim/testsuite/{sim => }/bfin/cec-no-snen-reti.S (100%) rename sim/testsuite/{sim => }/bfin/cec-non-operating-env.s (100%) rename sim/testsuite/{sim => }/bfin/cec-raise-reti.S (100%) rename sim/testsuite/{sim => }/bfin/cec-snen-reti.S (100%) rename sim/testsuite/{sim => }/bfin/cec-syscfg-ssstep.S (100%) rename sim/testsuite/{sim => }/bfin/cec-system-call.S (100%) rename sim/testsuite/{sim => }/bfin/cir.s (100%) rename sim/testsuite/{sim => }/bfin/cir1.s (100%) rename sim/testsuite/{sim => }/bfin/cli-sti.s (100%) rename sim/testsuite/{sim => }/bfin/cmpacc.s (100%) rename sim/testsuite/{sim => }/bfin/cmpdreg.S (100%) rename sim/testsuite/{sim => }/bfin/compare.s (100%) rename sim/testsuite/{sim => }/bfin/conv_enc_gen.s (100%) rename sim/testsuite/{sim => }/bfin/cycles.s (100%) rename sim/testsuite/{sim => }/bfin/d0.s (100%) rename sim/testsuite/{sim => }/bfin/d1.s (100%) rename sim/testsuite/{sim => }/bfin/d2.s (100%) rename sim/testsuite/{sim => }/bfin/dbg_brprd_ntkn_src_kill.S (100%) rename sim/testsuite/{sim => }/bfin/dbg_brtkn_nprd_src_kill.S (100%) rename sim/testsuite/{sim => }/bfin/dbg_jmp_src_kill.S (100%) rename sim/testsuite/{sim => }/bfin/dbg_tr_basic.S (100%) rename sim/testsuite/{sim => }/bfin/dbg_tr_simplejp.S (100%) rename sim/testsuite/{sim => }/bfin/dbg_tr_tbuf0.S (100%) rename sim/testsuite/{sim => }/bfin/dbg_tr_umode.S (100%) rename sim/testsuite/{sim => }/bfin/disalnexcpt_implicit.S (100%) rename sim/testsuite/{sim => }/bfin/div0.s (100%) rename sim/testsuite/{sim => }/bfin/divq.s (100%) rename sim/testsuite/{sim => }/bfin/dotproduct.s (100%) rename sim/testsuite/{sim => }/bfin/dotproduct2.s (100%) rename sim/testsuite/{sim => }/bfin/double_prec_mult.s (100%) rename sim/testsuite/{sim => }/bfin/dsp_a4.s (100%) rename sim/testsuite/{sim => }/bfin/dsp_a7.s (100%) rename sim/testsuite/{sim => }/bfin/dsp_a8.s (100%) rename sim/testsuite/{sim => }/bfin/dsp_d0.s (100%) rename sim/testsuite/{sim => }/bfin/dsp_d1.s (100%) rename sim/testsuite/{sim => }/bfin/dsp_neg.S (100%) rename sim/testsuite/{sim => }/bfin/dsp_s1.s (100%) rename sim/testsuite/{sim => }/bfin/e0.s (100%) rename sim/testsuite/{sim => }/bfin/edn_snafu.s (100%) rename sim/testsuite/{sim => }/bfin/eu_dsp32mac_s.s (100%) rename sim/testsuite/{sim => }/bfin/events.s (100%) rename sim/testsuite/{sim => }/bfin/f221.s (100%) rename sim/testsuite/{sim => }/bfin/fact.s (100%) rename sim/testsuite/{sim => }/bfin/fir.s (100%) rename sim/testsuite/{sim => }/bfin/fsm.s (100%) rename sim/testsuite/{sim => }/bfin/greg2.s (100%) rename sim/testsuite/{sim => }/bfin/hwloop-bits.S (100%) rename sim/testsuite/{sim => }/bfin/hwloop-branch-in.s (100%) rename sim/testsuite/{sim => }/bfin/hwloop-branch-out.s (100%) rename sim/testsuite/{sim => }/bfin/hwloop-lt-bits.s (100%) rename sim/testsuite/{sim => }/bfin/hwloop-nested.s (100%) rename sim/testsuite/{sim => }/bfin/i0.s (100%) rename sim/testsuite/{sim => }/bfin/iir.s (100%) rename sim/testsuite/{sim => }/bfin/issue103.s (100%) rename sim/testsuite/{sim => }/bfin/issue109.s (100%) rename sim/testsuite/{sim => }/bfin/issue112.s (100%) rename sim/testsuite/{sim => }/bfin/issue113.s (100%) rename sim/testsuite/{sim => }/bfin/issue117.s (100%) rename sim/testsuite/{sim => }/bfin/issue118.s (100%) rename sim/testsuite/{sim => }/bfin/issue119.s (100%) rename sim/testsuite/{sim => }/bfin/issue121.s (100%) rename sim/testsuite/{sim => }/bfin/issue123.s (100%) rename sim/testsuite/{sim => }/bfin/issue124.s (100%) rename sim/testsuite/{sim => }/bfin/issue125.s (100%) rename sim/testsuite/{sim => }/bfin/issue126.s (100%) rename sim/testsuite/{sim => }/bfin/issue127.s (100%) rename sim/testsuite/{sim => }/bfin/issue129.s (100%) rename sim/testsuite/{sim => }/bfin/issue139.S (100%) rename sim/testsuite/{sim => }/bfin/issue140.S (100%) rename sim/testsuite/{sim => }/bfin/issue142.s (100%) rename sim/testsuite/{sim => }/bfin/issue144.s (100%) rename sim/testsuite/{sim => }/bfin/issue146.S (100%) rename sim/testsuite/{sim => }/bfin/issue175.s (100%) rename sim/testsuite/{sim => }/bfin/issue205.s (100%) rename sim/testsuite/{sim => }/bfin/issue257.s (100%) rename sim/testsuite/{sim => }/bfin/issue272.S (100%) rename sim/testsuite/{sim => }/bfin/issue83.s (100%) rename sim/testsuite/{sim => }/bfin/issue89.s (100%) rename sim/testsuite/{sim => }/bfin/l0.s (100%) rename sim/testsuite/{sim => }/bfin/l0shift.s (100%) rename sim/testsuite/{sim => }/bfin/l2_loop.s (100%) rename sim/testsuite/{sim => }/bfin/link-2.s (100%) rename sim/testsuite/{sim => }/bfin/link.s (100%) rename sim/testsuite/{sim => }/bfin/lmu_cplb_multiple0.S (100%) rename sim/testsuite/{sim => }/bfin/lmu_cplb_multiple1.S (100%) rename sim/testsuite/{sim => }/bfin/lmu_excpt_align.S (100%) rename sim/testsuite/{sim => }/bfin/lmu_excpt_default.S (100%) rename sim/testsuite/{sim => }/bfin/lmu_excpt_illaddr.S (100%) rename sim/testsuite/{sim => }/bfin/lmu_excpt_prot0.S (100%) rename sim/testsuite/{sim => }/bfin/lmu_excpt_prot1.S (100%) rename sim/testsuite/{sim => }/bfin/load.s (100%) rename sim/testsuite/{sim => }/bfin/logic.s (100%) rename sim/testsuite/{sim => }/bfin/loop_snafu.s (100%) rename sim/testsuite/{sim => }/bfin/loop_strncpy.s (100%) rename sim/testsuite/{sim => }/bfin/lp0.s (100%) rename sim/testsuite/{sim => }/bfin/lp1.s (100%) rename sim/testsuite/{sim => }/bfin/lsetup.s (100%) rename sim/testsuite/{sim => }/bfin/m0boundary.s (100%) rename sim/testsuite/{sim => }/bfin/m1.S (100%) rename sim/testsuite/{sim => }/bfin/m10.s (100%) rename sim/testsuite/{sim => }/bfin/m11.s (100%) rename sim/testsuite/{sim => }/bfin/m12.s (100%) rename sim/testsuite/{sim => }/bfin/m13.s (100%) rename sim/testsuite/{sim => }/bfin/m14.s (100%) rename sim/testsuite/{sim => }/bfin/m15.s (100%) rename sim/testsuite/{sim => }/bfin/m16.s (100%) rename sim/testsuite/{sim => }/bfin/m17.s (100%) rename sim/testsuite/{sim => }/bfin/m2.s (100%) rename sim/testsuite/{sim => }/bfin/m3.s (100%) rename sim/testsuite/{sim => }/bfin/m4.s (100%) rename sim/testsuite/{sim => }/bfin/m5.s (100%) rename sim/testsuite/{sim => }/bfin/m6.s (100%) rename sim/testsuite/{sim => }/bfin/m7.s (100%) rename sim/testsuite/{sim => }/bfin/m8.s (100%) rename sim/testsuite/{sim => }/bfin/m9.s (100%) rename sim/testsuite/{sim => }/bfin/mac2halfreg.S (100%) rename sim/testsuite/{sim => }/bfin/math.s (100%) rename sim/testsuite/{sim => }/bfin/max_min_flags.s (100%) rename sim/testsuite/{sim => }/bfin/mc_s2.s (100%) rename sim/testsuite/{sim => }/bfin/mdma-32bit-1d-neg-count.c (100%) rename sim/testsuite/{sim => }/bfin/mdma-32bit-1d.c (100%) rename sim/testsuite/{sim => }/bfin/mdma-8bit-1d-neg-count.c (100%) rename sim/testsuite/{sim => }/bfin/mdma-8bit-1d.c (100%) rename sim/testsuite/{sim => }/bfin/mdma-skel.h (100%) rename sim/testsuite/{sim => }/bfin/mem3.s (100%) rename sim/testsuite/{sim => }/bfin/mmr-exception.s (100%) rename sim/testsuite/{sim => }/bfin/move.s (100%) rename sim/testsuite/{sim => }/bfin/msa_acp_5.10.S (100%) rename sim/testsuite/{sim => }/bfin/msa_acp_5.12_1.S (100%) rename sim/testsuite/{sim => }/bfin/msa_acp_5.12_2.S (100%) rename sim/testsuite/{sim => }/bfin/msa_acp_5_10.s (100%) rename sim/testsuite/{sim => }/bfin/mult.s (100%) rename sim/testsuite/{sim => }/bfin/neg-2.S (100%) rename sim/testsuite/{sim => }/bfin/neg-3.S (100%) rename sim/testsuite/{sim => }/bfin/neg.S (100%) rename sim/testsuite/{sim => }/bfin/nshift.s (100%) rename sim/testsuite/{sim => }/bfin/pr.s (100%) rename sim/testsuite/{sim => }/bfin/push-pop-multiple.s (100%) rename sim/testsuite/{sim => }/bfin/push-pop.s (100%) rename sim/testsuite/{sim => }/bfin/pushpopreg_1.s (100%) rename sim/testsuite/{sim => }/bfin/quadaddsub.s (100%) rename sim/testsuite/{sim => }/bfin/random_0001.s (100%) rename sim/testsuite/{sim => }/bfin/random_0002.S (100%) rename sim/testsuite/{sim => }/bfin/random_0003.S (100%) rename sim/testsuite/{sim => }/bfin/random_0004.S (100%) rename sim/testsuite/{sim => }/bfin/random_0005.S (100%) rename sim/testsuite/{sim => }/bfin/random_0006.S (100%) rename sim/testsuite/{sim => }/bfin/random_0007.S (100%) rename sim/testsuite/{sim => }/bfin/random_0008.S (100%) rename sim/testsuite/{sim => }/bfin/random_0009.S (100%) rename sim/testsuite/{sim => }/bfin/random_0010.S (100%) rename sim/testsuite/{sim => }/bfin/random_0011.S (100%) rename sim/testsuite/{sim => }/bfin/random_0012.S (100%) rename sim/testsuite/{sim => }/bfin/random_0013.S (100%) rename sim/testsuite/{sim => }/bfin/random_0014.S (100%) rename sim/testsuite/{sim => }/bfin/random_0015.S (100%) rename sim/testsuite/{sim => }/bfin/random_0016.S (100%) rename sim/testsuite/{sim => }/bfin/random_0017.S (100%) rename sim/testsuite/{sim => }/bfin/random_0018.S (100%) rename sim/testsuite/{sim => }/bfin/random_0019.S (100%) rename sim/testsuite/{sim => }/bfin/random_0020.S (100%) rename sim/testsuite/{sim => }/bfin/random_0021.S (100%) rename sim/testsuite/{sim => }/bfin/random_0022.S (100%) rename sim/testsuite/{sim => }/bfin/random_0023.S (100%) rename sim/testsuite/{sim => }/bfin/random_0024.S (100%) rename sim/testsuite/{sim => }/bfin/random_0025.S (100%) rename sim/testsuite/{sim => }/bfin/random_0026.S (100%) rename sim/testsuite/{sim => }/bfin/random_0027.S (100%) rename sim/testsuite/{sim => }/bfin/random_0028.S (100%) rename sim/testsuite/{sim => }/bfin/random_0029.S (100%) rename sim/testsuite/{sim => }/bfin/random_0030.S (100%) rename sim/testsuite/{sim => }/bfin/random_0031.S (100%) rename sim/testsuite/{sim => }/bfin/random_0032.S (100%) rename sim/testsuite/{sim => }/bfin/random_0033.S (100%) rename sim/testsuite/{sim => }/bfin/random_0034.S (100%) rename sim/testsuite/{sim => }/bfin/random_0035.S (100%) rename sim/testsuite/{sim => }/bfin/random_0036.S (100%) rename sim/testsuite/{sim => }/bfin/random_0037.S (100%) rename sim/testsuite/{sim => }/bfin/run-tests.sh (100%) rename sim/testsuite/{sim => }/bfin/s0.s (100%) rename sim/testsuite/{sim => }/bfin/s1.s (100%) rename sim/testsuite/{sim => }/bfin/s10.s (100%) rename sim/testsuite/{sim => }/bfin/s11.s (100%) rename sim/testsuite/{sim => }/bfin/s12.s (100%) rename sim/testsuite/{sim => }/bfin/s13.s (100%) rename sim/testsuite/{sim => }/bfin/s14.s (100%) rename sim/testsuite/{sim => }/bfin/s15.s (100%) rename sim/testsuite/{sim => }/bfin/s16.s (100%) rename sim/testsuite/{sim => }/bfin/s17.s (100%) rename sim/testsuite/{sim => }/bfin/s18.s (100%) rename sim/testsuite/{sim => }/bfin/s19.s (100%) rename sim/testsuite/{sim => }/bfin/s2.s (100%) rename sim/testsuite/{sim => }/bfin/s20.s (100%) create mode 100644 sim/testsuite/bfin/s21.s rename sim/testsuite/{sim => }/bfin/s3.s (100%) rename sim/testsuite/{sim => }/bfin/s30.s (100%) rename sim/testsuite/{sim => }/bfin/s4.s (100%) rename sim/testsuite/{sim => }/bfin/s5.s (100%) rename sim/testsuite/{sim => }/bfin/s6.s (100%) rename sim/testsuite/{sim => }/bfin/s7.s (100%) rename sim/testsuite/{sim => }/bfin/s8.s (100%) rename sim/testsuite/{sim => }/bfin/s9.s (100%) rename sim/testsuite/{sim => }/bfin/saatest.s (100%) rename sim/testsuite/{sim => }/bfin/se_all16bitopcodes.S (100%) rename sim/testsuite/{sim => }/bfin/se_all32bitopcodes.S (100%) rename sim/testsuite/{sim => }/bfin/se_all32bitopcodes.lds (100%) rename sim/testsuite/{sim => }/bfin/se_all64bitg0opcodes.S (100%) rename sim/testsuite/{sim => }/bfin/se_all64bitg1opcodes.S (100%) rename sim/testsuite/{sim => }/bfin/se_all64bitg2opcodes.S (100%) rename sim/testsuite/{sim => }/bfin/se_allopcodes.h (100%) rename sim/testsuite/{sim => }/bfin/se_brtarget_stall.S (100%) rename sim/testsuite/{sim => }/bfin/se_bug_ui.S (100%) rename sim/testsuite/{sim => }/bfin/se_bug_ui2.S (100%) rename sim/testsuite/{sim => }/bfin/se_bug_ui3.S (100%) rename sim/testsuite/{sim => }/bfin/se_cc2stat_haz.S (100%) rename sim/testsuite/{sim => }/bfin/se_cc_kill.S (100%) rename sim/testsuite/{sim => }/bfin/se_cof.S (100%) rename sim/testsuite/{sim => }/bfin/se_event_quad.S (100%) rename sim/testsuite/{sim => }/bfin/se_excpt_dagprotviol.S (100%) rename sim/testsuite/{sim => }/bfin/se_excpt_ifprotviol.S (100%) rename sim/testsuite/{sim => }/bfin/se_excpt_ssstep.S (100%) rename sim/testsuite/{sim => }/bfin/se_illegalcombination.S (100%) rename sim/testsuite/{sim => }/bfin/se_kill_wbbr.S (100%) rename sim/testsuite/{sim => }/bfin/se_kills2.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_disable.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_kill.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_kill_01.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_kill_dcr.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_kill_dcr_01.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_lr.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_mv2lb_stall.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_mv2lc.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_mv2lc_stall.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_mv2lt_stall.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_nest_ppm.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_nest_ppm_1.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_nest_ppm_2.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_ppm.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_ppm_1.S (100%) rename sim/testsuite/{sim => }/bfin/se_loop_ppm_int.S (100%) rename sim/testsuite/{sim => }/bfin/se_lsetup_kill.S (100%) rename sim/testsuite/{sim => }/bfin/se_misaligned_fetch.S (100%) rename sim/testsuite/{sim => }/bfin/se_more_ret_haz.S (100%) rename sim/testsuite/{sim => }/bfin/se_mv2lp.S (100%) rename sim/testsuite/{sim => }/bfin/se_oneins_zoff.S (100%) rename sim/testsuite/{sim => }/bfin/se_popkill.S (100%) rename sim/testsuite/{sim => }/bfin/se_regmv_usp_sysreg.S (100%) rename sim/testsuite/{sim => }/bfin/se_rets_hazard.s (100%) rename sim/testsuite/{sim => }/bfin/se_rts_rti.S (100%) rename sim/testsuite/{sim => }/bfin/se_ssstep_dagprotviol.S (100%) rename sim/testsuite/{sim => }/bfin/se_ssync.S (100%) rename sim/testsuite/{sim => }/bfin/se_stall_if2.S (100%) rename sim/testsuite/{sim => }/bfin/se_undefinedinstruction1.S (100%) rename sim/testsuite/{sim => }/bfin/se_undefinedinstruction2.S (100%) rename sim/testsuite/{sim => }/bfin/se_undefinedinstruction3.S (100%) rename sim/testsuite/{sim => }/bfin/se_undefinedinstruction4.S (100%) rename sim/testsuite/{sim => }/bfin/se_usermode_protviol.S (100%) rename sim/testsuite/{sim => }/bfin/seqstat.s (100%) rename sim/testsuite/{sim => }/bfin/sign.s (100%) rename sim/testsuite/{sim => }/bfin/simple0.s (100%) rename sim/testsuite/{sim => }/bfin/sri.s (100%) rename sim/testsuite/{sim => }/bfin/stk.s (100%) rename sim/testsuite/{sim => }/bfin/stk2.s (100%) rename sim/testsuite/{sim => }/bfin/stk3.s (100%) rename sim/testsuite/{sim => }/bfin/stk4.s (100%) rename sim/testsuite/{sim => }/bfin/stk5.s (100%) rename sim/testsuite/{sim => }/bfin/stk6.s (100%) rename sim/testsuite/{sim => }/bfin/syscfg.s (100%) rename sim/testsuite/{sim => }/bfin/tar10622.s (100%) rename sim/testsuite/{sim => }/bfin/test-dma.h (100%) rename sim/testsuite/{sim => }/bfin/test.h (100%) rename sim/testsuite/{sim => }/bfin/testset.s (100%) rename sim/testsuite/{sim => }/bfin/testset2.s (100%) rename sim/testsuite/{sim => }/bfin/testutils.inc (100%) rename sim/testsuite/{sim => }/bfin/unlink.S (100%) rename sim/testsuite/{sim => }/bfin/up0.s (100%) rename sim/testsuite/{sim => }/bfin/usp.S (100%) rename sim/testsuite/{sim => }/bfin/vec-abs-2.S (100%) rename sim/testsuite/{sim => }/bfin/vec-abs-3.S (100%) rename sim/testsuite/{sim => }/bfin/vec-abs.S (100%) rename sim/testsuite/{sim => }/bfin/vec-neg-2.S (100%) rename sim/testsuite/{sim => }/bfin/vec-neg-3.S (100%) rename sim/testsuite/{sim => }/bfin/vec-neg.S (100%) rename sim/testsuite/{sim => }/bfin/vecadd.s (100%) rename sim/testsuite/{sim => }/bfin/vit_max.s (100%) rename sim/testsuite/{sim => }/bfin/vit_max2.s (100%) rename sim/testsuite/{sim => }/bfin/viterbi2.s (100%) rename sim/testsuite/{sim => }/bfin/wtf.s (100%) rename sim/testsuite/{sim => }/bfin/x1.s (100%) rename sim/testsuite/{sim => }/bfin/zcall.s (100%) rename sim/testsuite/{sim => }/bfin/zeroflagrnd.s (100%) rename sim/testsuite/{sim => }/bpf/ChangeLog (100%) rename sim/testsuite/{sim => }/bpf/allinsn.exp (100%) rename sim/testsuite/{sim => }/bpf/alu.s (100%) rename sim/testsuite/{sim => }/bpf/alu32.s (100%) rename sim/testsuite/{sim => }/bpf/endbe.s (100%) rename sim/testsuite/{sim => }/bpf/endle.s (100%) rename sim/testsuite/{sim => }/bpf/jmp.s (100%) rename sim/testsuite/{sim => }/bpf/jmp32.s (100%) rename sim/testsuite/{sim => }/bpf/ldabs.s (100%) rename sim/testsuite/{sim => }/bpf/mem.s (100%) rename sim/testsuite/{sim => }/bpf/mov.s (100%) rename sim/testsuite/{sim => }/bpf/testutils.inc (100%) rename sim/testsuite/{sim => }/bpf/xadd.s (100%) delete mode 100755 sim/testsuite/configure delete mode 100644 sim/testsuite/configure.ac rename sim/testsuite/{sim => }/cr16/ChangeLog (100%) rename sim/testsuite/{sim => }/cr16/addb.cgs (100%) rename sim/testsuite/{sim => }/cr16/addd.cgs (100%) rename sim/testsuite/{sim => }/cr16/addi.cgs (100%) rename sim/testsuite/{sim => }/cr16/addw.cgs (100%) rename sim/testsuite/{sim => }/cr16/allinsn.exp (100%) rename sim/testsuite/{sim => }/cr16/andb.cgs (100%) rename sim/testsuite/{sim => }/cr16/andd.cgs (100%) rename sim/testsuite/{sim => }/cr16/andw.cgs (100%) rename sim/testsuite/{sim => }/cr16/ashub.cgs (100%) rename sim/testsuite/{sim => }/cr16/ashub_i.cgs (100%) rename sim/testsuite/{sim => }/cr16/ashud.cgs (100%) rename sim/testsuite/{sim => }/cr16/ashud_i.cgs (100%) rename sim/testsuite/{sim => }/cr16/ashuw.cgs (100%) rename sim/testsuite/{sim => }/cr16/ashuw_i.cgs (100%) rename sim/testsuite/{sim => }/cr16/bal1_24.cgs (100%) rename sim/testsuite/{sim => }/cr16/bal2_24.cgs (100%) rename sim/testsuite/{sim => }/cr16/bcc.cgs (100%) rename sim/testsuite/{sim => }/cr16/bcs.cgs (100%) rename sim/testsuite/{sim => }/cr16/beq.cgs (100%) rename sim/testsuite/{sim => }/cr16/beq0b.cgs (100%) rename sim/testsuite/{sim => }/cr16/beq0w.cgs (100%) rename sim/testsuite/{sim => }/cr16/bge.cgs (100%) rename sim/testsuite/{sim => }/cr16/bgt.cgs (100%) rename sim/testsuite/{sim => }/cr16/bhi.cgs (100%) rename sim/testsuite/{sim => }/cr16/bhs.cgs (100%) rename sim/testsuite/{sim => }/cr16/bht.cgs (100%) rename sim/testsuite/{sim => }/cr16/blo.cgs (100%) rename sim/testsuite/{sim => }/cr16/bls.cgs (100%) rename sim/testsuite/{sim => }/cr16/blt.cgs (100%) rename sim/testsuite/{sim => }/cr16/bne.cgs (100%) rename sim/testsuite/{sim => }/cr16/bne0b.cgs (100%) rename sim/testsuite/{sim => }/cr16/bne0w.cgs (100%) rename sim/testsuite/{sim => }/cr16/br.cgs (100%) rename sim/testsuite/{sim => }/cr16/cbitb.cgs (100%) rename sim/testsuite/{sim => }/cr16/cbitw.cgs (100%) rename sim/testsuite/{sim => }/cr16/cmpb.cgs (100%) rename sim/testsuite/{sim => }/cr16/cmpb_i.cgs (100%) rename sim/testsuite/{sim => }/cr16/cmpd.cgs (100%) rename sim/testsuite/{sim => }/cr16/cmpd_i.cgs (100%) rename sim/testsuite/{sim => }/cr16/cmpi.cgs (100%) rename sim/testsuite/{sim => }/cr16/cmpw.cgs (100%) rename sim/testsuite/{sim => }/cr16/cmpw_i.cgs (100%) rename sim/testsuite/{sim => }/cr16/excp.cgs (100%) rename sim/testsuite/{sim => }/cr16/hello.ms (100%) rename sim/testsuite/{sim => }/cr16/hw-trap.ms (100%) rename sim/testsuite/{sim => }/cr16/jal.cgs (100%) rename sim/testsuite/{sim => }/cr16/jcc.cgs (100%) rename sim/testsuite/{sim => }/cr16/jcs.cgs (100%) rename sim/testsuite/{sim => }/cr16/jeq.cgs (100%) rename sim/testsuite/{sim => }/cr16/jfc.cgs (100%) rename sim/testsuite/{sim => }/cr16/jfs.cgs (100%) rename sim/testsuite/{sim => }/cr16/jge.cgs (100%) rename sim/testsuite/{sim => }/cr16/jgt.cgs (100%) rename sim/testsuite/{sim => }/cr16/jhi.cgs (100%) rename sim/testsuite/{sim => }/cr16/jhs.cgs (100%) rename sim/testsuite/{sim => }/cr16/jlo.cgs (100%) rename sim/testsuite/{sim => }/cr16/jls.cgs (100%) rename sim/testsuite/{sim => }/cr16/jlt.cgs (100%) rename sim/testsuite/{sim => }/cr16/jne.cgs (100%) rename sim/testsuite/{sim => }/cr16/jump.cgs (100%) rename sim/testsuite/{sim => }/cr16/loadb.cgs (100%) rename sim/testsuite/{sim => }/cr16/loadd.cgs (100%) rename sim/testsuite/{sim => }/cr16/loadm.cgs (100%) rename sim/testsuite/{sim => }/cr16/loadmp.cgs (100%) rename sim/testsuite/{sim => }/cr16/loadw.cgs (100%) rename sim/testsuite/{sim => }/cr16/lpr-spr.cgs (100%) rename sim/testsuite/{sim => }/cr16/lprd-sprd.cgs (100%) rename sim/testsuite/{sim => }/cr16/lshb.cgs (100%) rename sim/testsuite/{sim => }/cr16/lshb_i.cgs (100%) rename sim/testsuite/{sim => }/cr16/lshd.cgs (100%) rename sim/testsuite/{sim => }/cr16/lshd_i.cgs (100%) rename sim/testsuite/{sim => }/cr16/lshw.cgs (100%) rename sim/testsuite/{sim => }/cr16/lshw_i.cgs (100%) rename sim/testsuite/{sim => }/cr16/macqw.cgs (100%) rename sim/testsuite/{sim => }/cr16/macsw.cgs (100%) rename sim/testsuite/{sim => }/cr16/macuw.cgs (100%) rename sim/testsuite/{sim => }/cr16/misc.exp (100%) rename sim/testsuite/{sim => }/cr16/movb.cgs (100%) rename sim/testsuite/{sim => }/cr16/movd.cgs (100%) rename sim/testsuite/{sim => }/cr16/movw.cgs (100%) rename sim/testsuite/{sim => }/cr16/movxb.cgs (100%) rename sim/testsuite/{sim => }/cr16/movxw.cgs (100%) rename sim/testsuite/{sim => }/cr16/movzb.cgs (100%) rename sim/testsuite/{sim => }/cr16/movzw.cgs (100%) rename sim/testsuite/{sim => }/cr16/mulb.cgs (100%) rename sim/testsuite/{sim => }/cr16/mulsb.cgs (100%) rename sim/testsuite/{sim => }/cr16/mulsw.cgs (100%) rename sim/testsuite/{sim => }/cr16/muluw.cgs (100%) rename sim/testsuite/{sim => }/cr16/mulw.cgs (100%) rename sim/testsuite/{sim => }/cr16/nop.cgs (100%) rename sim/testsuite/{sim => }/cr16/orb.cgs (100%) rename sim/testsuite/{sim => }/cr16/ord.cgs (100%) rename sim/testsuite/{sim => }/cr16/orw.cgs (100%) rename sim/testsuite/{sim => }/cr16/pop1.cgs (100%) rename sim/testsuite/{sim => }/cr16/pop2.cgs (100%) rename sim/testsuite/{sim => }/cr16/pop3.cgs (100%) rename sim/testsuite/{sim => }/cr16/popret1.cgs (100%) rename sim/testsuite/{sim => }/cr16/popret2.cgs (100%) rename sim/testsuite/{sim => }/cr16/popret3.cgs (100%) rename sim/testsuite/{sim => }/cr16/push1.cgs (100%) rename sim/testsuite/{sim => }/cr16/push2.cgs (100%) rename sim/testsuite/{sim => }/cr16/push3.cgs (100%) rename sim/testsuite/{sim => }/cr16/sbitb.cgs (100%) rename sim/testsuite/{sim => }/cr16/sbitw.cgs (100%) rename sim/testsuite/{sim => }/cr16/scc.cgs (100%) rename sim/testsuite/{sim => }/cr16/scs.cgs (100%) rename sim/testsuite/{sim => }/cr16/seq.cgs (100%) rename sim/testsuite/{sim => }/cr16/sfc.cgs (100%) rename sim/testsuite/{sim => }/cr16/sfs.cgs (100%) rename sim/testsuite/{sim => }/cr16/sge.cgs (100%) rename sim/testsuite/{sim => }/cr16/sgt.cgs (100%) rename sim/testsuite/{sim => }/cr16/shi.cgs (100%) rename sim/testsuite/{sim => }/cr16/shs.cgs (100%) rename sim/testsuite/{sim => }/cr16/slo.cgs (100%) rename sim/testsuite/{sim => }/cr16/sls.cgs (100%) rename sim/testsuite/{sim => }/cr16/slt.cgs (100%) rename sim/testsuite/{sim => }/cr16/sne.cgs (100%) rename sim/testsuite/{sim => }/cr16/storb.cgs (100%) rename sim/testsuite/{sim => }/cr16/stord.cgs (100%) rename sim/testsuite/{sim => }/cr16/storw.cgs (100%) rename sim/testsuite/{sim => }/cr16/subb.cgs (100%) rename sim/testsuite/{sim => }/cr16/subd.cgs (100%) rename sim/testsuite/{sim => }/cr16/subi.cgs (100%) rename sim/testsuite/{sim => }/cr16/subw.cgs (100%) rename sim/testsuite/{sim => }/cr16/tbit.cgs (100%) rename sim/testsuite/{sim => }/cr16/tbitb.cgs (100%) rename sim/testsuite/{sim => }/cr16/tbitw.cgs (100%) rename sim/testsuite/{sim => }/cr16/testutils.inc (100%) rename sim/testsuite/{sim => }/cr16/uread16.ms (100%) rename sim/testsuite/{sim => }/cr16/uread32.ms (100%) rename sim/testsuite/{sim => }/cr16/xorb.cgs (100%) rename sim/testsuite/{sim => }/cr16/xord.cgs (100%) rename sim/testsuite/{sim => }/cr16/xorw.cgs (100%) create mode 100644 sim/testsuite/cris/ChangeLog rename sim/testsuite/{sim => }/cris/asm/abs.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addcpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addcv32c.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addcv32m.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addcv32r.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addi.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addiv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addoc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addom.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addoq.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addq.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addqpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addswpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addxc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addxm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/addxr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/andc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/andm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/andq.ms (100%) rename sim/testsuite/{sim => }/cris/asm/andr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/asm.exp (100%) rename sim/testsuite/{sim => }/cris/asm/asr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/ba.ms (100%) rename sim/testsuite/{sim => }/cris/asm/badarch1.ms (100%) rename sim/testsuite/{sim => }/cris/asm/bare1.ms (100%) rename sim/testsuite/{sim => }/cris/asm/bare2.ms (100%) rename sim/testsuite/{sim => }/cris/asm/bare3.ms (100%) rename sim/testsuite/{sim => }/cris/asm/bas.ms (100%) rename sim/testsuite/{sim => }/cris/asm/bccb.ms (100%) rename sim/testsuite/{sim => }/cris/asm/bdapc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/bdapm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/bdapq.ms (100%) rename sim/testsuite/{sim => }/cris/asm/bdapqpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/biap.ms (100%) rename sim/testsuite/{sim => }/cris/asm/boundc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/boundm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/boundmv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/boundr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/break.ms (100%) rename sim/testsuite/{sim => }/cris/asm/btst.ms (100%) rename sim/testsuite/{sim => }/cris/asm/ccr-v10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/ccs-v32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/clearfv10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/clearfv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/clrjmp1.ms (100%) rename sim/testsuite/{sim => }/cris/asm/cmpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/cmpm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/cmpq.ms (100%) rename sim/testsuite/{sim => }/cris/asm/cmpr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/cmpxc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/cmpxm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/dflags.ms (100%) rename sim/testsuite/{sim => }/cris/asm/dip.ms (100%) rename sim/testsuite/{sim => }/cris/asm/dstep.ms (100%) rename sim/testsuite/{sim => }/cris/asm/fidxd.ms (100%) rename sim/testsuite/{sim => }/cris/asm/fidxi.ms (100%) rename sim/testsuite/{sim => }/cris/asm/ftagd.ms (100%) rename sim/testsuite/{sim => }/cris/asm/ftagi.ms (100%) rename sim/testsuite/{sim => }/cris/asm/halt.ms (100%) rename sim/testsuite/{sim => }/cris/asm/io1.ms (100%) rename sim/testsuite/{sim => }/cris/asm/io2.ms (100%) rename sim/testsuite/{sim => }/cris/asm/io3.ms (100%) rename sim/testsuite/{sim => }/cris/asm/io4.ms (100%) rename sim/testsuite/{sim => }/cris/asm/io5.ms (100%) rename sim/testsuite/{sim => }/cris/asm/io6.ms (100%) rename sim/testsuite/{sim => }/cris/asm/io7.ms (100%) rename sim/testsuite/{sim => }/cris/asm/io8.ms (100%) rename sim/testsuite/{sim => }/cris/asm/io9.ms (100%) rename sim/testsuite/{sim => }/cris/asm/jsr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/jsrmv10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/jumpmp.ms (100%) rename sim/testsuite/{sim => }/cris/asm/jumppv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/lapc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/lsl.ms (100%) rename sim/testsuite/{sim => }/cris/asm/lsr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/lz.ms (100%) rename sim/testsuite/{sim => }/cris/asm/mcp.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movdelsr1.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movecpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movecr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movecrt10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movecrt32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movect10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movei.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movempc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movemr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movemrv10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movemrv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movepcb.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movepcd.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movepcw.ms (100%) rename sim/testsuite/{sim => }/cris/asm/moveq.ms (100%) rename sim/testsuite/{sim => }/cris/asm/moveqpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/mover.ms (100%) rename sim/testsuite/{sim => }/cris/asm/moverbpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/moverdpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/moverm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/moverpcb.ms (100%) rename sim/testsuite/{sim => }/cris/asm/moverpcd.ms (100%) rename sim/testsuite/{sim => }/cris/asm/moverpcw.ms (100%) rename sim/testsuite/{sim => }/cris/asm/moverwpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movesmp.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movmp.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movmp8.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movpmv10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movpmv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movppc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movpr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movprv10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movprv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movrss.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movscpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movscr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movsm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movsmpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movsr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movsrpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movssr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movucpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movucr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movum.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movumpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movur.ms (100%) rename sim/testsuite/{sim => }/cris/asm/movurpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/mstep.ms (100%) rename sim/testsuite/{sim => }/cris/asm/msteppc1.ms (100%) rename sim/testsuite/{sim => }/cris/asm/msteppc2.ms (100%) rename sim/testsuite/{sim => }/cris/asm/msteppc3.ms (100%) rename sim/testsuite/{sim => }/cris/asm/mulv10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/mulv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/mulx.ms (100%) rename sim/testsuite/{sim => }/cris/asm/neg.ms (100%) rename sim/testsuite/{sim => }/cris/asm/nonvcv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/nopv10t.ms (100%) rename sim/testsuite/{sim => }/cris/asm/nopv32t.ms (100%) rename sim/testsuite/{sim => }/cris/asm/nopv32t2.ms (100%) rename sim/testsuite/{sim => }/cris/asm/nopv32t3.ms (100%) rename sim/testsuite/{sim => }/cris/asm/nopv32t4.ms (100%) rename sim/testsuite/{sim => }/cris/asm/not.ms (100%) rename sim/testsuite/{sim => }/cris/asm/op3.ms (100%) rename sim/testsuite/{sim => }/cris/asm/opterr1.ms (100%) rename sim/testsuite/{sim => }/cris/asm/opterr2.ms (100%) rename sim/testsuite/{sim => }/cris/asm/opterr3.ms (100%) rename sim/testsuite/{sim => }/cris/asm/opterr4.ms (100%) rename sim/testsuite/{sim => }/cris/asm/opterr5.ms (100%) rename sim/testsuite/{sim => }/cris/asm/option1.ms (100%) rename sim/testsuite/{sim => }/cris/asm/option2.ms (100%) rename sim/testsuite/{sim => }/cris/asm/option3.ms (100%) rename sim/testsuite/{sim => }/cris/asm/option4.ms (100%) rename sim/testsuite/{sim => }/cris/asm/orc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/orm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/orq.ms (100%) rename sim/testsuite/{sim => }/cris/asm/orr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/pcplus.ms (100%) rename sim/testsuite/{sim => }/cris/asm/pid1.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw1.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw11.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw12.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw13.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw14.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw15.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw16.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw17.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw2.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw3.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw4.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw5.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw6.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw7.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw8.ms (100%) rename sim/testsuite/{sim => }/cris/asm/raw9.ms (100%) rename sim/testsuite/{sim => }/cris/asm/ret.ms (100%) rename sim/testsuite/{sim => }/cris/asm/rfe.ms (100%) rename sim/testsuite/{sim => }/cris/asm/rfg.ms (100%) rename sim/testsuite/{sim => }/cris/asm/rfn.ms (100%) rename sim/testsuite/{sim => }/cris/asm/sbfs.ms (100%) rename sim/testsuite/{sim => }/cris/asm/scc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/sfe.ms (100%) rename sim/testsuite/{sim => }/cris/asm/subc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/subm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/subq.ms (100%) rename sim/testsuite/{sim => }/cris/asm/subqpc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/subr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/subxc.ms (100%) rename sim/testsuite/{sim => }/cris/asm/subxm.ms (100%) rename sim/testsuite/{sim => }/cris/asm/subxr.ms (100%) rename sim/testsuite/{sim => }/cris/asm/swap.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tb.ms (100%) rename sim/testsuite/{sim => }/cris/asm/test.ms (100%) rename sim/testsuite/{sim => }/cris/asm/testutils.inc (100%) rename sim/testsuite/{sim => }/cris/asm/tjmpsrv32-2.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tjmpsrv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tjsrcv10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tjsrcv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tmemv10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tmemv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tmulv10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tmulv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tmvm1.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tmvm2.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tmvmrv10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tmvmrv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tmvrmv10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/tmvrmv32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/user.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x0-v10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x0-v32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x1-v10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x1-v32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x10-v10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x2-v10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x2-v32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x3-v10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x3-v32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x4-v32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x5-v10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x5-v32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x6-v10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x6-v32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x7-v10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x7-v32.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x8-v10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/x9-v10.ms (100%) rename sim/testsuite/{sim => }/cris/asm/xor.ms (100%) rename sim/testsuite/{sim => }/cris/c/access1.c (100%) rename sim/testsuite/{sim => }/cris/c/append1.c (100%) rename sim/testsuite/{sim => }/cris/c/badldso1.c (100%) rename sim/testsuite/{sim => }/cris/c/badldso2.c (100%) rename sim/testsuite/{sim => }/cris/c/badldso3.c (100%) create mode 100644 sim/testsuite/cris/c/c.exp rename sim/testsuite/{sim => }/cris/c/clone1.c (100%) rename sim/testsuite/{sim => }/cris/c/clone2.c (100%) rename sim/testsuite/{sim => }/cris/c/clone3.c (100%) rename sim/testsuite/{sim => }/cris/c/clone4.c (100%) rename sim/testsuite/{sim => }/cris/c/clone5.c (100%) rename sim/testsuite/{sim => }/cris/c/clone6.c (100%) rename sim/testsuite/{sim => }/cris/c/ex1.c (100%) rename sim/testsuite/{sim => }/cris/c/exitg1.c (100%) rename sim/testsuite/{sim => }/cris/c/exitg2.c (100%) rename sim/testsuite/{sim => }/cris/c/fcntl1.c (100%) rename sim/testsuite/{sim => }/cris/c/fcntl2.c (100%) rename sim/testsuite/{sim => }/cris/c/fdopen1.c (100%) rename sim/testsuite/{sim => }/cris/c/fdopen2.c (100%) rename sim/testsuite/{sim => }/cris/c/freopen1.c (100%) rename sim/testsuite/{sim => }/cris/c/freopen2.c (100%) rename sim/testsuite/{sim => }/cris/c/ftruncate1.c (100%) rename sim/testsuite/{sim => }/cris/c/ftruncate2.c (100%) rename sim/testsuite/{sim => }/cris/c/getcwd1.c (100%) rename sim/testsuite/{sim => }/cris/c/gettod.c (100%) rename sim/testsuite/{sim => }/cris/c/hello.c (100%) rename sim/testsuite/{sim => }/cris/c/helloaout.c (100%) rename sim/testsuite/{sim => }/cris/c/hellodyn.c (100%) rename sim/testsuite/{sim => }/cris/c/hellodyn2.c (100%) rename sim/testsuite/{sim => }/cris/c/hellodyn3.c (100%) rename sim/testsuite/{sim => }/cris/c/kill1.c (100%) rename sim/testsuite/{sim => }/cris/c/kill2.c (100%) rename sim/testsuite/{sim => }/cris/c/kill3.c (100%) rename sim/testsuite/{sim => }/cris/c/mapbrk.c (100%) rename sim/testsuite/{sim => }/cris/c/mmap1.c (100%) rename sim/testsuite/{sim => }/cris/c/mmap2.c (100%) rename sim/testsuite/{sim => }/cris/c/mmap3.c (100%) rename sim/testsuite/{sim => }/cris/c/mmap4.c (100%) rename sim/testsuite/{sim => }/cris/c/mmap5.c (100%) rename sim/testsuite/{sim => }/cris/c/mmap6.c (100%) rename sim/testsuite/{sim => }/cris/c/mmap7.c (100%) rename sim/testsuite/{sim => }/cris/c/mmap8.c (100%) rename sim/testsuite/{sim => }/cris/c/mprotect1.c (100%) rename sim/testsuite/{sim => }/cris/c/mprotect2.c (100%) rename sim/testsuite/{sim => }/cris/c/mremap.c (100%) rename sim/testsuite/{sim => }/cris/c/openpf1.c (100%) rename sim/testsuite/{sim => }/cris/c/openpf2.c (100%) rename sim/testsuite/{sim => }/cris/c/openpf3.c (100%) rename sim/testsuite/{sim => }/cris/c/openpf4.c (100%) rename sim/testsuite/{sim => }/cris/c/openpf5.c (100%) rename sim/testsuite/{sim => }/cris/c/pipe1.c (100%) rename sim/testsuite/{sim => }/cris/c/pipe2.c (100%) rename sim/testsuite/{sim => }/cris/c/pipe3.c (100%) rename sim/testsuite/{sim => }/cris/c/pipe4.c (100%) rename sim/testsuite/{sim => }/cris/c/pipe5.c (100%) rename sim/testsuite/{sim => }/cris/c/pipe6.c (100%) rename sim/testsuite/{sim => }/cris/c/pipe7.c (100%) rename sim/testsuite/{sim => }/cris/c/readlink1.c (100%) rename sim/testsuite/{sim => }/cris/c/readlink10.c (100%) rename sim/testsuite/{sim => }/cris/c/readlink11.c (100%) rename sim/testsuite/{sim => }/cris/c/readlink2.c (100%) rename sim/testsuite/{sim => }/cris/c/readlink3.c (100%) create mode 100644 sim/testsuite/cris/c/readlink4.c rename sim/testsuite/{sim => }/cris/c/readlink5.c (100%) rename sim/testsuite/{sim => }/cris/c/readlink6.c (100%) rename sim/testsuite/{sim => }/cris/c/readlink7.c (100%) rename sim/testsuite/{sim => }/cris/c/readlink8.c (100%) rename sim/testsuite/{sim => }/cris/c/readlink9.c (100%) rename sim/testsuite/{sim => }/cris/c/rename2.c (100%) rename sim/testsuite/{sim => }/cris/c/rtsigprocmask1.c (100%) rename sim/testsuite/{sim => }/cris/c/rtsigprocmask2.c (100%) rename sim/testsuite/{sim => }/cris/c/rtsigsuspend1.c (100%) rename sim/testsuite/{sim => }/cris/c/rtsigsuspend2.c (100%) rename sim/testsuite/{sim => }/cris/c/sched1.c (100%) rename sim/testsuite/{sim => }/cris/c/sched2.c (100%) rename sim/testsuite/{sim => }/cris/c/sched3.c (100%) rename sim/testsuite/{sim => }/cris/c/sched4.c (100%) rename sim/testsuite/{sim => }/cris/c/sched5.c (100%) rename sim/testsuite/{sim => }/cris/c/sched6.c (100%) rename sim/testsuite/{sim => }/cris/c/sched7.c (100%) rename sim/testsuite/{sim => }/cris/c/sched8.c (100%) rename sim/testsuite/{sim => }/cris/c/sched9.c (100%) rename sim/testsuite/{sim => }/cris/c/seek1.c (100%) rename sim/testsuite/{sim => }/cris/c/seek2.c (100%) rename sim/testsuite/{sim => }/cris/c/seek3.c (100%) rename sim/testsuite/{sim => }/cris/c/seek4.c (100%) rename sim/testsuite/{sim => }/cris/c/setrlimit1.c (100%) rename sim/testsuite/{sim => }/cris/c/settls1.c (100%) rename sim/testsuite/{sim => }/cris/c/sig1.c (100%) rename sim/testsuite/{sim => }/cris/c/sig10.c (100%) rename sim/testsuite/{sim => }/cris/c/sig11.c (100%) rename sim/testsuite/{sim => }/cris/c/sig12.c (100%) rename sim/testsuite/{sim => }/cris/c/sig13.c (100%) rename sim/testsuite/{sim => }/cris/c/sig2.c (100%) rename sim/testsuite/{sim => }/cris/c/sig3.c (100%) rename sim/testsuite/{sim => }/cris/c/sig4.c (100%) rename sim/testsuite/{sim => }/cris/c/sig5.c (100%) rename sim/testsuite/{sim => }/cris/c/sig6.c (100%) rename sim/testsuite/{sim => }/cris/c/sig7.c (100%) rename sim/testsuite/{sim => }/cris/c/sig8.c (100%) rename sim/testsuite/{sim => }/cris/c/sig9.c (100%) rename sim/testsuite/{sim => }/cris/c/sigreturn1.c (100%) rename sim/testsuite/{sim => }/cris/c/sigreturn2.c (100%) rename sim/testsuite/{sim => }/cris/c/sigreturn3.c (100%) rename sim/testsuite/{sim => }/cris/c/sigreturn4.c (100%) rename sim/testsuite/{sim => }/cris/c/sjlj.c (100%) rename sim/testsuite/{sim => }/cris/c/sock1.c (100%) rename sim/testsuite/{sim => }/cris/c/stat1.c (100%) rename sim/testsuite/{sim => }/cris/c/stat2.c (100%) rename sim/testsuite/{sim => }/cris/c/stat3.c (100%) rename sim/testsuite/{sim => }/cris/c/stat4.c (100%) rename sim/testsuite/{sim => }/cris/c/stat5.c (100%) rename sim/testsuite/{sim => }/cris/c/stat7.c (100%) rename sim/testsuite/{sim => }/cris/c/stat8.c (100%) rename sim/testsuite/{sim => }/cris/c/syscall1.c (100%) rename sim/testsuite/{sim => }/cris/c/syscall2.c (100%) rename sim/testsuite/{sim => }/cris/c/syscall3.c (100%) rename sim/testsuite/{sim => }/cris/c/syscall4.c (100%) rename sim/testsuite/{sim => }/cris/c/syscall5.c (100%) rename sim/testsuite/{sim => }/cris/c/syscall6.c (100%) rename sim/testsuite/{sim => }/cris/c/syscall7.c (100%) rename sim/testsuite/{sim => }/cris/c/syscall8.c (100%) rename sim/testsuite/{sim => }/cris/c/sysctl1.c (100%) rename sim/testsuite/{sim => }/cris/c/sysctl2.c (100%) rename sim/testsuite/{sim => }/cris/c/sysctl3.c (100%) rename sim/testsuite/{sim => }/cris/c/thread2.c (100%) rename sim/testsuite/{sim => }/cris/c/thread3.c (100%) rename sim/testsuite/{sim => }/cris/c/thread4.c (100%) rename sim/testsuite/{sim => }/cris/c/thread5.c (100%) rename sim/testsuite/{sim => }/cris/c/time1.c (100%) rename sim/testsuite/{sim => }/cris/c/time2.c (100%) rename sim/testsuite/{sim => }/cris/c/truncate1.c (100%) rename sim/testsuite/{sim => }/cris/c/truncate2.c (100%) rename sim/testsuite/{sim => }/cris/c/ugetrlimit1.c (100%) rename sim/testsuite/{sim => }/cris/c/uname1.c (100%) rename sim/testsuite/{sim => }/cris/c/writev1.c (100%) rename sim/testsuite/{sim => }/cris/c/writev2.c (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/host1.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq1.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq2.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq3.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq4.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq5.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/irq6.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/mbox1.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/mem1.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/mem2.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/poll1.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/quit.s (100%) create mode 100644 sim/testsuite/cris/hw/rv-n-cris/rvc.exp rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/std.dev (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/testutils.inc (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/trivial1.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/trivial2.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/trivial3.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/trivial4.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/trivial4.r (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/trivial5.ms (100%) rename sim/testsuite/{sim => }/cris/hw/rv-n-cris/wd1.ms (100%) delete mode 100644 sim/testsuite/d10v-elf/ChangeLog delete mode 100644 sim/testsuite/d10v-elf/Makefile.in delete mode 100755 sim/testsuite/d10v-elf/configure delete mode 100644 sim/testsuite/d10v-elf/configure.ac delete mode 100644 sim/testsuite/d10v-elf/exit47.s delete mode 100644 sim/testsuite/d10v-elf/hello.s delete mode 100644 sim/testsuite/d10v-elf/loop.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-ld-d.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-ld-i.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-ld-id.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-ld-im.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-ld-ip.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-ld2w-d.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-ld2w-i.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-ld2w-id.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-ld2w-im.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-ld2w-ip.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-st-d.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-st-i.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-st-id.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-st-im.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-st-ip.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-st-is.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-st2w-d.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-st2w-i.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-st2w-id.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-st2w-im.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-st2w-ip.s delete mode 100644 sim/testsuite/d10v-elf/t-ae-st2w-is.s delete mode 100644 sim/testsuite/d10v-elf/t-dbt.s delete mode 100644 sim/testsuite/d10v-elf/t-ld-st.s delete mode 100644 sim/testsuite/d10v-elf/t-mac.s delete mode 100644 sim/testsuite/d10v-elf/t-macros.i delete mode 100644 sim/testsuite/d10v-elf/t-mod-ld-pre.s delete mode 100644 sim/testsuite/d10v-elf/t-msbu.s delete mode 100644 sim/testsuite/d10v-elf/t-mulxu.s delete mode 100644 sim/testsuite/d10v-elf/t-mvtac.s delete mode 100644 sim/testsuite/d10v-elf/t-mvtc.s delete mode 100644 sim/testsuite/d10v-elf/t-rac.s delete mode 100644 sim/testsuite/d10v-elf/t-rachi.s delete mode 100644 sim/testsuite/d10v-elf/t-rdt.s delete mode 100644 sim/testsuite/d10v-elf/t-rep.s delete mode 100644 sim/testsuite/d10v-elf/t-rie-xx.s delete mode 100644 sim/testsuite/d10v-elf/t-rte.s delete mode 100644 sim/testsuite/d10v-elf/t-sac.s delete mode 100644 sim/testsuite/d10v-elf/t-sachi.s delete mode 100644 sim/testsuite/d10v-elf/t-sadd.s delete mode 100644 sim/testsuite/d10v-elf/t-slae.s delete mode 100644 sim/testsuite/d10v-elf/t-sp.s delete mode 100644 sim/testsuite/d10v-elf/t-sub.s delete mode 100644 sim/testsuite/d10v-elf/t-sub2w.s delete mode 100644 sim/testsuite/d10v-elf/t-subi.s delete mode 100644 sim/testsuite/d10v-elf/t-trap.s create mode 100644 sim/testsuite/d10v/ChangeLog create mode 100644 sim/testsuite/d10v/allinsn.exp create mode 100644 sim/testsuite/d10v/exit47.s create mode 100644 sim/testsuite/d10v/hello.s create mode 100644 sim/testsuite/d10v/t-ae-ld-d.s create mode 100644 sim/testsuite/d10v/t-ae-ld-i.s create mode 100644 sim/testsuite/d10v/t-ae-ld-id.s create mode 100644 sim/testsuite/d10v/t-ae-ld-im.s create mode 100644 sim/testsuite/d10v/t-ae-ld-ip.s create mode 100644 sim/testsuite/d10v/t-ae-ld2w-d.s create mode 100644 sim/testsuite/d10v/t-ae-ld2w-i.s create mode 100644 sim/testsuite/d10v/t-ae-ld2w-id.s create mode 100644 sim/testsuite/d10v/t-ae-ld2w-im.s create mode 100644 sim/testsuite/d10v/t-ae-ld2w-ip.s create mode 100644 sim/testsuite/d10v/t-ae-st-d.s create mode 100644 sim/testsuite/d10v/t-ae-st-i.s create mode 100644 sim/testsuite/d10v/t-ae-st-id.s create mode 100644 sim/testsuite/d10v/t-ae-st-im.s create mode 100644 sim/testsuite/d10v/t-ae-st-ip.s create mode 100644 sim/testsuite/d10v/t-ae-st-is.s create mode 100644 sim/testsuite/d10v/t-ae-st2w-d.s create mode 100644 sim/testsuite/d10v/t-ae-st2w-i.s create mode 100644 sim/testsuite/d10v/t-ae-st2w-id.s create mode 100644 sim/testsuite/d10v/t-ae-st2w-im.s create mode 100644 sim/testsuite/d10v/t-ae-st2w-ip.s create mode 100644 sim/testsuite/d10v/t-ae-st2w-is.s create mode 100644 sim/testsuite/d10v/t-dbt.s create mode 100644 sim/testsuite/d10v/t-ld-st.s create mode 100644 sim/testsuite/d10v/t-mac.s create mode 100644 sim/testsuite/d10v/t-macros.i create mode 100644 sim/testsuite/d10v/t-mod-ld-pre.s create mode 100644 sim/testsuite/d10v/t-msbu.s create mode 100644 sim/testsuite/d10v/t-mulxu.s create mode 100644 sim/testsuite/d10v/t-mvtac.s create mode 100644 sim/testsuite/d10v/t-mvtc.s create mode 100644 sim/testsuite/d10v/t-rac.s create mode 100644 sim/testsuite/d10v/t-rachi.s create mode 100644 sim/testsuite/d10v/t-rdt.s create mode 100644 sim/testsuite/d10v/t-rep.s create mode 100644 sim/testsuite/d10v/t-rie-xx.s create mode 100644 sim/testsuite/d10v/t-rte.s create mode 100644 sim/testsuite/d10v/t-sac.s create mode 100644 sim/testsuite/d10v/t-sachi.s create mode 100644 sim/testsuite/d10v/t-sadd.s create mode 100644 sim/testsuite/d10v/t-slae.s create mode 100644 sim/testsuite/d10v/t-sp.s create mode 100644 sim/testsuite/d10v/t-sub.s create mode 100644 sim/testsuite/d10v/t-sub2w.s create mode 100644 sim/testsuite/d10v/t-subi.s create mode 100644 sim/testsuite/d10v/t-trap.s delete mode 100644 sim/testsuite/frv-elf/ChangeLog delete mode 100644 sim/testsuite/frv-elf/Makefile.in delete mode 100644 sim/testsuite/frv-elf/cache.s delete mode 100755 sim/testsuite/frv-elf/configure delete mode 100644 sim/testsuite/frv-elf/configure.ac delete mode 100644 sim/testsuite/frv-elf/exit47.s delete mode 100644 sim/testsuite/frv-elf/grloop.s delete mode 100644 sim/testsuite/frv-elf/hello.s delete mode 100644 sim/testsuite/frv-elf/loop.s create mode 100644 sim/testsuite/frv/ChangeLog rename sim/testsuite/{sim => }/frv/add.cgs (100%) rename sim/testsuite/{sim => }/frv/add.pcgs (100%) rename sim/testsuite/{sim => }/frv/addcc.cgs (100%) rename sim/testsuite/{sim => }/frv/addi.cgs (100%) rename sim/testsuite/{sim => }/frv/addicc.cgs (100%) rename sim/testsuite/{sim => }/frv/addx.cgs (100%) rename sim/testsuite/{sim => }/frv/addxcc.cgs (100%) rename sim/testsuite/{sim => }/frv/addxi.cgs (100%) rename sim/testsuite/{sim => }/frv/addxicc.cgs (100%) rename sim/testsuite/{sim => }/frv/allinsn.exp (100%) rename sim/testsuite/{sim => }/frv/and.cgs (100%) rename sim/testsuite/{sim => }/frv/andcc.cgs (100%) rename sim/testsuite/{sim => }/frv/andcr.cgs (100%) rename sim/testsuite/{sim => }/frv/andi.cgs (100%) rename sim/testsuite/{sim => }/frv/andicc.cgs (100%) rename sim/testsuite/{sim => }/frv/andncr.cgs (100%) rename sim/testsuite/{sim => }/frv/bar.cgs (100%) rename sim/testsuite/{sim => }/frv/bc.cgs (100%) rename sim/testsuite/{sim => }/frv/bcclr.cgs (100%) rename sim/testsuite/{sim => }/frv/bceqlr.cgs (100%) rename sim/testsuite/{sim => }/frv/bcgelr.cgs (100%) rename sim/testsuite/{sim => }/frv/bcgtlr.cgs (100%) rename sim/testsuite/{sim => }/frv/bchilr.cgs (100%) rename sim/testsuite/{sim => }/frv/bclelr.cgs (100%) rename sim/testsuite/{sim => }/frv/bclr.cgs (100%) rename sim/testsuite/{sim => }/frv/bclslr.cgs (100%) rename sim/testsuite/{sim => }/frv/bcltlr.cgs (100%) rename sim/testsuite/{sim => }/frv/bcnclr.cgs (100%) rename sim/testsuite/{sim => }/frv/bcnelr.cgs (100%) rename sim/testsuite/{sim => }/frv/bcnlr.cgs (100%) rename sim/testsuite/{sim => }/frv/bcnolr.cgs (100%) rename sim/testsuite/{sim => }/frv/bcnvlr.cgs (100%) rename sim/testsuite/{sim => }/frv/bcplr.cgs (100%) rename sim/testsuite/{sim => }/frv/bcralr.cgs (100%) rename sim/testsuite/{sim => }/frv/bctrlr.cgs (100%) rename sim/testsuite/{sim => }/frv/bcvlr.cgs (100%) rename sim/testsuite/{sim => }/frv/beq.cgs (100%) rename sim/testsuite/{sim => }/frv/beqlr.cgs (100%) rename sim/testsuite/{sim => }/frv/bge.cgs (100%) rename sim/testsuite/{sim => }/frv/bgelr.cgs (100%) rename sim/testsuite/{sim => }/frv/bgt.cgs (100%) rename sim/testsuite/{sim => }/frv/bgtlr.cgs (100%) rename sim/testsuite/{sim => }/frv/bhi.cgs (100%) rename sim/testsuite/{sim => }/frv/bhilr.cgs (100%) rename sim/testsuite/{sim => }/frv/ble.cgs (100%) rename sim/testsuite/{sim => }/frv/blelr.cgs (100%) rename sim/testsuite/{sim => }/frv/bls.cgs (100%) rename sim/testsuite/{sim => }/frv/blslr.cgs (100%) rename sim/testsuite/{sim => }/frv/blt.cgs (100%) rename sim/testsuite/{sim => }/frv/bltlr.cgs (100%) rename sim/testsuite/{sim => }/frv/bn.cgs (100%) rename sim/testsuite/{sim => }/frv/bnc.cgs (100%) rename sim/testsuite/{sim => }/frv/bnclr.cgs (100%) rename sim/testsuite/{sim => }/frv/bne.cgs (100%) rename sim/testsuite/{sim => }/frv/bnelr.cgs (100%) rename sim/testsuite/{sim => }/frv/bnlr.cgs (100%) rename sim/testsuite/{sim => }/frv/bno.cgs (100%) rename sim/testsuite/{sim => }/frv/bnolr.cgs (100%) rename sim/testsuite/{sim => }/frv/bnv.cgs (100%) rename sim/testsuite/{sim => }/frv/bnvlr.cgs (100%) rename sim/testsuite/{sim => }/frv/bp.cgs (100%) rename sim/testsuite/{sim => }/frv/bplr.cgs (100%) rename sim/testsuite/{sim => }/frv/bra.cgs (100%) rename sim/testsuite/{sim => }/frv/bralr.cgs (100%) rename sim/testsuite/{sim => }/frv/branch.pcgs (100%) rename sim/testsuite/{sim => }/frv/break.cgs (100%) rename sim/testsuite/{sim => }/frv/bv.cgs (100%) rename sim/testsuite/{sim => }/frv/bvlr.cgs (100%) create mode 100644 sim/testsuite/frv/cache.ms rename sim/testsuite/{sim => }/frv/cadd.cgs (100%) rename sim/testsuite/{sim => }/frv/caddcc.cgs (100%) rename sim/testsuite/{sim => }/frv/call.cgs (100%) rename sim/testsuite/{sim => }/frv/call.pcgs (100%) rename sim/testsuite/{sim => }/frv/callil.cgs (100%) rename sim/testsuite/{sim => }/frv/calll.cgs (100%) rename sim/testsuite/{sim => }/frv/cand.cgs (100%) rename sim/testsuite/{sim => }/frv/candcc.cgs (100%) rename sim/testsuite/{sim => }/frv/ccalll.cgs (100%) rename sim/testsuite/{sim => }/frv/cckc.cgs (100%) rename sim/testsuite/{sim => }/frv/cckeq.cgs (100%) rename sim/testsuite/{sim => }/frv/cckge.cgs (100%) rename sim/testsuite/{sim => }/frv/cckgt.cgs (100%) rename sim/testsuite/{sim => }/frv/cckhi.cgs (100%) rename sim/testsuite/{sim => }/frv/cckle.cgs (100%) rename sim/testsuite/{sim => }/frv/cckls.cgs (100%) rename sim/testsuite/{sim => }/frv/ccklt.cgs (100%) rename sim/testsuite/{sim => }/frv/cckn.cgs (100%) rename sim/testsuite/{sim => }/frv/ccknc.cgs (100%) rename sim/testsuite/{sim => }/frv/cckne.cgs (100%) rename sim/testsuite/{sim => }/frv/cckno.cgs (100%) rename sim/testsuite/{sim => }/frv/ccknv.cgs (100%) rename sim/testsuite/{sim => }/frv/cckp.cgs (100%) rename sim/testsuite/{sim => }/frv/cckra.cgs (100%) rename sim/testsuite/{sim => }/frv/cckv.cgs (100%) rename sim/testsuite/{sim => }/frv/ccmp.cgs (100%) rename sim/testsuite/{sim => }/frv/cfabss.cgs (100%) rename sim/testsuite/{sim => }/frv/cfadds.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckeq.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckge.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckgt.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckle.cgs (100%) rename sim/testsuite/{sim => }/frv/cfcklg.cgs (100%) rename sim/testsuite/{sim => }/frv/cfcklt.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckne.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckno.cgs (100%) rename sim/testsuite/{sim => }/frv/cfcko.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckra.cgs (100%) rename sim/testsuite/{sim => }/frv/cfcku.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckue.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckug.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckuge.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckul.cgs (100%) rename sim/testsuite/{sim => }/frv/cfckule.cgs (100%) rename sim/testsuite/{sim => }/frv/cfcmps.cgs (100%) rename sim/testsuite/{sim => }/frv/cfdivs.cgs (100%) rename sim/testsuite/{sim => }/frv/cfitos.cgs (100%) rename sim/testsuite/{sim => }/frv/cfmadds.cgs (100%) rename sim/testsuite/{sim => }/frv/cfmas.cgs (100%) rename sim/testsuite/{sim => }/frv/cfmovs.cgs (100%) rename sim/testsuite/{sim => }/frv/cfmss.cgs (100%) rename sim/testsuite/{sim => }/frv/cfmsubs.cgs (100%) rename sim/testsuite/{sim => }/frv/cfmuls.cgs (100%) rename sim/testsuite/{sim => }/frv/cfnegs.cgs (100%) rename sim/testsuite/{sim => }/frv/cfsqrts.cgs (100%) rename sim/testsuite/{sim => }/frv/cfstoi.cgs (100%) rename sim/testsuite/{sim => }/frv/cfsubs.cgs (100%) rename sim/testsuite/{sim => }/frv/cjmpl.cgs (100%) rename sim/testsuite/{sim => }/frv/ckc.cgs (100%) rename sim/testsuite/{sim => }/frv/ckeq.cgs (100%) rename sim/testsuite/{sim => }/frv/ckge.cgs (100%) rename sim/testsuite/{sim => }/frv/ckgt.cgs (100%) rename sim/testsuite/{sim => }/frv/ckhi.cgs (100%) rename sim/testsuite/{sim => }/frv/ckle.cgs (100%) rename sim/testsuite/{sim => }/frv/ckls.cgs (100%) rename sim/testsuite/{sim => }/frv/cklt.cgs (100%) rename sim/testsuite/{sim => }/frv/ckn.cgs (100%) rename sim/testsuite/{sim => }/frv/cknc.cgs (100%) rename sim/testsuite/{sim => }/frv/ckne.cgs (100%) rename sim/testsuite/{sim => }/frv/ckno.cgs (100%) rename sim/testsuite/{sim => }/frv/cknv.cgs (100%) rename sim/testsuite/{sim => }/frv/ckp.cgs (100%) rename sim/testsuite/{sim => }/frv/ckra.cgs (100%) rename sim/testsuite/{sim => }/frv/ckv.cgs (100%) rename sim/testsuite/{sim => }/frv/cld.cgs (100%) rename sim/testsuite/{sim => }/frv/cldbf.cgs (100%) rename sim/testsuite/{sim => }/frv/cldbfu.cgs (100%) rename sim/testsuite/{sim => }/frv/cldd.cgs (100%) rename sim/testsuite/{sim => }/frv/clddf.cgs (100%) rename sim/testsuite/{sim => }/frv/clddfu.cgs (100%) rename sim/testsuite/{sim => }/frv/clddu.cgs (100%) rename sim/testsuite/{sim => }/frv/cldf.cgs (100%) rename sim/testsuite/{sim => }/frv/cldfu.cgs (100%) rename sim/testsuite/{sim => }/frv/cldhf.cgs (100%) rename sim/testsuite/{sim => }/frv/cldhfu.cgs (100%) rename sim/testsuite/{sim => }/frv/cldq.cgs (100%) rename sim/testsuite/{sim => }/frv/cldqu.cgs (100%) rename sim/testsuite/{sim => }/frv/cldsb.cgs (100%) rename sim/testsuite/{sim => }/frv/cldsbu.cgs (100%) rename sim/testsuite/{sim => }/frv/cldsh.cgs (100%) rename sim/testsuite/{sim => }/frv/cldshu.cgs (100%) rename sim/testsuite/{sim => }/frv/cldu.cgs (100%) rename sim/testsuite/{sim => }/frv/cldub.cgs (100%) rename sim/testsuite/{sim => }/frv/cldubu.cgs (100%) rename sim/testsuite/{sim => }/frv/clduh.cgs (100%) rename sim/testsuite/{sim => }/frv/clduhu.cgs (100%) rename sim/testsuite/{sim => }/frv/clrfa.cgs (100%) rename sim/testsuite/{sim => }/frv/clrfr.cgs (100%) rename sim/testsuite/{sim => }/frv/clrga.cgs (100%) rename sim/testsuite/{sim => }/frv/clrgr.cgs (100%) rename sim/testsuite/{sim => }/frv/cmaddhss.cgs (100%) rename sim/testsuite/{sim => }/frv/cmaddhus.cgs (100%) rename sim/testsuite/{sim => }/frv/cmand.cgs (100%) rename sim/testsuite/{sim => }/frv/cmbtoh.cgs (100%) rename sim/testsuite/{sim => }/frv/cmbtohe.cgs (100%) rename sim/testsuite/{sim => }/frv/cmcpxis.cgs (100%) rename sim/testsuite/{sim => }/frv/cmcpxiu.cgs (100%) rename sim/testsuite/{sim => }/frv/cmcpxrs.cgs (100%) rename sim/testsuite/{sim => }/frv/cmcpxru.cgs (100%) rename sim/testsuite/{sim => }/frv/cmexpdhd.cgs (100%) rename sim/testsuite/{sim => }/frv/cmexpdhw.cgs (100%) rename sim/testsuite/{sim => }/frv/cmhtob.cgs (100%) rename sim/testsuite/{sim => }/frv/cmmachs.cgs (100%) rename sim/testsuite/{sim => }/frv/cmmachu.cgs (100%) rename sim/testsuite/{sim => }/frv/cmmulhs.cgs (100%) rename sim/testsuite/{sim => }/frv/cmmulhu.cgs (100%) rename sim/testsuite/{sim => }/frv/cmnot.cgs (100%) rename sim/testsuite/{sim => }/frv/cmor.cgs (100%) rename sim/testsuite/{sim => }/frv/cmov.cgs (100%) rename sim/testsuite/{sim => }/frv/cmovfg.cgs (100%) rename sim/testsuite/{sim => }/frv/cmovfgd.cgs (100%) rename sim/testsuite/{sim => }/frv/cmovgf.cgs (100%) rename sim/testsuite/{sim => }/frv/cmovgfd.cgs (100%) rename sim/testsuite/{sim => }/frv/cmp.cgs (100%) rename sim/testsuite/{sim => }/frv/cmpb.cgs (100%) rename sim/testsuite/{sim => }/frv/cmpba.cgs (100%) rename sim/testsuite/{sim => }/frv/cmpi.cgs (100%) rename sim/testsuite/{sim => }/frv/cmqmachs.cgs (100%) rename sim/testsuite/{sim => }/frv/cmqmachu.cgs (100%) rename sim/testsuite/{sim => }/frv/cmqmulhs.cgs (100%) rename sim/testsuite/{sim => }/frv/cmqmulhu.cgs (100%) rename sim/testsuite/{sim => }/frv/cmsubhss.cgs (100%) rename sim/testsuite/{sim => }/frv/cmsubhus.cgs (100%) rename sim/testsuite/{sim => }/frv/cmxor.cgs (100%) rename sim/testsuite/{sim => }/frv/cnot.cgs (100%) rename sim/testsuite/{sim => }/frv/commitfa.cgs (100%) rename sim/testsuite/{sim => }/frv/commitfr.cgs (100%) rename sim/testsuite/{sim => }/frv/commitga.cgs (100%) rename sim/testsuite/{sim => }/frv/commitgr.cgs (100%) rename sim/testsuite/{sim => }/frv/cop1.cgs (100%) rename sim/testsuite/{sim => }/frv/cop2.cgs (100%) rename sim/testsuite/{sim => }/frv/cor.cgs (100%) rename sim/testsuite/{sim => }/frv/corcc.cgs (100%) rename sim/testsuite/{sim => }/frv/cscan.cgs (100%) rename sim/testsuite/{sim => }/frv/csdiv.cgs (100%) rename sim/testsuite/{sim => }/frv/csll.cgs (100%) rename sim/testsuite/{sim => }/frv/csllcc.cgs (100%) rename sim/testsuite/{sim => }/frv/csmul.cgs (100%) rename sim/testsuite/{sim => }/frv/csmulcc.cgs (100%) rename sim/testsuite/{sim => }/frv/csra.cgs (100%) rename sim/testsuite/{sim => }/frv/csracc.cgs (100%) rename sim/testsuite/{sim => }/frv/csrl.cgs (100%) rename sim/testsuite/{sim => }/frv/csrlcc.cgs (100%) rename sim/testsuite/{sim => }/frv/cst.cgs (100%) rename sim/testsuite/{sim => }/frv/cstb.cgs (100%) rename sim/testsuite/{sim => }/frv/cstbf.cgs (100%) rename sim/testsuite/{sim => }/frv/cstbfu.cgs (100%) rename sim/testsuite/{sim => }/frv/cstbu.cgs (100%) rename sim/testsuite/{sim => }/frv/cstd.cgs (100%) rename sim/testsuite/{sim => }/frv/cstdf.cgs (100%) rename sim/testsuite/{sim => }/frv/cstdfu.cgs (100%) rename sim/testsuite/{sim => }/frv/cstdu.cgs (100%) rename sim/testsuite/{sim => }/frv/cstf.cgs (100%) rename sim/testsuite/{sim => }/frv/cstfu.cgs (100%) rename sim/testsuite/{sim => }/frv/csth.cgs (100%) rename sim/testsuite/{sim => }/frv/csthf.cgs (100%) rename sim/testsuite/{sim => }/frv/csthfu.cgs (100%) rename sim/testsuite/{sim => }/frv/csthu.cgs (100%) rename sim/testsuite/{sim => }/frv/cstq.cgs (100%) rename sim/testsuite/{sim => }/frv/cstu.cgs (100%) rename sim/testsuite/{sim => }/frv/csub.cgs (100%) rename sim/testsuite/{sim => }/frv/csubcc.cgs (100%) rename sim/testsuite/{sim => }/frv/cswap.cgs (100%) rename sim/testsuite/{sim => }/frv/cudiv.cgs (100%) rename sim/testsuite/{sim => }/frv/cxor.cgs (100%) rename sim/testsuite/{sim => }/frv/cxorcc.cgs (100%) rename sim/testsuite/{sim => }/frv/dcef.cgs (100%) rename sim/testsuite/{sim => }/frv/dcei.cgs (100%) rename sim/testsuite/{sim => }/frv/dcf.cgs (100%) rename sim/testsuite/{sim => }/frv/dci.cgs (100%) create mode 100644 sim/testsuite/frv/exit47.ms rename sim/testsuite/{sim => }/frv/fabsd.cgs (100%) rename sim/testsuite/{sim => }/frv/fabss.cgs (100%) rename sim/testsuite/{sim => }/frv/faddd.cgs (100%) rename sim/testsuite/{sim => }/frv/fadds.cgs (100%) rename sim/testsuite/{sim => }/frv/fbeq.cgs (100%) rename sim/testsuite/{sim => }/frv/fbeqlr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbge.cgs (100%) rename sim/testsuite/{sim => }/frv/fbgelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbgt.cgs (100%) rename sim/testsuite/{sim => }/frv/fbgtlr.cgs (100%) rename sim/testsuite/{sim => }/frv/fble.cgs (100%) rename sim/testsuite/{sim => }/frv/fblelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fblg.cgs (100%) rename sim/testsuite/{sim => }/frv/fblglr.cgs (100%) rename sim/testsuite/{sim => }/frv/fblt.cgs (100%) rename sim/testsuite/{sim => }/frv/fbltlr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbne.cgs (100%) rename sim/testsuite/{sim => }/frv/fbnelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbno.cgs (100%) rename sim/testsuite/{sim => }/frv/fbnolr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbo.cgs (100%) rename sim/testsuite/{sim => }/frv/fbolr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbra.cgs (100%) rename sim/testsuite/{sim => }/frv/fbralr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbu.cgs (100%) rename sim/testsuite/{sim => }/frv/fbue.cgs (100%) rename sim/testsuite/{sim => }/frv/fbuelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbug.cgs (100%) rename sim/testsuite/{sim => }/frv/fbuge.cgs (100%) rename sim/testsuite/{sim => }/frv/fbugelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbuglr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbul.cgs (100%) rename sim/testsuite/{sim => }/frv/fbule.cgs (100%) rename sim/testsuite/{sim => }/frv/fbulelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbullr.cgs (100%) rename sim/testsuite/{sim => }/frv/fbulr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbeqlr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbgelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbgtlr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcblelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcblglr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbltlr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbnelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbnolr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbolr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbralr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbuelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbugelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbuglr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbulelr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbullr.cgs (100%) rename sim/testsuite/{sim => }/frv/fcbulr.cgs (100%) rename sim/testsuite/{sim => }/frv/fckeq.cgs (100%) rename sim/testsuite/{sim => }/frv/fckge.cgs (100%) rename sim/testsuite/{sim => }/frv/fckgt.cgs (100%) rename sim/testsuite/{sim => }/frv/fckle.cgs (100%) rename sim/testsuite/{sim => }/frv/fcklg.cgs (100%) rename sim/testsuite/{sim => }/frv/fcklt.cgs (100%) rename sim/testsuite/{sim => }/frv/fckne.cgs (100%) rename sim/testsuite/{sim => }/frv/fckno.cgs (100%) rename sim/testsuite/{sim => }/frv/fcko.cgs (100%) rename sim/testsuite/{sim => }/frv/fckra.cgs (100%) rename sim/testsuite/{sim => }/frv/fcku.cgs (100%) rename sim/testsuite/{sim => }/frv/fckue.cgs (100%) rename sim/testsuite/{sim => }/frv/fckug.cgs (100%) rename sim/testsuite/{sim => }/frv/fckuge.cgs (100%) rename sim/testsuite/{sim => }/frv/fckul.cgs (100%) rename sim/testsuite/{sim => }/frv/fckule.cgs (100%) rename sim/testsuite/{sim => }/frv/fcmpd.cgs (100%) rename sim/testsuite/{sim => }/frv/fcmps.cgs (100%) rename sim/testsuite/{sim => }/frv/fdabss.cgs (100%) rename sim/testsuite/{sim => }/frv/fdadds.cgs (100%) rename sim/testsuite/{sim => }/frv/fdcmps.cgs (100%) rename sim/testsuite/{sim => }/frv/fddivs.cgs (100%) rename sim/testsuite/{sim => }/frv/fditos.cgs (100%) rename sim/testsuite/{sim => }/frv/fdivd.cgs (100%) rename sim/testsuite/{sim => }/frv/fdivs.cgs (100%) rename sim/testsuite/{sim => }/frv/fdmadds.cgs (100%) rename sim/testsuite/{sim => }/frv/fdmas.cgs (100%) rename sim/testsuite/{sim => }/frv/fdmovs.cgs (100%) rename sim/testsuite/{sim => }/frv/fdmss.cgs (100%) rename sim/testsuite/{sim => }/frv/fdmulcs.cgs (100%) rename sim/testsuite/{sim => }/frv/fdmuls.cgs (100%) rename sim/testsuite/{sim => }/frv/fdnegs.cgs (100%) rename sim/testsuite/{sim => }/frv/fdsads.cgs (100%) rename sim/testsuite/{sim => }/frv/fdsqrts.cgs (100%) rename sim/testsuite/{sim => }/frv/fdstoi.cgs (100%) rename sim/testsuite/{sim => }/frv/fdsubs.cgs (100%) rename sim/testsuite/{sim => }/frv/fdtoi.cgs (100%) rename sim/testsuite/{sim => }/frv/fitod.cgs (100%) rename sim/testsuite/{sim => }/frv/fitos.cgs (100%) rename sim/testsuite/{sim => }/frv/fmad.cgs (100%) rename sim/testsuite/{sim => }/frv/fmaddd.cgs (100%) rename sim/testsuite/{sim => }/frv/fmadds.cgs (100%) rename sim/testsuite/{sim => }/frv/fmas.cgs (100%) rename sim/testsuite/{sim => }/frv/fmovd.cgs (100%) rename sim/testsuite/{sim => }/frv/fmovs.cgs (100%) rename sim/testsuite/{sim => }/frv/fmsd.cgs (100%) rename sim/testsuite/{sim => }/frv/fmss.cgs (100%) rename sim/testsuite/{sim => }/frv/fmsubd.cgs (100%) rename sim/testsuite/{sim => }/frv/fmsubs.cgs (100%) rename sim/testsuite/{sim => }/frv/fmuld.cgs (100%) rename sim/testsuite/{sim => }/frv/fmuls.cgs (100%) rename sim/testsuite/{sim => }/frv/fnegd.cgs (100%) rename sim/testsuite/{sim => }/frv/fnegs.cgs (100%) rename sim/testsuite/{sim => }/frv/fnop.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/addss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/allinsn.exp (100%) rename sim/testsuite/{sim => }/frv/fr400/csdiv.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/maddaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/masaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/maveh.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/mclracc.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/mhdseth.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/mhdsets.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/mhsethih.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/mhsethis.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/mhsetloh.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/mhsetlos.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/movgs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/movsg.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/msubaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/scutss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/sdiv.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/sdivi.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/slass.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/smass.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/smsss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/smu.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/subss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/udiv.cgs (100%) rename sim/testsuite/{sim => }/frv/fr400/udivi.cgs (100%) rename sim/testsuite/{sim => }/frv/fr500/allinsn.exp (100%) rename sim/testsuite/{sim => }/frv/fr500/cmqaddhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr500/cmqaddhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr500/cmqsubhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr500/cmqsubhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr500/dcpl.cgs (100%) rename sim/testsuite/{sim => }/frv/fr500/dcul.cgs (100%) rename sim/testsuite/{sim => }/frv/fr500/mclracc.cgs (100%) rename sim/testsuite/{sim => }/frv/fr500/mqaddhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr500/mqaddhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr500/mqsubhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr500/mqsubhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/allinsn.exp (100%) rename sim/testsuite/{sim => }/frv/fr550/cmaddhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmaddhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmcpxiu.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmcpxru.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmmachs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmmachu.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmqaddhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmqaddhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmqmachs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmqmachu.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmqsubhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmqsubhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmsubhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/cmsubhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/dcpl.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/dcul.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mabshs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/maddaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/maddhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/maddhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/masaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mdaddaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mdasaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mdsubaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mmachs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mmachu.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mmrdhs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mmrdhu.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mqaddhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mqaddhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mqmachs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mqmachu.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mqmacxhs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mqsubhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mqsubhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mqxmachs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mqxmacxhs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/msubaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/msubhss.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/msubhus.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/mtrap.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/udiv.cgs (100%) rename sim/testsuite/{sim => }/frv/fr550/udivi.cgs (100%) rename sim/testsuite/{sim => }/frv/fsqrtd.cgs (100%) rename sim/testsuite/{sim => }/frv/fsqrts.cgs (100%) rename sim/testsuite/{sim => }/frv/fstoi.cgs (100%) rename sim/testsuite/{sim => }/frv/fsubd.cgs (100%) rename sim/testsuite/{sim => }/frv/fsubs.cgs (100%) rename sim/testsuite/{sim => }/frv/fteq.cgs (100%) rename sim/testsuite/{sim => }/frv/ftge.cgs (100%) rename sim/testsuite/{sim => }/frv/ftgt.cgs (100%) rename sim/testsuite/{sim => }/frv/ftieq.cgs (100%) rename sim/testsuite/{sim => }/frv/ftige.cgs (100%) rename sim/testsuite/{sim => }/frv/ftigt.cgs (100%) rename sim/testsuite/{sim => }/frv/ftile.cgs (100%) rename sim/testsuite/{sim => }/frv/ftilg.cgs (100%) rename sim/testsuite/{sim => }/frv/ftilt.cgs (100%) rename sim/testsuite/{sim => }/frv/ftine.cgs (100%) rename sim/testsuite/{sim => }/frv/ftino.cgs (100%) rename sim/testsuite/{sim => }/frv/ftio.cgs (100%) rename sim/testsuite/{sim => }/frv/ftira.cgs (100%) rename sim/testsuite/{sim => }/frv/ftiu.cgs (100%) rename sim/testsuite/{sim => }/frv/ftiue.cgs (100%) rename sim/testsuite/{sim => }/frv/ftiug.cgs (100%) rename sim/testsuite/{sim => }/frv/ftiuge.cgs (100%) rename sim/testsuite/{sim => }/frv/ftiul.cgs (100%) rename sim/testsuite/{sim => }/frv/ftle.cgs (100%) rename sim/testsuite/{sim => }/frv/ftlg.cgs (100%) rename sim/testsuite/{sim => }/frv/ftlt.cgs (100%) rename sim/testsuite/{sim => }/frv/ftne.cgs (100%) rename sim/testsuite/{sim => }/frv/ftno.cgs (100%) rename sim/testsuite/{sim => }/frv/fto.cgs (100%) rename sim/testsuite/{sim => }/frv/ftra.cgs (100%) rename sim/testsuite/{sim => }/frv/ftu.cgs (100%) rename sim/testsuite/{sim => }/frv/ftue.cgs (100%) rename sim/testsuite/{sim => }/frv/ftug.cgs (100%) rename sim/testsuite/{sim => }/frv/ftuge.cgs (100%) rename sim/testsuite/{sim => }/frv/ftul.cgs (100%) rename sim/testsuite/{sim => }/frv/ftule.cgs (100%) create mode 100644 sim/testsuite/frv/grloop.ms create mode 100644 sim/testsuite/frv/hello.ms rename sim/testsuite/{sim => }/frv/icei.cgs (100%) rename sim/testsuite/{sim => }/frv/ici.cgs (100%) rename sim/testsuite/{sim => }/frv/icpl.cgs (100%) rename sim/testsuite/{sim => }/frv/icul.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts.exp (100%) rename sim/testsuite/{sim => }/frv/interrupts/Ipipe-fr400.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/Ipipe-fr500.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/badalign-fr550.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/badalign.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/compound-fr550.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/compound.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/data_store_error-fr550.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/data_store_error.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/fp_exception-fr550.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/fp_exception.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/illinsn.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/insn_access_error-fr550.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/insn_access_error.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/mp_exception.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/privileged_instruction.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/regalign.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/reset.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/shadow_regs.cgs (100%) rename sim/testsuite/{sim => }/frv/interrupts/timer.cgs (100%) rename sim/testsuite/{sim => }/frv/jmpil.cgs (100%) rename sim/testsuite/{sim => }/frv/jmpl.cgs (100%) rename sim/testsuite/{sim => }/frv/jmpl.pcgs (100%) rename sim/testsuite/{sim => }/frv/ld.cgs (100%) rename sim/testsuite/{sim => }/frv/ldbf.cgs (100%) rename sim/testsuite/{sim => }/frv/ldbfi.cgs (100%) rename sim/testsuite/{sim => }/frv/ldbfu.cgs (100%) rename sim/testsuite/{sim => }/frv/ldc.cgs (100%) rename sim/testsuite/{sim => }/frv/ldcu.cgs (100%) rename sim/testsuite/{sim => }/frv/ldd.cgs (100%) rename sim/testsuite/{sim => }/frv/lddc.cgs (100%) rename sim/testsuite/{sim => }/frv/lddcu.cgs (100%) rename sim/testsuite/{sim => }/frv/lddf.cgs (100%) rename sim/testsuite/{sim => }/frv/lddfi.cgs (100%) rename sim/testsuite/{sim => }/frv/lddfu.cgs (100%) rename sim/testsuite/{sim => }/frv/lddi.cgs (100%) rename sim/testsuite/{sim => }/frv/lddu.cgs (100%) rename sim/testsuite/{sim => }/frv/ldf.cgs (100%) rename sim/testsuite/{sim => }/frv/ldfi.cgs (100%) rename sim/testsuite/{sim => }/frv/ldfu.cgs (100%) rename sim/testsuite/{sim => }/frv/ldhf.cgs (100%) rename sim/testsuite/{sim => }/frv/ldhfi.cgs (100%) rename sim/testsuite/{sim => }/frv/ldhfu.cgs (100%) rename sim/testsuite/{sim => }/frv/ldi.cgs (100%) rename sim/testsuite/{sim => }/frv/ldq.cgs (100%) rename sim/testsuite/{sim => }/frv/ldqc.cgs (100%) rename sim/testsuite/{sim => }/frv/ldqcu.cgs (100%) rename sim/testsuite/{sim => }/frv/ldqf.cgs (100%) rename sim/testsuite/{sim => }/frv/ldqfi.cgs (100%) rename sim/testsuite/{sim => }/frv/ldqfu.cgs (100%) rename sim/testsuite/{sim => }/frv/ldqi.cgs (100%) rename sim/testsuite/{sim => }/frv/ldqu.cgs (100%) rename sim/testsuite/{sim => }/frv/ldsb.cgs (100%) rename sim/testsuite/{sim => }/frv/ldsbi.cgs (100%) rename sim/testsuite/{sim => }/frv/ldsbu.cgs (100%) rename sim/testsuite/{sim => }/frv/ldsh.cgs (100%) rename sim/testsuite/{sim => }/frv/ldshi.cgs (100%) rename sim/testsuite/{sim => }/frv/ldshu.cgs (100%) rename sim/testsuite/{sim => }/frv/ldu.cgs (100%) rename sim/testsuite/{sim => }/frv/ldub.cgs (100%) rename sim/testsuite/{sim => }/frv/ldubi.cgs (100%) rename sim/testsuite/{sim => }/frv/ldubu.cgs (100%) rename sim/testsuite/{sim => }/frv/lduh.cgs (100%) rename sim/testsuite/{sim => }/frv/lduhi.cgs (100%) rename sim/testsuite/{sim => }/frv/lduhu.cgs (100%) rename sim/testsuite/{sim => }/frv/lrbranch.pcgs (100%) rename sim/testsuite/{sim => }/frv/mabshs.cgs (100%) rename sim/testsuite/{sim => }/frv/maddhss.cgs (100%) rename sim/testsuite/{sim => }/frv/maddhus.cgs (100%) rename sim/testsuite/{sim => }/frv/mand.cgs (100%) rename sim/testsuite/{sim => }/frv/maveh.cgs (100%) rename sim/testsuite/{sim => }/frv/mbtoh.cgs (100%) rename sim/testsuite/{sim => }/frv/mbtohe.cgs (100%) rename sim/testsuite/{sim => }/frv/mclracc.cgs (100%) rename sim/testsuite/{sim => }/frv/mcmpsh.cgs (100%) rename sim/testsuite/{sim => }/frv/mcmpuh.cgs (100%) rename sim/testsuite/{sim => }/frv/mcop1.cgs (100%) rename sim/testsuite/{sim => }/frv/mcop2.cgs (100%) rename sim/testsuite/{sim => }/frv/mcplhi.cgs (100%) rename sim/testsuite/{sim => }/frv/mcpli.cgs (100%) rename sim/testsuite/{sim => }/frv/mcpxis.cgs (100%) rename sim/testsuite/{sim => }/frv/mcpxiu.cgs (100%) rename sim/testsuite/{sim => }/frv/mcpxrs.cgs (100%) rename sim/testsuite/{sim => }/frv/mcpxru.cgs (100%) rename sim/testsuite/{sim => }/frv/mcut.cgs (100%) rename sim/testsuite/{sim => }/frv/mcuti.cgs (100%) rename sim/testsuite/{sim => }/frv/mcutss.cgs (100%) rename sim/testsuite/{sim => }/frv/mcutssi.cgs (100%) rename sim/testsuite/{sim => }/frv/mdaddaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/mdasaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/mdcutssi.cgs (100%) rename sim/testsuite/{sim => }/frv/mdpackh.cgs (100%) rename sim/testsuite/{sim => }/frv/mdrotli.cgs (100%) rename sim/testsuite/{sim => }/frv/mdsubaccs.cgs (100%) rename sim/testsuite/{sim => }/frv/mdunpackh.cgs (100%) rename sim/testsuite/{sim => }/frv/membar.cgs (100%) rename sim/testsuite/{sim => }/frv/mexpdhd.cgs (100%) rename sim/testsuite/{sim => }/frv/mexpdhw.cgs (100%) rename sim/testsuite/{sim => }/frv/mhdseth.cgs (100%) rename sim/testsuite/{sim => }/frv/mhdsets.cgs (100%) rename sim/testsuite/{sim => }/frv/mhsethih.cgs (100%) rename sim/testsuite/{sim => }/frv/mhsethis.cgs (100%) rename sim/testsuite/{sim => }/frv/mhsetloh.cgs (100%) rename sim/testsuite/{sim => }/frv/mhsetlos.cgs (100%) rename sim/testsuite/{sim => }/frv/mhtob.cgs (100%) create mode 100644 sim/testsuite/frv/misc.exp rename sim/testsuite/{sim => }/frv/mmachs.cgs (100%) rename sim/testsuite/{sim => }/frv/mmachu.cgs (100%) rename sim/testsuite/{sim => }/frv/mmrdhs.cgs (100%) rename sim/testsuite/{sim => }/frv/mmrdhu.cgs (100%) rename sim/testsuite/{sim => }/frv/mmulhs.cgs (100%) rename sim/testsuite/{sim => }/frv/mmulhu.cgs (100%) rename sim/testsuite/{sim => }/frv/mmulxhs.cgs (100%) rename sim/testsuite/{sim => }/frv/mmulxhu.cgs (100%) rename sim/testsuite/{sim => }/frv/mnop.cgs (100%) rename sim/testsuite/{sim => }/frv/mnot.cgs (100%) rename sim/testsuite/{sim => }/frv/mor.cgs (100%) rename sim/testsuite/{sim => }/frv/mov.cgs (100%) rename sim/testsuite/{sim => }/frv/movfg.cgs (100%) rename sim/testsuite/{sim => }/frv/movfgd.cgs (100%) rename sim/testsuite/{sim => }/frv/movfgq.cgs (100%) rename sim/testsuite/{sim => }/frv/movgf.cgs (100%) rename sim/testsuite/{sim => }/frv/movgfd.cgs (100%) rename sim/testsuite/{sim => }/frv/movgfq.cgs (100%) rename sim/testsuite/{sim => }/frv/movgs.cgs (100%) rename sim/testsuite/{sim => }/frv/movsg.cgs (100%) rename sim/testsuite/{sim => }/frv/mpackh.cgs (100%) rename sim/testsuite/{sim => }/frv/mqcpxis.cgs (100%) rename sim/testsuite/{sim => }/frv/mqcpxiu.cgs (100%) rename sim/testsuite/{sim => }/frv/mqcpxrs.cgs (100%) rename sim/testsuite/{sim => }/frv/mqcpxru.cgs (100%) rename sim/testsuite/{sim => }/frv/mqlclrhs.cgs (100%) rename sim/testsuite/{sim => }/frv/mqlmths.cgs (100%) rename sim/testsuite/{sim => }/frv/mqmachs.cgs (100%) rename sim/testsuite/{sim => }/frv/mqmachu.cgs (100%) rename sim/testsuite/{sim => }/frv/mqmacxhs.cgs (100%) rename sim/testsuite/{sim => }/frv/mqmulhs.cgs (100%) rename sim/testsuite/{sim => }/frv/mqmulhu.cgs (100%) rename sim/testsuite/{sim => }/frv/mqmulxhs.cgs (100%) rename sim/testsuite/{sim => }/frv/mqmulxhu.cgs (100%) rename sim/testsuite/{sim => }/frv/mqsaths.cgs (100%) rename sim/testsuite/{sim => }/frv/mqsllhi.cgs (100%) rename sim/testsuite/{sim => }/frv/mqsrahi.cgs (100%) rename sim/testsuite/{sim => }/frv/mqxmachs.cgs (100%) rename sim/testsuite/{sim => }/frv/mqxmacxhs.cgs (100%) rename sim/testsuite/{sim => }/frv/mrdacc.cgs (100%) rename sim/testsuite/{sim => }/frv/mrdaccg.cgs (100%) rename sim/testsuite/{sim => }/frv/mrotli.cgs (100%) rename sim/testsuite/{sim => }/frv/mrotri.cgs (100%) rename sim/testsuite/{sim => }/frv/msaths.cgs (100%) rename sim/testsuite/{sim => }/frv/msathu.cgs (100%) rename sim/testsuite/{sim => }/frv/msllhi.cgs (100%) rename sim/testsuite/{sim => }/frv/msrahi.cgs (100%) rename sim/testsuite/{sim => }/frv/msrlhi.cgs (100%) rename sim/testsuite/{sim => }/frv/msubhss.cgs (100%) rename sim/testsuite/{sim => }/frv/msubhus.cgs (100%) rename sim/testsuite/{sim => }/frv/mtrap.cgs (100%) rename sim/testsuite/{sim => }/frv/munpackh.cgs (100%) rename sim/testsuite/{sim => }/frv/mwcut.cgs (100%) rename sim/testsuite/{sim => }/frv/mwcuti.cgs (100%) rename sim/testsuite/{sim => }/frv/mwtacc.cgs (100%) rename sim/testsuite/{sim => }/frv/mwtaccg.cgs (100%) rename sim/testsuite/{sim => }/frv/mxor.cgs (100%) rename sim/testsuite/{sim => }/frv/nandcr.cgs (100%) rename sim/testsuite/{sim => }/frv/nandncr.cgs (100%) rename sim/testsuite/{sim => }/frv/nfadds.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdadds.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdcmps.cgs (100%) rename sim/testsuite/{sim => }/frv/nfddivs.cgs (100%) rename sim/testsuite/{sim => }/frv/nfditos.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdivs.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdmadds.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdmas.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdmss.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdmulcs.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdmuls.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdsads.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdsqrts.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdstoi.cgs (100%) rename sim/testsuite/{sim => }/frv/nfdsubs.cgs (100%) rename sim/testsuite/{sim => }/frv/nfitos.cgs (100%) rename sim/testsuite/{sim => }/frv/nfmadds.cgs (100%) rename sim/testsuite/{sim => }/frv/nfmas.cgs (100%) rename sim/testsuite/{sim => }/frv/nfmss.cgs (100%) rename sim/testsuite/{sim => }/frv/nfmsubs.cgs (100%) rename sim/testsuite/{sim => }/frv/nfmuls.cgs (100%) rename sim/testsuite/{sim => }/frv/nfsqrts.cgs (100%) rename sim/testsuite/{sim => }/frv/nfstoi.cgs (100%) rename sim/testsuite/{sim => }/frv/nfsubs.cgs (100%) rename sim/testsuite/{sim => }/frv/nld.cgs (100%) rename sim/testsuite/{sim => }/frv/nldbf.cgs (100%) rename sim/testsuite/{sim => }/frv/nldbfi.cgs (100%) rename sim/testsuite/{sim => }/frv/nldbfu.cgs (100%) rename sim/testsuite/{sim => }/frv/nldd.cgs (100%) rename sim/testsuite/{sim => }/frv/nlddf.cgs (100%) rename sim/testsuite/{sim => }/frv/nlddfi.cgs (100%) rename sim/testsuite/{sim => }/frv/nlddfu.cgs (100%) rename sim/testsuite/{sim => }/frv/nlddi.cgs (100%) rename sim/testsuite/{sim => }/frv/nlddu.cgs (100%) rename sim/testsuite/{sim => }/frv/nldf.cgs (100%) rename sim/testsuite/{sim => }/frv/nldfi.cgs (100%) rename sim/testsuite/{sim => }/frv/nldfu.cgs (100%) rename sim/testsuite/{sim => }/frv/nldhf.cgs (100%) rename sim/testsuite/{sim => }/frv/nldhfi.cgs (100%) rename sim/testsuite/{sim => }/frv/nldhfu.cgs (100%) rename sim/testsuite/{sim => }/frv/nldi.cgs (100%) rename sim/testsuite/{sim => }/frv/nldq.cgs (100%) rename sim/testsuite/{sim => }/frv/nldqf.cgs (100%) rename sim/testsuite/{sim => }/frv/nldqfi.cgs (100%) rename sim/testsuite/{sim => }/frv/nldqfu.cgs (100%) rename sim/testsuite/{sim => }/frv/nldqu.cgs (100%) rename sim/testsuite/{sim => }/frv/nldsb.cgs (100%) rename sim/testsuite/{sim => }/frv/nldsbi.cgs (100%) rename sim/testsuite/{sim => }/frv/nldsbu.cgs (100%) rename sim/testsuite/{sim => }/frv/nldsh.cgs (100%) rename sim/testsuite/{sim => }/frv/nldshi.cgs (100%) rename sim/testsuite/{sim => }/frv/nldshu.cgs (100%) rename sim/testsuite/{sim => }/frv/nldu.cgs (100%) rename sim/testsuite/{sim => }/frv/nldub.cgs (100%) rename sim/testsuite/{sim => }/frv/nldubi.cgs (100%) rename sim/testsuite/{sim => }/frv/nldubu.cgs (100%) rename sim/testsuite/{sim => }/frv/nlduh.cgs (100%) rename sim/testsuite/{sim => }/frv/nlduhi.cgs (100%) rename sim/testsuite/{sim => }/frv/nlduhu.cgs (100%) rename sim/testsuite/{sim => }/frv/nop.cgs (100%) rename sim/testsuite/{sim => }/frv/norcr.cgs (100%) rename sim/testsuite/{sim => }/frv/norncr.cgs (100%) rename sim/testsuite/{sim => }/frv/not.cgs (100%) rename sim/testsuite/{sim => }/frv/notcr.cgs (100%) rename sim/testsuite/{sim => }/frv/nsdiv.cgs (100%) rename sim/testsuite/{sim => }/frv/nsdivi.cgs (100%) rename sim/testsuite/{sim => }/frv/nudiv.cgs (100%) rename sim/testsuite/{sim => }/frv/nudivi.cgs (100%) rename sim/testsuite/{sim => }/frv/or.cgs (100%) rename sim/testsuite/{sim => }/frv/orcc.cgs (100%) rename sim/testsuite/{sim => }/frv/orcr.cgs (100%) rename sim/testsuite/{sim => }/frv/ori.cgs (100%) rename sim/testsuite/{sim => }/frv/oricc.cgs (100%) rename sim/testsuite/{sim => }/frv/orncr.cgs (100%) rename sim/testsuite/{sim => }/frv/parallel.exp (100%) rename sim/testsuite/{sim => }/frv/ret.cgs (100%) rename sim/testsuite/{sim => }/frv/rett.cgs (100%) rename sim/testsuite/{sim => }/frv/scan.cgs (100%) rename sim/testsuite/{sim => }/frv/scani.cgs (100%) rename sim/testsuite/{sim => }/frv/sdiv.cgs (100%) rename sim/testsuite/{sim => }/frv/sdivi.cgs (100%) rename sim/testsuite/{sim => }/frv/sethi.cgs (100%) rename sim/testsuite/{sim => }/frv/sethilo.pcgs (100%) rename sim/testsuite/{sim => }/frv/setlo.cgs (100%) rename sim/testsuite/{sim => }/frv/setlos.cgs (100%) rename sim/testsuite/{sim => }/frv/sll.cgs (100%) rename sim/testsuite/{sim => }/frv/sllcc.cgs (100%) rename sim/testsuite/{sim => }/frv/slli.cgs (100%) rename sim/testsuite/{sim => }/frv/sllicc.cgs (100%) rename sim/testsuite/{sim => }/frv/smul.cgs (100%) rename sim/testsuite/{sim => }/frv/smulcc.cgs (100%) rename sim/testsuite/{sim => }/frv/smuli.cgs (100%) rename sim/testsuite/{sim => }/frv/smulicc.cgs (100%) rename sim/testsuite/{sim => }/frv/sra.cgs (100%) rename sim/testsuite/{sim => }/frv/sracc.cgs (100%) rename sim/testsuite/{sim => }/frv/srai.cgs (100%) rename sim/testsuite/{sim => }/frv/sraicc.cgs (100%) rename sim/testsuite/{sim => }/frv/srl.cgs (100%) rename sim/testsuite/{sim => }/frv/srlcc.cgs (100%) rename sim/testsuite/{sim => }/frv/srli.cgs (100%) rename sim/testsuite/{sim => }/frv/srlicc.cgs (100%) rename sim/testsuite/{sim => }/frv/st.cgs (100%) rename sim/testsuite/{sim => }/frv/stb.cgs (100%) rename sim/testsuite/{sim => }/frv/stbf.cgs (100%) rename sim/testsuite/{sim => }/frv/stbfi.cgs (100%) rename sim/testsuite/{sim => }/frv/stbfu.cgs (100%) rename sim/testsuite/{sim => }/frv/stbi.cgs (100%) rename sim/testsuite/{sim => }/frv/stbu.cgs (100%) rename sim/testsuite/{sim => }/frv/stc.cgs (100%) rename sim/testsuite/{sim => }/frv/stcu.cgs (100%) rename sim/testsuite/{sim => }/frv/std.cgs (100%) rename sim/testsuite/{sim => }/frv/std.pcgs (100%) rename sim/testsuite/{sim => }/frv/stdc.cgs (100%) rename sim/testsuite/{sim => }/frv/stdc.pcgs (100%) rename sim/testsuite/{sim => }/frv/stdcu.cgs (100%) rename sim/testsuite/{sim => }/frv/stdf.cgs (100%) rename sim/testsuite/{sim => }/frv/stdf.pcgs (100%) rename sim/testsuite/{sim => }/frv/stdfi.cgs (100%) rename sim/testsuite/{sim => }/frv/stdfu.cgs (100%) rename sim/testsuite/{sim => }/frv/stdi.cgs (100%) rename sim/testsuite/{sim => }/frv/stdu.cgs (100%) rename sim/testsuite/{sim => }/frv/stf.cgs (100%) rename sim/testsuite/{sim => }/frv/stfi.cgs (100%) rename sim/testsuite/{sim => }/frv/stfu.cgs (100%) rename sim/testsuite/{sim => }/frv/sth.cgs (100%) rename sim/testsuite/{sim => }/frv/sthf.cgs (100%) rename sim/testsuite/{sim => }/frv/sthfi.cgs (100%) rename sim/testsuite/{sim => }/frv/sthfu.cgs (100%) rename sim/testsuite/{sim => }/frv/sthi.cgs (100%) rename sim/testsuite/{sim => }/frv/sthu.cgs (100%) rename sim/testsuite/{sim => }/frv/sti.cgs (100%) rename sim/testsuite/{sim => }/frv/stq.cgs (100%) rename sim/testsuite/{sim => }/frv/stq.pcgs (100%) rename sim/testsuite/{sim => }/frv/stqc.cgs (100%) rename sim/testsuite/{sim => }/frv/stqc.pcgs (100%) rename sim/testsuite/{sim => }/frv/stqcu.cgs (100%) rename sim/testsuite/{sim => }/frv/stqf.cgs (100%) rename sim/testsuite/{sim => }/frv/stqf.pcgs (100%) rename sim/testsuite/{sim => }/frv/stqfi.cgs (100%) rename sim/testsuite/{sim => }/frv/stqfu.cgs (100%) rename sim/testsuite/{sim => }/frv/stqi.cgs (100%) rename sim/testsuite/{sim => }/frv/stqu.cgs (100%) rename sim/testsuite/{sim => }/frv/stu.cgs (100%) rename sim/testsuite/{sim => }/frv/sub.cgs (100%) rename sim/testsuite/{sim => }/frv/subcc.cgs (100%) rename sim/testsuite/{sim => }/frv/subi.cgs (100%) rename sim/testsuite/{sim => }/frv/subicc.cgs (100%) rename sim/testsuite/{sim => }/frv/subx.cgs (100%) rename sim/testsuite/{sim => }/frv/subxcc.cgs (100%) rename sim/testsuite/{sim => }/frv/subxi.cgs (100%) rename sim/testsuite/{sim => }/frv/subxicc.cgs (100%) rename sim/testsuite/{sim => }/frv/swap.cgs (100%) rename sim/testsuite/{sim => }/frv/swapi.cgs (100%) rename sim/testsuite/{sim => }/frv/tc.cgs (100%) rename sim/testsuite/{sim => }/frv/teq.cgs (100%) rename sim/testsuite/{sim => }/frv/testutils.inc (100%) rename sim/testsuite/{sim => }/frv/tge.cgs (100%) rename sim/testsuite/{sim => }/frv/tgt.cgs (100%) rename sim/testsuite/{sim => }/frv/thi.cgs (100%) rename sim/testsuite/{sim => }/frv/tic.cgs (100%) rename sim/testsuite/{sim => }/frv/tieq.cgs (100%) rename sim/testsuite/{sim => }/frv/tige.cgs (100%) rename sim/testsuite/{sim => }/frv/tigt.cgs (100%) rename sim/testsuite/{sim => }/frv/tihi.cgs (100%) rename sim/testsuite/{sim => }/frv/tile.cgs (100%) rename sim/testsuite/{sim => }/frv/tils.cgs (100%) rename sim/testsuite/{sim => }/frv/tilt.cgs (100%) rename sim/testsuite/{sim => }/frv/tin.cgs (100%) rename sim/testsuite/{sim => }/frv/tinc.cgs (100%) rename sim/testsuite/{sim => }/frv/tine.cgs (100%) rename sim/testsuite/{sim => }/frv/tino.cgs (100%) rename sim/testsuite/{sim => }/frv/tinv.cgs (100%) rename sim/testsuite/{sim => }/frv/tip.cgs (100%) rename sim/testsuite/{sim => }/frv/tira.cgs (100%) rename sim/testsuite/{sim => }/frv/tiv.cgs (100%) rename sim/testsuite/{sim => }/frv/tle.cgs (100%) rename sim/testsuite/{sim => }/frv/tls.cgs (100%) rename sim/testsuite/{sim => }/frv/tlt.cgs (100%) rename sim/testsuite/{sim => }/frv/tn.cgs (100%) rename sim/testsuite/{sim => }/frv/tnc.cgs (100%) rename sim/testsuite/{sim => }/frv/tne.cgs (100%) rename sim/testsuite/{sim => }/frv/tno.cgs (100%) rename sim/testsuite/{sim => }/frv/tnv.cgs (100%) rename sim/testsuite/{sim => }/frv/tp.cgs (100%) rename sim/testsuite/{sim => }/frv/tra.cgs (100%) rename sim/testsuite/{sim => }/frv/tv.cgs (100%) rename sim/testsuite/{sim => }/frv/udiv.cgs (100%) rename sim/testsuite/{sim => }/frv/udivi.cgs (100%) rename sim/testsuite/{sim => }/frv/umul.cgs (100%) rename sim/testsuite/{sim => }/frv/umulcc.cgs (100%) rename sim/testsuite/{sim => }/frv/umuli.cgs (100%) rename sim/testsuite/{sim => }/frv/umulicc.cgs (100%) rename sim/testsuite/{sim => }/frv/xor.cgs (100%) rename sim/testsuite/{sim => }/frv/xorcc.cgs (100%) rename sim/testsuite/{sim => }/frv/xorcr.cgs (100%) rename sim/testsuite/{sim => }/frv/xori.cgs (100%) rename sim/testsuite/{sim => }/frv/xoricc.cgs (100%) rename sim/testsuite/{sim => }/ft32/ChangeLog (100%) rename sim/testsuite/{sim => }/ft32/allinsn.exp (100%) rename sim/testsuite/{sim => }/ft32/basic.s (100%) rename sim/testsuite/{sim => }/ft32/testutils.inc (100%) rename sim/testsuite/{sim => }/h8300/ChangeLog (100%) rename sim/testsuite/{sim => }/h8300/addb.s (100%) rename sim/testsuite/{sim => }/h8300/addl.s (100%) rename sim/testsuite/{sim => }/h8300/adds.s (100%) rename sim/testsuite/{sim => }/h8300/addw.s (100%) rename sim/testsuite/{sim => }/h8300/addx.s (100%) rename sim/testsuite/{sim => }/h8300/allinsn.exp (100%) rename sim/testsuite/{sim => }/h8300/andb.s (100%) rename sim/testsuite/{sim => }/h8300/andl.s (100%) rename sim/testsuite/{sim => }/h8300/andw.s (100%) rename sim/testsuite/{sim => }/h8300/band.s (100%) rename sim/testsuite/{sim => }/h8300/bfld.s (100%) rename sim/testsuite/{sim => }/h8300/biand.s (100%) rename sim/testsuite/{sim => }/h8300/bra.s (100%) rename sim/testsuite/{sim => }/h8300/brabc.s (100%) rename sim/testsuite/{sim => }/h8300/bset.s (100%) rename sim/testsuite/{sim => }/h8300/cmpb.s (100%) rename sim/testsuite/{sim => }/h8300/cmpl.s (100%) rename sim/testsuite/{sim => }/h8300/cmpw.s (100%) rename sim/testsuite/{sim => }/h8300/daa.s (100%) rename sim/testsuite/{sim => }/h8300/das.s (100%) rename sim/testsuite/{sim => }/h8300/dec.s (100%) rename sim/testsuite/{sim => }/h8300/div.s (100%) rename sim/testsuite/{sim => }/h8300/extl.s (100%) rename sim/testsuite/{sim => }/h8300/extw.s (100%) rename sim/testsuite/{sim => }/h8300/inc.s (100%) rename sim/testsuite/{sim => }/h8300/jmp.s (100%) rename sim/testsuite/{sim => }/h8300/ldc.s (100%) rename sim/testsuite/{sim => }/h8300/ldm.s (100%) rename sim/testsuite/{sim => }/h8300/mac.s (100%) rename sim/testsuite/{sim => }/h8300/mova.s (100%) rename sim/testsuite/{sim => }/h8300/movb.s (100%) rename sim/testsuite/{sim => }/h8300/movl.s (100%) rename sim/testsuite/{sim => }/h8300/movmd.s (100%) rename sim/testsuite/{sim => }/h8300/movsd.s (100%) rename sim/testsuite/{sim => }/h8300/movw.s (100%) rename sim/testsuite/{sim => }/h8300/mul.s (100%) rename sim/testsuite/{sim => }/h8300/neg.s (100%) rename sim/testsuite/{sim => }/h8300/nop.s (100%) rename sim/testsuite/{sim => }/h8300/not.s (100%) rename sim/testsuite/{sim => }/h8300/orb.s (100%) rename sim/testsuite/{sim => }/h8300/orl.s (100%) rename sim/testsuite/{sim => }/h8300/orw.s (100%) rename sim/testsuite/{sim => }/h8300/rotl.s (100%) rename sim/testsuite/{sim => }/h8300/rotr.s (100%) rename sim/testsuite/{sim => }/h8300/rotxl.s (100%) rename sim/testsuite/{sim => }/h8300/rotxr.s (100%) rename sim/testsuite/{sim => }/h8300/shal.s (100%) rename sim/testsuite/{sim => }/h8300/shar.s (100%) rename sim/testsuite/{sim => }/h8300/shll.s (100%) rename sim/testsuite/{sim => }/h8300/shlr.s (100%) rename sim/testsuite/{sim => }/h8300/stack.s (100%) rename sim/testsuite/{sim => }/h8300/stc.s (100%) rename sim/testsuite/{sim => }/h8300/subb.s (100%) rename sim/testsuite/{sim => }/h8300/subl.s (100%) rename sim/testsuite/{sim => }/h8300/subs.s (100%) rename sim/testsuite/{sim => }/h8300/subw.s (100%) rename sim/testsuite/{sim => }/h8300/subx.s (100%) rename sim/testsuite/{sim => }/h8300/tas.s (100%) rename sim/testsuite/{sim => }/h8300/testutils.inc (100%) rename sim/testsuite/{sim => }/h8300/xorb.s (100%) rename sim/testsuite/{sim => }/h8300/xorl.s (100%) rename sim/testsuite/{sim => }/h8300/xorw.s (100%) rename sim/testsuite/{sim => }/iq2000/ChangeLog (100%) rename sim/testsuite/{sim => }/iq2000/allinsn.exp (100%) rename sim/testsuite/{sim => }/iq2000/pass.s (100%) rename sim/testsuite/{sim => }/iq2000/testutils.inc (100%) rename sim/testsuite/{sim => }/lm32/ChangeLog (100%) rename sim/testsuite/{sim => }/lm32/allinsn.exp (100%) rename sim/testsuite/{sim => }/lm32/pass.s (100%) rename sim/testsuite/{sim => }/lm32/testutils.inc (100%) rename sim/testsuite/{sim => }/m32c/ChangeLog (100%) rename sim/testsuite/{sim => }/m32c/allinsn.exp (100%) rename sim/testsuite/{sim => }/m32c/blinky.s (100%) rename sim/testsuite/{sim => }/m32c/fail.s (100%) rename sim/testsuite/{sim => }/m32c/gloss.s (100%) rename sim/testsuite/{sim => }/m32c/pass.s (100%) rename sim/testsuite/{sim => }/m32c/sample.ld (100%) rename sim/testsuite/{sim => }/m32c/sample.s (100%) rename sim/testsuite/{sim => }/m32c/sample2.c (100%) rename sim/testsuite/{sim => }/m32c/testutils.inc (100%) delete mode 100644 sim/testsuite/m32r-elf/ChangeLog delete mode 100644 sim/testsuite/m32r-elf/Makefile.in delete mode 100755 sim/testsuite/m32r-elf/configure delete mode 100644 sim/testsuite/m32r-elf/configure.ac delete mode 100644 sim/testsuite/m32r-elf/exit47.s delete mode 100644 sim/testsuite/m32r-elf/hello.s delete mode 100644 sim/testsuite/m32r-elf/loop.s create mode 100644 sim/testsuite/m32r/ChangeLog rename sim/testsuite/{sim => }/m32r/add.cgs (100%) rename sim/testsuite/{sim => }/m32r/add3.cgs (100%) rename sim/testsuite/{sim => }/m32r/addi.cgs (100%) rename sim/testsuite/{sim => }/m32r/addv.cgs (100%) rename sim/testsuite/{sim => }/m32r/addv3.cgs (100%) rename sim/testsuite/{sim => }/m32r/addx.cgs (100%) rename sim/testsuite/{sim => }/m32r/allinsn.exp (100%) rename sim/testsuite/{sim => }/m32r/and.cgs (100%) rename sim/testsuite/{sim => }/m32r/and3.cgs (100%) rename sim/testsuite/{sim => }/m32r/bc24.cgs (100%) rename sim/testsuite/{sim => }/m32r/bc8.cgs (100%) rename sim/testsuite/{sim => }/m32r/beq.cgs (100%) rename sim/testsuite/{sim => }/m32r/beqz.cgs (100%) rename sim/testsuite/{sim => }/m32r/bgez.cgs (100%) rename sim/testsuite/{sim => }/m32r/bgtz.cgs (100%) rename sim/testsuite/{sim => }/m32r/bl24.cgs (100%) rename sim/testsuite/{sim => }/m32r/bl8.cgs (100%) rename sim/testsuite/{sim => }/m32r/blez.cgs (100%) rename sim/testsuite/{sim => }/m32r/bltz.cgs (100%) rename sim/testsuite/{sim => }/m32r/bnc24.cgs (100%) rename sim/testsuite/{sim => }/m32r/bnc8.cgs (100%) rename sim/testsuite/{sim => }/m32r/bne.cgs (100%) rename sim/testsuite/{sim => }/m32r/bnez.cgs (100%) rename sim/testsuite/{sim => }/m32r/bra24.cgs (100%) rename sim/testsuite/{sim => }/m32r/bra8.cgs (100%) rename sim/testsuite/{sim => }/m32r/cmp.cgs (100%) rename sim/testsuite/{sim => }/m32r/cmpi.cgs (100%) rename sim/testsuite/{sim => }/m32r/cmpu.cgs (100%) rename sim/testsuite/{sim => }/m32r/cmpui.cgs (100%) rename sim/testsuite/{sim => }/m32r/div.cgs (100%) rename sim/testsuite/{sim => }/m32r/divu.cgs (100%) create mode 100644 sim/testsuite/m32r/exit47.ms rename sim/testsuite/{sim => }/m32r/hello.ms (100%) rename sim/testsuite/{sim => }/m32r/hw-trap.ms (100%) rename sim/testsuite/{sim => }/m32r/jl.cgs (100%) rename sim/testsuite/{sim => }/m32r/jmp.cgs (100%) rename sim/testsuite/{sim => }/m32r/ld-d.cgs (100%) rename sim/testsuite/{sim => }/m32r/ld-plus.cgs (100%) rename sim/testsuite/{sim => }/m32r/ld.cgs (100%) rename sim/testsuite/{sim => }/m32r/ld24.cgs (100%) rename sim/testsuite/{sim => }/m32r/ldb-d.cgs (100%) rename sim/testsuite/{sim => }/m32r/ldb.cgs (100%) rename sim/testsuite/{sim => }/m32r/ldh-d.cgs (100%) rename sim/testsuite/{sim => }/m32r/ldh.cgs (100%) rename sim/testsuite/{sim => }/m32r/ldi16.cgs (100%) rename sim/testsuite/{sim => }/m32r/ldi8.cgs (100%) rename sim/testsuite/{sim => }/m32r/ldub-d.cgs (100%) rename sim/testsuite/{sim => }/m32r/ldub.cgs (100%) rename sim/testsuite/{sim => }/m32r/lduh-d.cgs (100%) rename sim/testsuite/{sim => }/m32r/lduh.cgs (100%) rename sim/testsuite/{sim => }/m32r/lock.cgs (100%) rename sim/testsuite/{sim => }/m32r/machi.cgs (100%) rename sim/testsuite/{sim => }/m32r/maclo.cgs (100%) rename sim/testsuite/{sim => }/m32r/macwhi.cgs (100%) rename sim/testsuite/{sim => }/m32r/macwlo.cgs (100%) rename sim/testsuite/{sim => }/m32r/misc.exp (100%) rename sim/testsuite/{sim => }/m32r/mul.cgs (100%) rename sim/testsuite/{sim => }/m32r/mulhi.cgs (100%) rename sim/testsuite/{sim => }/m32r/mullo.cgs (100%) rename sim/testsuite/{sim => }/m32r/mulwhi.cgs (100%) rename sim/testsuite/{sim => }/m32r/mulwlo.cgs (100%) rename sim/testsuite/{sim => }/m32r/mv.cgs (100%) rename sim/testsuite/{sim => }/m32r/mvfachi.cgs (100%) rename sim/testsuite/{sim => }/m32r/mvfaclo.cgs (100%) rename sim/testsuite/{sim => }/m32r/mvfacmi.cgs (100%) rename sim/testsuite/{sim => }/m32r/mvfc.cgs (100%) rename sim/testsuite/{sim => }/m32r/mvtachi.cgs (100%) rename sim/testsuite/{sim => }/m32r/mvtaclo.cgs (100%) rename sim/testsuite/{sim => }/m32r/mvtc.cgs (100%) rename sim/testsuite/{sim => }/m32r/neg.cgs (100%) rename sim/testsuite/{sim => }/m32r/nop.cgs (100%) rename sim/testsuite/{sim => }/m32r/not.cgs (100%) rename sim/testsuite/{sim => }/m32r/or.cgs (100%) rename sim/testsuite/{sim => }/m32r/or3.cgs (100%) rename sim/testsuite/{sim => }/m32r/rac.cgs (100%) rename sim/testsuite/{sim => }/m32r/rach.cgs (100%) rename sim/testsuite/{sim => }/m32r/rem.cgs (100%) rename sim/testsuite/{sim => }/m32r/remu.cgs (100%) rename sim/testsuite/{sim => }/m32r/rte.cgs (100%) rename sim/testsuite/{sim => }/m32r/seth.cgs (100%) rename sim/testsuite/{sim => }/m32r/sll.cgs (100%) rename sim/testsuite/{sim => }/m32r/sll3.cgs (100%) rename sim/testsuite/{sim => }/m32r/slli.cgs (100%) rename sim/testsuite/{sim => }/m32r/sra.cgs (100%) rename sim/testsuite/{sim => }/m32r/sra3.cgs (100%) rename sim/testsuite/{sim => }/m32r/srai.cgs (100%) rename sim/testsuite/{sim => }/m32r/srl.cgs (100%) rename sim/testsuite/{sim => }/m32r/srl3.cgs (100%) rename sim/testsuite/{sim => }/m32r/srli.cgs (100%) rename sim/testsuite/{sim => }/m32r/st-d.cgs (100%) rename sim/testsuite/{sim => }/m32r/st-minus.cgs (100%) rename sim/testsuite/{sim => }/m32r/st-plus.cgs (100%) rename sim/testsuite/{sim => }/m32r/st.cgs (100%) rename sim/testsuite/{sim => }/m32r/stb-d.cgs (100%) rename sim/testsuite/{sim => }/m32r/stb.cgs (100%) rename sim/testsuite/{sim => }/m32r/sth-d.cgs (100%) rename sim/testsuite/{sim => }/m32r/sth.cgs (100%) rename sim/testsuite/{sim => }/m32r/sub.cgs (100%) rename sim/testsuite/{sim => }/m32r/subv.cgs (100%) rename sim/testsuite/{sim => }/m32r/subx.cgs (100%) rename sim/testsuite/{sim => }/m32r/testutils.inc (100%) rename sim/testsuite/{sim => }/m32r/trap.cgs (100%) rename sim/testsuite/{sim => }/m32r/unlock.cgs (100%) rename sim/testsuite/{sim => }/m32r/uread16.ms (100%) rename sim/testsuite/{sim => }/m32r/uread32.ms (100%) rename sim/testsuite/{sim => }/m32r/uwrite16.ms (100%) rename sim/testsuite/{sim => }/m32r/uwrite32.ms (100%) rename sim/testsuite/{sim => }/m32r/xor.cgs (100%) rename sim/testsuite/{sim => }/m32r/xor3.cgs (100%) rename sim/testsuite/{sim => }/m68hc11/ChangeLog (100%) rename sim/testsuite/{sim => }/m68hc11/allinsn.exp (100%) rename sim/testsuite/{sim => }/m68hc11/pass.s (100%) rename sim/testsuite/{sim => }/m68hc11/testutils.inc (100%) rename sim/testsuite/{sim => }/mcore/ChangeLog (100%) rename sim/testsuite/{sim => }/mcore/allinsn.exp (100%) rename sim/testsuite/{sim => }/mcore/fail.s (100%) rename sim/testsuite/{sim => }/mcore/pass.s (100%) rename sim/testsuite/{sim => }/mcore/testutils.inc (100%) rename sim/testsuite/{sim => }/microblaze/ChangeLog (100%) rename sim/testsuite/{sim => }/microblaze/allinsn.exp (100%) rename sim/testsuite/{sim => }/microblaze/pass.s (100%) rename sim/testsuite/{sim => }/microblaze/testutils.inc (100%) rename sim/testsuite/{sim => }/mips/ChangeLog (100%) rename sim/testsuite/{sim => }/mips/basic.exp (100%) rename sim/testsuite/{sim => }/mips/fpu64-ps-sb1.s (100%) rename sim/testsuite/{sim => }/mips/fpu64-ps.s (100%) rename sim/testsuite/{sim => }/mips/hilo-hazard-1.s (100%) rename sim/testsuite/{sim => }/mips/hilo-hazard-2.s (100%) rename sim/testsuite/{sim => }/mips/hilo-hazard-3.s (100%) rename sim/testsuite/{sim => }/mips/hilo-hazard-4.s (100%) rename sim/testsuite/{sim => }/mips/mdmx-ob-sb1.s (100%) rename sim/testsuite/{sim => }/mips/mdmx-ob.s (100%) rename sim/testsuite/{sim => }/mips/mips32-dsp.s (100%) rename sim/testsuite/{sim => }/mips/mips32-dsp2.s (100%) rename sim/testsuite/{sim => }/mips/sanity.s (100%) rename sim/testsuite/{sim => }/mips/testutils.inc (100%) rename sim/testsuite/{sim => }/mips/utils-dsp.inc (100%) rename sim/testsuite/{sim => }/mips/utils-fpu.inc (100%) rename sim/testsuite/{sim => }/mips/utils-mdmx.inc (100%) delete mode 100644 sim/testsuite/mips64el-elf/ChangeLog delete mode 100644 sim/testsuite/mips64el-elf/Makefile.in delete mode 100755 sim/testsuite/mips64el-elf/configure delete mode 100644 sim/testsuite/mips64el-elf/configure.ac rename sim/testsuite/{sim => }/mn10300/ChangeLog (100%) rename sim/testsuite/{sim => }/mn10300/allinsn.exp (100%) rename sim/testsuite/{sim => }/mn10300/pass.s (100%) rename sim/testsuite/{sim => }/mn10300/testutils.inc (100%) rename sim/testsuite/{sim => }/moxie/ChangeLog (100%) rename sim/testsuite/{sim => }/moxie/allinsn.exp (100%) rename sim/testsuite/{sim => }/moxie/pass.s (100%) rename sim/testsuite/{sim => }/moxie/testutils.inc (100%) rename sim/testsuite/{sim => }/msp430/ChangeLog (100%) rename sim/testsuite/{sim => }/msp430/add.s (100%) rename sim/testsuite/{sim => }/msp430/allinsn.exp (100%) rename sim/testsuite/{sim => }/msp430/mpyull_hwmult.s (100%) rename sim/testsuite/{sim => }/msp430/rrux.s (100%) rename sim/testsuite/{sim => }/msp430/testutils.inc (100%) rename sim/testsuite/{sim => }/or1k/ChangeLog (100%) rename sim/testsuite/{sim => }/or1k/add.S (100%) rename sim/testsuite/{sim => }/or1k/adrp.S (100%) rename sim/testsuite/{sim => }/or1k/alltests.exp (100%) rename sim/testsuite/{sim => }/or1k/and.S (100%) rename sim/testsuite/{sim => }/or1k/basic.S (100%) rename sim/testsuite/{sim => }/or1k/div.S (100%) rename sim/testsuite/{sim => }/or1k/ext.S (100%) rename sim/testsuite/{sim => }/or1k/find.S (100%) rename sim/testsuite/{sim => }/or1k/flag.S (100%) rename sim/testsuite/{sim => }/or1k/fpu-unordered.S (100%) rename sim/testsuite/{sim => }/or1k/fpu.S (100%) rename sim/testsuite/{sim => }/or1k/fpu64a32-unordered.S (100%) rename sim/testsuite/{sim => }/or1k/fpu64a32.S (100%) rename sim/testsuite/{sim => }/or1k/jump.S (100%) rename sim/testsuite/{sim => }/or1k/load.S (100%) rename sim/testsuite/{sim => }/or1k/mac.S (100%) rename sim/testsuite/{sim => }/or1k/mfspr.S (100%) rename sim/testsuite/{sim => }/or1k/mul.S (100%) rename sim/testsuite/{sim => }/or1k/or.S (100%) rename sim/testsuite/{sim => }/or1k/or1k-asm-test-env.h (100%) rename sim/testsuite/{sim => }/or1k/or1k-asm-test-helpers.h (100%) rename sim/testsuite/{sim => }/or1k/or1k-asm-test.h (100%) rename sim/testsuite/{sim => }/or1k/or1k-asm.h (100%) rename sim/testsuite/{sim => }/or1k/or1k-test.ld (100%) rename sim/testsuite/{sim => }/or1k/ror.S (100%) rename sim/testsuite/{sim => }/or1k/shift.S (100%) rename sim/testsuite/{sim => }/or1k/spr-defs.h (100%) rename sim/testsuite/{sim => }/or1k/sub.S (100%) rename sim/testsuite/{sim => }/or1k/xor.S (100%) rename sim/testsuite/{sim => }/pru/ChangeLog (100%) rename sim/testsuite/{sim => }/pru/add.s (100%) rename sim/testsuite/{sim => }/pru/allinsn.exp (100%) rename sim/testsuite/{sim => }/pru/dmem-zero-pass.s (100%) rename sim/testsuite/{sim => }/pru/dmem-zero-trap.s (100%) rename sim/testsuite/{sim => }/pru/dram.s (100%) rename sim/testsuite/{sim => }/pru/jmp.s (100%) rename sim/testsuite/{sim => }/pru/lmbd.s (100%) rename sim/testsuite/{sim => }/pru/loop-imm.s (100%) rename sim/testsuite/{sim => }/pru/loop-reg.s (100%) rename sim/testsuite/{sim => }/pru/mul.s (100%) rename sim/testsuite/{sim => }/pru/subreg.s (100%) rename sim/testsuite/{sim => }/pru/testutils.inc (100%) rename sim/testsuite/{sim => }/sh/ChangeLog (100%) rename sim/testsuite/{sim => }/sh/add.s (100%) rename sim/testsuite/{sim => }/sh/allinsn.exp (100%) rename sim/testsuite/{sim => }/sh/and.s (100%) rename sim/testsuite/{sim => }/sh/bandor.s (100%) rename sim/testsuite/{sim => }/sh/bandornot.s (100%) rename sim/testsuite/{sim => }/sh/bclr.s (100%) rename sim/testsuite/{sim => }/sh/bld.s (100%) rename sim/testsuite/{sim => }/sh/bldnot.s (100%) rename sim/testsuite/{sim => }/sh/bset.s (100%) rename sim/testsuite/{sim => }/sh/bst.s (100%) rename sim/testsuite/{sim => }/sh/bxor.s (100%) rename sim/testsuite/{sim => }/sh/clip.s (100%) rename sim/testsuite/{sim => }/sh/div.s (100%) rename sim/testsuite/{sim => }/sh/dmxy.s (100%) rename sim/testsuite/{sim => }/sh/fabs.s (100%) rename sim/testsuite/{sim => }/sh/fadd.s (100%) rename sim/testsuite/{sim => }/sh/fail.s (100%) rename sim/testsuite/{sim => }/sh/fcmpeq.s (100%) rename sim/testsuite/{sim => }/sh/fcmpgt.s (100%) rename sim/testsuite/{sim => }/sh/fcnvds.s (100%) rename sim/testsuite/{sim => }/sh/fcnvsd.s (100%) rename sim/testsuite/{sim => }/sh/fdiv.s (100%) rename sim/testsuite/{sim => }/sh/fipr.s (100%) rename sim/testsuite/{sim => }/sh/fldi0.s (100%) rename sim/testsuite/{sim => }/sh/fldi1.s (100%) rename sim/testsuite/{sim => }/sh/flds.s (100%) rename sim/testsuite/{sim => }/sh/float.s (100%) rename sim/testsuite/{sim => }/sh/fmac.s (100%) rename sim/testsuite/{sim => }/sh/fmov.s (100%) rename sim/testsuite/{sim => }/sh/fmul.s (100%) rename sim/testsuite/{sim => }/sh/fneg.s (100%) rename sim/testsuite/{sim => }/sh/fpchg.s (100%) rename sim/testsuite/{sim => }/sh/frchg.s (100%) rename sim/testsuite/{sim => }/sh/fsca.s (100%) rename sim/testsuite/{sim => }/sh/fschg.s (100%) rename sim/testsuite/{sim => }/sh/fsqrt.s (100%) rename sim/testsuite/{sim => }/sh/fsrra.s (100%) rename sim/testsuite/{sim => }/sh/fsub.s (100%) rename sim/testsuite/{sim => }/sh/ftrc.s (100%) rename sim/testsuite/{sim => }/sh/ldrc.s (100%) rename sim/testsuite/{sim => }/sh/loop.s (100%) rename sim/testsuite/{sim => }/sh/macl.s (100%) rename sim/testsuite/{sim => }/sh/macw.s (100%) rename sim/testsuite/{sim => }/sh/mov.s (100%) rename sim/testsuite/{sim => }/sh/movi.s (100%) rename sim/testsuite/{sim => }/sh/movli.s (100%) rename sim/testsuite/{sim => }/sh/movua.s (100%) rename sim/testsuite/{sim => }/sh/movxy.s (100%) rename sim/testsuite/{sim => }/sh/mulr.s (100%) rename sim/testsuite/{sim => }/sh/pabs.s (100%) rename sim/testsuite/{sim => }/sh/padd.s (100%) rename sim/testsuite/{sim => }/sh/paddc.s (100%) rename sim/testsuite/{sim => }/sh/pand.s (100%) rename sim/testsuite/{sim => }/sh/pass.s (100%) rename sim/testsuite/{sim => }/sh/pclr.s (100%) rename sim/testsuite/{sim => }/sh/pdec.s (100%) rename sim/testsuite/{sim => }/sh/pdmsb.s (100%) rename sim/testsuite/{sim => }/sh/pinc.s (100%) rename sim/testsuite/{sim => }/sh/pmuls.s (100%) rename sim/testsuite/{sim => }/sh/prnd.s (100%) rename sim/testsuite/{sim => }/sh/pshai.s (100%) rename sim/testsuite/{sim => }/sh/pshar.s (100%) rename sim/testsuite/{sim => }/sh/pshli.s (100%) rename sim/testsuite/{sim => }/sh/pshlr.s (100%) rename sim/testsuite/{sim => }/sh/psub.s (100%) rename sim/testsuite/{sim => }/sh/pswap.s (100%) rename sim/testsuite/{sim => }/sh/pushpop.s (100%) rename sim/testsuite/{sim => }/sh/resbank.s (100%) rename sim/testsuite/{sim => }/sh/sett.s (100%) rename sim/testsuite/{sim => }/sh/shll.s (100%) rename sim/testsuite/{sim => }/sh/shll16.s (100%) rename sim/testsuite/{sim => }/sh/shll2.s (100%) rename sim/testsuite/{sim => }/sh/shll8.s (100%) rename sim/testsuite/{sim => }/sh/shlr.s (100%) rename sim/testsuite/{sim => }/sh/shlr16.s (100%) rename sim/testsuite/{sim => }/sh/shlr2.s (100%) rename sim/testsuite/{sim => }/sh/shlr8.s (100%) rename sim/testsuite/{sim => }/sh/swap.s (100%) rename sim/testsuite/{sim => }/sh/testutils.inc (100%) delete mode 100644 sim/testsuite/sim/bfin/ChangeLog delete mode 100644 sim/testsuite/sim/bfin/s21.s delete mode 100644 sim/testsuite/sim/cris/ChangeLog delete mode 100644 sim/testsuite/sim/cris/c/c.exp delete mode 100644 sim/testsuite/sim/cris/c/readlink4.c delete mode 100644 sim/testsuite/sim/cris/hw/rv-n-cris/rvc.exp delete mode 100644 sim/testsuite/sim/frv/ChangeLog delete mode 100644 sim/testsuite/sim/m32r/ChangeLog delete mode 100644 sim/testsuite/sim/sh64/ChangeLog delete mode 100644 sim/testsuite/sim/sh64/compact.exp delete mode 100644 sim/testsuite/sim/sh64/compact/ChangeLog delete mode 100644 sim/testsuite/sim/sh64/compact/add.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/addc.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/addi.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/addv.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/and.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/andb.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/andi.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/bf.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/bfs.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/bra.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/braf.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/brk.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/bsr.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/bsrf.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/bt.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/bts.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/clrmac.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/clrs.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/clrt.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/cmpeq.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/cmpeqi.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/cmpge.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/cmpgt.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/cmphi.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/cmphs.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/cmppl.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/cmppz.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/cmpstr.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/div0s.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/div0u.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/div1.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/dmulsl.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/dmulul.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/dt.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/extsb.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/extsw.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/extub.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/extuw.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/fabs.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/fadd.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/fcmpeq.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/fcmpgt.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/fcnvds.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/fcnvsd.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/fdiv.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/fipr.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/fldi0.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/fldi1.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/flds.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/float.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/fmac.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/fmov.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/fmul.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/fneg.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/frchg.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/fschg.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/fsqrt.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/fsts.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/fsub.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/ftrc.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/ftrv.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/jmp.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/jsr.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/ldc-gbr.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/ldcl-gbr.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/lds-fpscr.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/lds-fpul.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/lds-mach.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/lds-macl.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/lds-pr.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/ldsl-fpscr.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/ldsl-fpul.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/ldsl-mach.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/ldsl-macl.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/ldsl-pr.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/macl.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/macw.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/mov.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/mova.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movb1.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movb10.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movb2.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movb3.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movb4.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movb5.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movb6.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movb7.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movb8.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movb9.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movcal.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movi.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movl1.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movl10.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movl11.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movl2.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movl3.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movl4.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movl5.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movl6.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movl7.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movl8.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movl9.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movt.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movw1.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movw10.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movw11.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movw2.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movw3.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movw4.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movw5.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movw6.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movw7.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movw8.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/movw9.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/mull.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/mulsw.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/muluw.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/neg.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/negc.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/nop.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/not.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/ocbi.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/ocbp.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/ocbwb.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/or.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/orb.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/ori.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/pref.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/rotcl.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/rotcr.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/rotl.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/rotr.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/rts.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/sets.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/sett.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/shad.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/shal.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/shar.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/shld.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/shll.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/shll16.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/shll2.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/shll8.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/shlr.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/shlr16.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/shlr2.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/shlr8.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/stc-gbr.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/stcl-gbr.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/sts-fpscr.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/sts-fpul.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/sts-mach.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/sts-macl.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/sts-pr.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/stsl-fpscr.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/stsl-fpul.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/stsl-mach.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/stsl-macl.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/stsl-pr.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/sub.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/subc.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/subv.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/swapb.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/swapw.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/tasb.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/testutils.inc delete mode 100644 sim/testsuite/sim/sh64/compact/trapa.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/tst.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/tstb.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/tsti.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/xor.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/xorb.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/xori.cgs delete mode 100644 sim/testsuite/sim/sh64/compact/xtrct.cgs delete mode 100644 sim/testsuite/sim/sh64/interwork.exp delete mode 100644 sim/testsuite/sim/sh64/media.exp delete mode 100644 sim/testsuite/sim/sh64/media/ChangeLog delete mode 100644 sim/testsuite/sim/sh64/media/add.cgs delete mode 100644 sim/testsuite/sim/sh64/media/addi.cgs delete mode 100644 sim/testsuite/sim/sh64/media/addil.cgs delete mode 100644 sim/testsuite/sim/sh64/media/addl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/addzl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/alloco.cgs delete mode 100644 sim/testsuite/sim/sh64/media/and.cgs delete mode 100644 sim/testsuite/sim/sh64/media/andc.cgs delete mode 100644 sim/testsuite/sim/sh64/media/andi.cgs delete mode 100644 sim/testsuite/sim/sh64/media/beq.cgs delete mode 100644 sim/testsuite/sim/sh64/media/beqi.cgs delete mode 100644 sim/testsuite/sim/sh64/media/bge.cgs delete mode 100644 sim/testsuite/sim/sh64/media/bgeu.cgs delete mode 100644 sim/testsuite/sim/sh64/media/bgt.cgs delete mode 100644 sim/testsuite/sim/sh64/media/bgtu.cgs delete mode 100644 sim/testsuite/sim/sh64/media/blink.cgs delete mode 100644 sim/testsuite/sim/sh64/media/bne.cgs delete mode 100644 sim/testsuite/sim/sh64/media/bnei.cgs delete mode 100644 sim/testsuite/sim/sh64/media/brk.cgs delete mode 100644 sim/testsuite/sim/sh64/media/byterev.cgs delete mode 100644 sim/testsuite/sim/sh64/media/cmpeq.cgs delete mode 100644 sim/testsuite/sim/sh64/media/cmpgt.cgs delete mode 100644 sim/testsuite/sim/sh64/media/cmpgtu.cgs delete mode 100644 sim/testsuite/sim/sh64/media/cmveq.cgs delete mode 100644 sim/testsuite/sim/sh64/media/cmvne.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fabsd.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fabss.cgs delete mode 100644 sim/testsuite/sim/sh64/media/faddd.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fadds.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fcmpeqd.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fcmpeqs.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fcmpged.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fcmpges.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fcmpgtd.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fcmpgts.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fcmpund.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fcmpuns.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fcnvds.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fcnvsd.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fdivd.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fdivs.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fgetscr.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fiprs.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fldd.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fldp.cgs delete mode 100644 sim/testsuite/sim/sh64/media/flds.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fldxd.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fldxp.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fldxs.cgs delete mode 100644 sim/testsuite/sim/sh64/media/floatld.cgs delete mode 100644 sim/testsuite/sim/sh64/media/floatls.cgs delete mode 100644 sim/testsuite/sim/sh64/media/floatqd.cgs delete mode 100644 sim/testsuite/sim/sh64/media/floatqs.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fmacs.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fmovd.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fmovdq.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fmovls.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fmovqd.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fmovs.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fmovsl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fmuld.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fmuls.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fnegd.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fnegs.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fputscr.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fsqrtd.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fsqrts.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fstd.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fstp.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fsts.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fstxd.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fstxp.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fstxs.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fsubd.cgs delete mode 100644 sim/testsuite/sim/sh64/media/fsubs.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ftrcdl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ftrcdq.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ftrcsl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ftrcsq.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ftrvs.cgs delete mode 100644 sim/testsuite/sim/sh64/media/getcfg.cgs delete mode 100644 sim/testsuite/sim/sh64/media/getcon.cgs delete mode 100644 sim/testsuite/sim/sh64/media/gettr.cgs delete mode 100644 sim/testsuite/sim/sh64/media/icbi.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ldb.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ldhil.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ldhiq.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ldl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ldlol.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ldloq.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ldq.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ldub.cgs delete mode 100644 sim/testsuite/sim/sh64/media/lduw.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ldw.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ldxb.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ldxl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ldxq.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ldxub.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ldxuw.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ldxw.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mabsl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mabsw.cgs delete mode 100644 sim/testsuite/sim/sh64/media/maddl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/maddsl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/maddsub.cgs delete mode 100644 sim/testsuite/sim/sh64/media/maddsw.cgs delete mode 100644 sim/testsuite/sim/sh64/media/maddw.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mcmpeqb.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mcmpeql.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mcmpeqw.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mcmpgtl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mcmpgtub.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mcmpgtw.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mcmv.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mcnvslw.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mcnvswb.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mcnvswub.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mextr1.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mextr2.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mextr3.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mextr4.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mextr5.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mextr6.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mextr7.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mmacfxwl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mmacnfx-wl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mmulfxl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mmulfxrpw.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mmulfxw.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mmulhiwl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mmull.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mmullowl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mmulsumwq.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mmulw.cgs delete mode 100644 sim/testsuite/sim/sh64/media/movi.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mpermw.cgs delete mode 100644 sim/testsuite/sim/sh64/media/msadubq.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mshaldsl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mshaldsw.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mshardl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mshardsq.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mshardw.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mshfhib.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mshfhil.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mshfhiw.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mshflob.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mshflol.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mshflow.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mshlldl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mshlldw.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mshlrdl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mshlrdw.cgs delete mode 100644 sim/testsuite/sim/sh64/media/msubl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/msubsl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/msubsub.cgs delete mode 100644 sim/testsuite/sim/sh64/media/msubsw.cgs delete mode 100644 sim/testsuite/sim/sh64/media/msubw.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mulsl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/mulul.cgs delete mode 100644 sim/testsuite/sim/sh64/media/nop.cgs delete mode 100644 sim/testsuite/sim/sh64/media/nsb.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ocbi.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ocbp.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ocbwb.cgs delete mode 100644 sim/testsuite/sim/sh64/media/or.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ori.cgs delete mode 100644 sim/testsuite/sim/sh64/media/prefi.cgs delete mode 100644 sim/testsuite/sim/sh64/media/pta.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ptabs.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ptb.cgs delete mode 100644 sim/testsuite/sim/sh64/media/ptrel.cgs delete mode 100644 sim/testsuite/sim/sh64/media/putcfg.cgs delete mode 100644 sim/testsuite/sim/sh64/media/putcon.cgs delete mode 100644 sim/testsuite/sim/sh64/media/rte.cgs delete mode 100644 sim/testsuite/sim/sh64/media/shard.cgs delete mode 100644 sim/testsuite/sim/sh64/media/shardl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/shari.cgs delete mode 100644 sim/testsuite/sim/sh64/media/sharil.cgs delete mode 100644 sim/testsuite/sim/sh64/media/shlld.cgs delete mode 100644 sim/testsuite/sim/sh64/media/shlldl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/shlli.cgs delete mode 100644 sim/testsuite/sim/sh64/media/shllil.cgs delete mode 100644 sim/testsuite/sim/sh64/media/shlrd.cgs delete mode 100644 sim/testsuite/sim/sh64/media/shlrdl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/shlri.cgs delete mode 100644 sim/testsuite/sim/sh64/media/shlril.cgs delete mode 100644 sim/testsuite/sim/sh64/media/shori.cgs delete mode 100644 sim/testsuite/sim/sh64/media/sleep.cgs delete mode 100644 sim/testsuite/sim/sh64/media/stb.cgs delete mode 100644 sim/testsuite/sim/sh64/media/sthil.cgs delete mode 100644 sim/testsuite/sim/sh64/media/sthiq.cgs delete mode 100644 sim/testsuite/sim/sh64/media/stl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/stlol.cgs delete mode 100644 sim/testsuite/sim/sh64/media/stloq.cgs delete mode 100644 sim/testsuite/sim/sh64/media/stq.cgs delete mode 100644 sim/testsuite/sim/sh64/media/stw.cgs delete mode 100644 sim/testsuite/sim/sh64/media/stxb.cgs delete mode 100644 sim/testsuite/sim/sh64/media/stxl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/stxq.cgs delete mode 100644 sim/testsuite/sim/sh64/media/stxw.cgs delete mode 100644 sim/testsuite/sim/sh64/media/sub.cgs delete mode 100644 sim/testsuite/sim/sh64/media/subl.cgs delete mode 100644 sim/testsuite/sim/sh64/media/swapq.cgs delete mode 100644 sim/testsuite/sim/sh64/media/synci.cgs delete mode 100644 sim/testsuite/sim/sh64/media/synco.cgs delete mode 100644 sim/testsuite/sim/sh64/media/testutils.inc delete mode 100644 sim/testsuite/sim/sh64/media/trapa.cgs delete mode 100644 sim/testsuite/sim/sh64/media/xor.cgs delete mode 100644 sim/testsuite/sim/sh64/media/xori.cgs delete mode 100644 sim/testsuite/sim/sh64/misc/fr-dr.s rename sim/testsuite/{sim => }/v850/ChangeLog (100%) rename sim/testsuite/{sim => }/v850/allinsns.exp (100%) rename sim/testsuite/{sim => }/v850/bsh.cgs (100%) rename sim/testsuite/{sim => }/v850/div.cgs (100%) rename sim/testsuite/{sim => }/v850/divh.cgs (100%) rename sim/testsuite/{sim => }/v850/divh_3.cgs (100%) rename sim/testsuite/{sim => }/v850/divhu.cgs (100%) rename sim/testsuite/{sim => }/v850/divu.cgs (100%) rename sim/testsuite/{sim => }/v850/sar.cgs (100%) rename sim/testsuite/{sim => }/v850/satadd.cgs (100%) rename sim/testsuite/{sim => }/v850/satsub.cgs (100%) rename sim/testsuite/{sim => }/v850/satsubi.cgs (100%) rename sim/testsuite/{sim => }/v850/satsubr.cgs (100%) rename sim/testsuite/{sim => }/v850/shl.cgs (100%) rename sim/testsuite/{sim => }/v850/shr.cgs (100%) rename sim/testsuite/{sim => }/v850/testutils.cgs (100%) rename sim/testsuite/{sim => }/v850/testutils.inc (100%) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 10 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-stable-allnoconfig updated (d08c89c6 -> bc098a97)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-stable-allnoconfig in repository toolchain/ci/base-artifacts. discards d08c89c6 0: update: llvm-linux-qemu: all new bc098a97 0: update: binutils-llvm-linux-qemu: all This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (d08c89c6) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-master-arm-s [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 174 +- 02-prepare_abe/console.log | 438 +- 03-build_abe-binutils/console.log | 6075 ++++ 03-build_llvm/console.log | 6970 ----- 04-build_linux/console.log | 459 - 04-build_llvm/console.log | 6976 +++++ 05-build_abe-qemu/console.log | 3457 --- 05-build_linux/console.log | 466 + 06-build_abe-qemu/console.log | 3460 +++ {06-boot_linux => 07-boot_linux}/console.log | 6 +- .../console.log | 14 +- .../results.regressions | 0 .../console.log | 18 +- .../results.regressions | 0 console.log | 28079 +++++++++++-------- jenkins/manifest.sh | 25 +- results | 2 + 17 files changed, 34403 insertions(+), 22216 deletions(-) create mode 100644 03-build_abe-binutils/console.log delete mode 100644 03-build_llvm/console.log delete mode 100644 04-build_linux/console.log create mode 100644 04-build_llvm/console.log delete mode 100644 05-build_abe-qemu/console.log create mode 100644 05-build_linux/console.log create mode 100644 06-build_abe-qemu/console.log rename {06-boot_linux => 07-boot_linux}/console.log (70%) rename {07-check_regression => 08-check_regression}/console.log (84%) rename {07-check_regression => 08-check_regression}/results.regressions (100%) rename {08-update_baseline => 09-update_baseline}/console.log (76%) rename {08-update_baseline => 09-update_baseline}/results.regressions (100%) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 10 months

[gcc] branch master updated (9b8741c98f2 -> 049bfd186fa)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. unknown user pushed a change to branch master in repository gcc. from 9b8741c98f2 ipa-sra: Do not remove return values needed because of non-call EH new 049bfd186fa OpenMP/Fortran: Fixes for {use,is}_device_ptr The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/fortran/openmp.c | 67 ++++++++++++++++------ gcc/omp-low.c | 6 +- gcc/testsuite/gfortran.dg/gomp/is_device_ptr-2.f90 | 21 +++++++ gcc/testsuite/gfortran.dg/gomp/map-3.f90 | 10 ++-- .../gfortran.dg/gomp/use_device_ptr-1.f90 | 25 ++++++++ .../testsuite/libgomp.fortran/is_device_ptr-1.f90 | 54 +++++++++++++++++ 6 files changed, 160 insertions(+), 23 deletions(-) create mode 100644 gcc/testsuite/gfortran.dg/gomp/is_device_ptr-2.f90 create mode 100644 gcc/testsuite/gfortran.dg/gomp/use_device_ptr-1.f90 create mode 100644 libgomp/testsuite/libgomp.fortran/is_device_ptr-1.f90 -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 10 months

[toolchain/ci/qemu] branch linaro-local/ci/tcwg_kernel/gnu-master-arm-next-defconfig updated (7cb6b97300 -> e43d564fa3)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-arm-next-defconfig in repository toolchain/ci/qemu. from 7cb6b97300 Merge remote-tracking branch 'remotes/kraxel/tags/ui-2021011 [...] adds ef26632e3a sdlaudio: remove leftover SDL1.2 code adds ff69c481a2 audio: fix bit-rotted code adds 5a0926c23f sdlaudio: add -audiodev sdl,out.buffer-count option adds 14cefe14bb sdlaudio: don't start playback in init routine adds bcce2ea5f6 sdlaudio: always clear the sample buffer adds e02d178f78 sdlaudio: fill remaining sample buffer with silence adds ce31f099fb sdlaudio: replace legacy functions with modern ones adds a2893c8303 audio: split pcm_ops function get_buffer_in adds c2031dea89 sdlaudio: add recording functions adds 1d8549ad5e audio: break generic buffer dependency on mixing-engine adds bd37ede4eb sdlaudio: enable (in|out).mixing-engine=off adds 6fb0cd5054 audio: remove remaining unused plive code adds bea29e9f2e paaudio: avoid to clip samples multiple times adds e270c54826 paaudio: wait for PA_STREAM_READY in qpa_write() adds 7007cd3fc8 paaudio: wait until the playback stream is ready adds 521ce71425 paaudio: remove unneeded code adds cffd2fdf2c paaudio: comment bugs in functions qpa_init_* adds 00413ed9c2 paaudio: limit minreq to 75% of audio timer_rate adds d9a8b27a7e paaudio: send recorded data in smaller chunks adds 401dcf0540 dsoundaudio: replace GetForegroundWindow() adds 3c18e43179 dsoundaudio: rename dsound_open() adds 1157506161 dsoundaudio: enable f32 audio sample format adds 2d96a00587 dsoundaudio: fix log message adds 6c6886bd01 audio: Add braces for statements/fix braces' position adds 3c8de96c07 audio: Add spaces around operator/delete redundant spaces adds dcf10e4095 audio: foo* bar" should be "foo *bar". adds c60840c758 audio: Fix lines over 90 characters adds dea7d84fcf audio: Don't use '%#' in format strings adds 289db3c5a2 audio: Suspect code indent for conditional statements adds 8abf3feb4d audio: space prohibited between function name and parenthesis'(' adds 825a215c00 Merge remote-tracking branch 'remotes/kraxel/tags/audio-2021 [...] adds 5d593bdf10 pci/shpc: don't push attention button when ejecting powered- [...] adds 6da32fe5ef vhost-user-fs: add the "bootindex" property adds 6f9ec653f3 acpi: Allow DSDT acpi table changes adds 4c4465ff1c acpi: Fix unmatched expected DSDT.pxb file adds e41ee85528 acpi: Add addr offset in build_crs adds 0cf8882fd0 acpi/gpex: Inform os to keep firmware resource map adds aee519c210 acpi/gpex: Exclude pxb's resources from PCI0 adds cc9346e4a9 Kconfig: Compile PXB for ARM_VIRT adds f698a88a77 acpi: Enable pxb unit-test for ARM virt machine adds ccee1a8140 acpi: Update _DSM method in expected files adds e0cbcf1eea Merge remote-tracking branch 'remotes/mst/tags/for_upstream' [...] adds 1695854b37 hw/block: m25p80: Don't write to flash if write is disabled adds 465ef47abe hw/block: m25p80: Implement AAI-WP command support for SST flashes adds edf647864b gdb: riscv: Add target description adds 1a475d39ef RISC-V: Place DTB at 3GB boundary instead of 4GB adds d102f19a20 target/riscv/pmp: Raise exception if no PMP entry is configured adds 1eaada8ae1 hw/riscv: sifive_u: Use SIFIVE_U_CPU for mc->default_cpu_type adds 29b5fe0dcd hw/misc/sifive_u_otp: handling the fails of blk_pread and bl [...] adds 56118ee88d target/riscv: Make csr_ops[CSR_TABLE_SIZE] external adds 8ceac5dc3d target/riscv: Add CSR name in the CSR function table adds b93777e1b4 target/riscv: Generate the GDB XML file for CSR registers dy [...] adds 138ca49a82 target/riscv: Remove built-in GDB XML files for CSRs adds a8259b5323 riscv: Pass RISCVHartArrayState by pointer adds 20b8016ed8 Merge remote-tracking branch 'remotes/alistair/tags/pull-ris [...] adds 8714e811a5 tests/docker: Remove Debian 9 remnant lines adds b8a322549b Makefile: add GNU global tags support adds 977cb99a15 shippable.yml: Remove jobs duplicated on Gitlab-CI adds e405a3ebf5 Add newline when generating Dockerfile adds f2c78150c3 Makefile: wrap ctags in quiet-command calls adds af5d5762f3 Makefile: wrap etags in quiet-command calls adds 3e6c147535 Makefile: wrap cscope in quiet-command calls adds ec9d7c38ec docker: expand debian-amd64 image to include tag tools adds a8a3abe0b3 gitlab: move docs and tools build across from Travis adds 228e3ec4e2 Fix build with new yank feature by adding stubs adds 22250a6ecd gitlab: migrate the minimal tools and unit tests from Travis adds 9e5acb373d scripts/checkpatch.pl: fix git-show invocation to include diffstat adds 5662ab11f6 test/guest-debug: echo QEMU command as well adds b1863ccc95 configure: gate our use of GDB to 8.3.1 or above adds 9559150e86 Revert "tests/tcg/multiarch/Makefile.target: Disable run-gdb [...] adds c00506aa26 gdbstub: implement a softmmu based test adds 51c623b0de gdbstub: add support to Xfer:auxv:read: packet adds ad9dcb207b gdbstub: drop CPUEnv from gdb_exit() adds 5ef0317f58 gdbstub: drop gdbserver_cleanup in favour of gdb_exit adds b9e10c6c75 gdbstub: ensure we clean-up when terminated adds 797920b952 target/arm: use official org.gnu.gdb.aarch64.sve layout for [...] adds 56b5170c87 semihosting: Move ARM semihosting code to shared directories adds 0bb446d8b0 semihosting: Change common-semi API to be architecture-independent adds 3c37cfe0b1 semihosting: Change internal common-semi interfaces to use C [...] adds 095f8c0293 semihosting: Support SYS_HEAPINFO when env->boot_info is not set adds a10b9d93ec riscv: Add semihosting support adds 6b80cb25b4 riscv: Add semihosting support for user mode adds 4d834039c2 semihosting: Implement SYS_ELAPSED and SYS_TICKFREQ adds 27e3b109d1 semihosting: Implement SYS_TMPNAM adds 767ba049b8 semihosting: Implement SYS_ISERROR adds 8814b1327c Merge remote-tracking branch 'remotes/stsquad/tags/pull-test [...] adds a82185880e hw/virtio-pci: Replace error_report() by qemu_log_mask(GUEST_ERROR) adds b026d4a6e6 pl031: Use timer_free() in the finalize function to avoid memleaks adds 3d64fdde67 misc/mos6522: Use timer_free() in the finalize function to a [...] adds 580e733321 hw/ide/ahci: Replace fprintf() by qemu_log_mask(GUEST_ERROR) adds e43d564fa3 Merge remote-tracking branch 'remotes/vivier2/tags/trivial-b [...] No new revisions were added by this update. Summary of changes: .gitignore | 3 + .gitlab-ci.yml | 30 +- .shippable.yml | 14 +- .travis.yml | 25 - MAINTAINERS | 2 + Makefile | 46 +- audio/alsaaudio.c | 18 +- audio/audio.c | 74 ++- audio/audio_int.h | 2 + audio/audio_legacy.c | 3 +- audio/audio_template.h | 26 +- audio/audio_win_int.c | 73 ++- audio/coreaudio.c | 17 +- audio/dsound_template.h | 2 +- audio/dsoundaudio.c | 56 ++- audio/jackaudio.c | 3 +- audio/noaudio.c | 1 + audio/ossaudio.c | 13 +- audio/paaudio.c | 73 ++- audio/sdlaudio.c | 305 ++++++++---- audio/spiceaudio.c | 1 + bsd-user/syscall.c | 6 +- configure | 7 +- default-configs/devices/arm-softmmu.mak | 1 + default-configs/devices/riscv32-softmmu.mak | 2 + default-configs/devices/riscv64-softmmu.mak | 2 + default-configs/targets/aarch64-linux-user.mak | 1 + default-configs/targets/aarch64_be-linux-user.mak | 1 + default-configs/targets/arm-linux-user.mak | 1 + default-configs/targets/armeb-linux-user.mak | 1 + default-configs/targets/riscv32-linux-user.mak | 3 +- default-configs/targets/riscv32-softmmu.mak | 2 +- default-configs/targets/riscv64-linux-user.mak | 3 +- default-configs/targets/riscv64-softmmu.mak | 2 +- gdb-xml/riscv-32bit-csr.xml | 250 ---------- gdb-xml/riscv-64bit-csr.xml | 250 ---------- gdbstub.c | 65 ++- hw/acpi/aml-build.c | 18 +- hw/block/m25p80.c | 74 +++ hw/i386/acpi-build.c | 3 +- hw/ide/ahci.c | 8 +- hw/misc/mos6522.c | 9 + hw/misc/sifive_u_otp.c | 31 +- hw/pci-bridge/Kconfig | 2 +- hw/pci-host/gpex-acpi.c | 87 +++- hw/pci/shpc.c | 4 +- hw/riscv/boot.c | 18 +- hw/riscv/sifive_u.c | 16 +- hw/riscv/spike.c | 8 +- hw/riscv/virt.c | 8 +- hw/rtc/pl031.c | 8 + hw/semihosting/Kconfig | 4 + .../arm-semi.c => hw/semihosting/arm-compat-semi.c | 525 ++++++++++++++------- hw/semihosting/common-semi.h | 39 ++ hw/semihosting/meson.build | 3 + hw/virtio/vhost-user-fs-pci.c | 2 + hw/virtio/vhost-user-fs.c | 10 + hw/virtio/virtio-pci.c | 6 +- include/exec/gdbstub.h | 14 +- include/hw/acpi/aml-build.h | 4 +- include/hw/riscv/boot.h | 6 +- include/hw/virtio/vhost-user-fs.h | 1 + include/qemu/timer.h | 2 + linux-user/aarch64/cpu_loop.c | 3 +- linux-user/arm/cpu_loop.c | 3 +- linux-user/arm/meson.build | 3 - linux-user/exit.c | 2 +- linux-user/meson.build | 1 + linux-user/qemu.h | 4 +- linux-user/riscv/cpu_loop.c | 5 + linux-user/{arm => }/semihost.c | 8 +- qapi/audio.json | 33 +- qemu-options.hx | 18 +- scripts/checkpatch.pl | 2 +- softmmu/runstate.c | 2 +- stubs/meson.build | 1 + stubs/yank.c | 29 ++ target/arm/cpu.h | 8 - target/arm/gdbstub.c | 75 ++- target/arm/helper.c | 7 +- target/arm/m_helper.c | 7 +- target/arm/meson.build | 2 - target/m68k/m68k-semi.c | 2 +- target/nios2/nios2-semi.c | 2 +- target/riscv/cpu.c | 25 + target/riscv/cpu.h | 11 + target/riscv/cpu_bits.h | 1 + target/riscv/cpu_helper.c | 10 + target/riscv/csr.c | 342 ++++++++++---- target/riscv/gdbstub.c | 308 ++---------- target/riscv/insn_trans/trans_privileged.c.inc | 37 +- target/riscv/op_helper.c | 5 + target/riscv/pmp.c | 4 +- target/riscv/pmp.h | 1 + target/riscv/translate.c | 11 + tests/data/acpi/microvm/DSDT.pcie | Bin 3023 -> 3031 bytes tests/data/acpi/virt/DSDT | Bin 5196 -> 5204 bytes tests/data/acpi/virt/DSDT.memhp | Bin 6557 -> 6565 bytes tests/data/acpi/virt/DSDT.numamem | Bin 5196 -> 5204 bytes tests/data/acpi/virt/DSDT.pxb | Bin 7802 -> 7689 bytes tests/docker/Makefile.include | 1 - tests/docker/docker.py | 4 +- tests/docker/dockerfiles/debian-amd64.docker | 5 +- tests/guest-debug/run-test.py | 35 +- tests/qtest/bios-tables-test.c | 4 - tests/tcg/aarch64/Makefile.softmmu-target | 1 + tests/tcg/aarch64/gdbstub/test-sve-ioctl.py | 11 + tests/tcg/aarch64/system/boot.S | 1 + tests/tcg/i386/Makefile.softmmu-target | 1 + tests/tcg/i386/system/boot.S | 2 +- tests/tcg/multiarch/Makefile.target | 13 +- tests/tcg/multiarch/gdbstub/memory.py | 130 +++++ .../tcg/multiarch/gdbstub/test-qxfer-auxv-read.py | 57 +++ tests/tcg/multiarch/system/Makefile.softmmu-target | 19 +- tests/tcg/x86_64/Makefile.softmmu-target | 1 + tests/tcg/x86_64/system/boot.S | 2 +- util/qemu-timer-common.c | 4 + 117 files changed, 2037 insertions(+), 1520 deletions(-) delete mode 100644 gdb-xml/riscv-32bit-csr.xml delete mode 100644 gdb-xml/riscv-64bit-csr.xml rename target/arm/arm-semi.c => hw/semihosting/arm-compat-semi.c (66%) create mode 100644 hw/semihosting/common-semi.h rename linux-user/{arm => }/semihost.c (89%) create mode 100644 stubs/yank.c create mode 100644 tests/tcg/multiarch/gdbstub/memory.py create mode 100644 tests/tcg/multiarch/gdbstub/test-qxfer-auxv-read.py -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 10 months

[toolchain/ci/linux] branch linaro-local/ci/tcwg_kernel/gnu-master-arm-next-defconfig updated (b3a3cbdec55b -> b4bb878f3eb3)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-arm-next-defconfig in repository toolchain/ci/linux. omits b3a3cbdec55b Add linux-next specific files for 20210115 omits bf0e26fb88f1 Merge branch 'akpm/master' omits eced28294a04 secretmem-test-add-basic-selftest-for-memfd_secret2-fix omits 0482461a945a secretmem: test: add basic selftest for memfd_secret(2) omits 37dcaa68c240 arch-mm-wire-up-memfd_secret-system-call-were-relevant-fix-fix omits ea4b3f661985 arch-mm-wire-up-memfd_secret-system-call-were-relevant-fix omits 86dd4370ab47 arch, mm: wire up memfd_secret system call where relevant omits 60e5ffec5ca8 PM: hibernate: disable when there are active secretmem users omits 4f654d4f3e85 secretmem: add memcg accounting omits 23a501a73218 secretmem: use PMD-size pages to amortize direct map fragm [...] omits 09adde46d0e4 mm-introduce-memfd_secret-system-call-to-create-secret-mem [...] omits 5577d3803e8c mm: introduce memfd_secret system call to create "secret" [...] omits ce4f71efca29 kfence: fix implicit function declaration omits 89c1084eb2a7 set_memory: allow querying whether set_direct_map_*() is a [...] omits 7271cf379c7e set_memory-allow-set_direct_map__noflush-for-multiple-pages-fix omits 94c94634184b set_memory: allow set_direct_map_*_noflush() for multiple pages omits 4df10c66b6c1 mmap: make mlock_future_check() global omits 0428872e55f8 mm: add definition of PMD_PAGE_ORDER omits a02739a3aaf2 Merge branch 'akpm-current/current' omits 394936787aaa disable CONFIG_DRM_AMDGPU for now omits 0895f9828381 Merge remote-tracking branch 'iomem-mmap-vs-gup/topic/iome [...] omits 4385f4889fc1 Merge remote-tracking branch 'memblock/for-next' omits 109cbb40c3e7 Merge remote-tracking branch 'notifications/notifications- [...] omits 0aa6020efaaa Merge remote-tracking branch 'mhi/mhi-next' omits d22fe1ee7045 Merge remote-tracking branch 'pidfd/for-next' omits 97ec7c812528 Merge remote-tracking branch 'hyperv/hyperv-next' omits 21232aadc75a Merge remote-tracking branch 'xarray/main' omits b44c54d77270 Merge remote-tracking branch 'nvmem/for-next' omits 378788911faf Merge remote-tracking branch 'gnss/gnss-next' omits 7cffeb6391ca Merge remote-tracking branch 'kspp/for-next/kspp' omits ab65eed220bf Merge remote-tracking branch 'rtc/rtc-next' omits d3ac7172a958 Merge remote-tracking branch 'coresight/next' omits 4209b69d8c3f Merge remote-tracking branch 'livepatching/for-next' omits 0d89d81ee6c7 Merge remote-tracking branch 'userns/for-next' omits 4148317e11af Merge remote-tracking branch 'pinctrl-renesas/renesas-pinctrl' omits a6881d502f0d Merge remote-tracking branch 'pinctrl-intel/for-next' omits 4e6aef310b80 Merge remote-tracking branch 'pinctrl/for-next' omits 8c0c5269b98a Merge remote-tracking branch 'gpio-intel/for-next' omits 69b1c2856cb5 Merge remote-tracking branch 'gpio-brgl/gpio/for-next' omits 1698c7554fcc Merge remote-tracking branch 'rpmsg/for-next' omits 352d75c01e4f Merge remote-tracking branch 'scsi-mkp/for-next' omits 95f445fa4a7d Merge remote-tracking branch 'scsi/for-next' omits 10d6135d8a6b Merge remote-tracking branch 'dmaengine/next' omits dc8202e97af0 Merge remote-tracking branch 'icc/icc-next' omits c2794914dbfd Merge remote-tracking branch 'staging/staging-next' omits 365e5058edf8 Merge remote-tracking branch 'thunderbolt/next' omits 2ebf19f5de3e Merge remote-tracking branch 'soundwire/next' omits e1bd8a57685f Merge remote-tracking branch 'extcon/extcon-next' omits 057ad2f6d4f0 Merge remote-tracking branch 'char-misc/char-misc-next' omits 8cf52bf8437b Merge remote-tracking branch 'tty/tty-next' omits 9f1b3850db40 Merge remote-tracking branch 'phy-next/next' omits b2f7aba2c62b Merge remote-tracking branch 'usb-chipidea-next/for-usb-next' omits e0d57abfd98f Merge remote-tracking branch 'usb-serial/usb-next' omits 12dc1ae6df82 Merge remote-tracking branch 'usb/usb-next' omits f33596f1a349 Merge remote-tracking branch 'driver-core/driver-core-next' omits 168b0ddd5276 Merge remote-tracking branch 'leds/for-next' omits 06e6326e5c31 Merge remote-tracking branch 'hsi/for-next' omits f311b8e95857 Merge remote-tracking branch 'drivers-x86/for-next' omits 7381af027d42 Merge remote-tracking branch 'workqueues/for-next' omits 5c96f0d85ca1 Merge remote-tracking branch 'percpu/for-next' omits 84ff554865db Merge remote-tracking branch 'xen-tip/linux-next' omits 3729eeb775bd Merge remote-tracking branch 'kvm-arm/next' omits 7e31fab66be9 Merge remote-tracking branch 'rcu/rcu/next' omits 67f836edff6b Merge remote-tracking branch 'edac/edac-for-next' omits 6d07b5a1ba51 Merge remote-tracking branch 'tip/auto-latest' omits cafe0102f83f Merge remote-tracking branch 'spi/for-next' omits a015fbf7b43c Merge remote-tracking branch 'devicetree/for-next' omits 149a75af993c Merge remote-tracking branch 'audit/next' omits 214cbd1a2e01 Merge remote-tracking branch 'tpmdd/next' omits 703291a6453d Merge remote-tracking branch 'selinux/next' omits 0612bc919599 Merge remote-tracking branch 'keys/keys-next' omits 601c202a0ae8 Merge remote-tracking branch 'security/next-testing' omits 05fa3ad23641 Merge remote-tracking branch 'regulator/for-next' omits 61e3c5d53d73 Merge remote-tracking branch 'battery/for-next' omits 947be86d03f7 Merge remote-tracking branch 'mfd/for-mfd-next' omits 9dcf107721fb Merge remote-tracking branch 'mmc/next' omits 4069fcad1386 Merge remote-tracking branch 'pcmcia/pcmcia-next' omits e83c7ae33970 Merge remote-tracking branch 'device-mapper/for-next' omits f4964fb3ba9d Merge remote-tracking branch 'block/for-next' omits 35f71db49b19 Merge remote-tracking branch 'input/next' omits 6200e3493ae2 Merge remote-tracking branch 'sound-asoc/for-next' omits 39cc6daf7654 Merge remote-tracking branch 'sound/for-next' omits eec3bb0fcf07 Merge remote-tracking branch 'imx-drm/imx-drm/next' omits 9acdfb11a805 Merge remote-tracking branch 'drm-misc/for-linux-next' omits 40c58e15733b next-20210108/drm-intel omits fe2ccce92d7c Merge remote-tracking branch 'amdgpu/drm-next' omits 4ba68f0724fb Merge remote-tracking branch 'crypto/master' omits 96ee657296db Merge remote-tracking branch 'nand/nand/next' omits af721f783676 Merge remote-tracking branch 'mtd/mtd/next' omits bb8551d15c46 Merge remote-tracking branch 'gfs2/for-next' omits f6bbece55da7 Merge remote-tracking branch 'bluetooth/master' omits 1e5c47cb1e32 Merge remote-tracking branch 'wireless-drivers-next/master' omits 8d18a0ff882c Merge remote-tracking branch 'ipsec-next/master' omits 12db32c9d75a Merge remote-tracking branch 'bpf-next/for-next' omits 8cec496dd331 Merge remote-tracking branch 'net-next/master' omits 6b22f292329c Merge remote-tracking branch 'rdma/for-next' omits 1c870a398ea6 Merge remote-tracking branch 'ieee1394/for-next' omits d8ad8d38b779 Merge remote-tracking branch 'thermal/thermal/linux-next' omits d5c290463abd Merge remote-tracking branch 'devfreq/devfreq-next' omits 4745741a6800 Merge remote-tracking branch 'cpupower/cpupower' omits 9dbe5a3f4ca3 Merge remote-tracking branch 'pm/linux-next' omits 38d5f2928758 Merge remote-tracking branch 'v4l-dvb-next/master' omits 34412d408bf8 Merge remote-tracking branch 'v4l-dvb/master' omits fd0162e59722 Merge remote-tracking branch 'jc_docs/docs-next' omits 93cad2157225 Merge remote-tracking branch 'hwmon-staging/hwmon-next' omits 6afe5cecd271 Merge remote-tracking branch 'dmi/dmi-for-next' omits a1552da8d515 Merge remote-tracking branch 'i2c/i2c/for-next' omits aaf334c59016 Merge remote-tracking branch 'hid/for-next' omits 0096d4f4b6c6 Merge remote-tracking branch 'pci/next' omits f9ca777b2dc2 Merge remote-tracking branch 'printk/for-next' omits c1446efac6cf Merge remote-tracking branch 'vfs/for-next' omits 5b0f5f0c3993 Merge remote-tracking branch 'v9fs/9p-next' omits fa948024b626 Merge remote-tracking branch 'cel/for-next' omits 922be1bd7586 Merge remote-tracking branch 'nfs-anna/linux-next' omits 56d11d7b261e Merge remote-tracking branch 'jfs/jfs-next' omits b9dd85601265 Merge remote-tracking branch 'f2fs/dev' omits 1e1261a84a85 Merge remote-tracking branch 'ext4/dev' omits df679b841249 Merge remote-tracking branch 'ext3/for_next' omits 6e2d4c4096c7 Merge remote-tracking branch 'exfat/dev' omits 3c8b335c9870 Merge remote-tracking branch 'cifs/for-next' omits 89bc1d9e90e9 Merge remote-tracking branch 'ceph/master' omits 94969e3f056c Merge remote-tracking branch 'btrfs/for-next' omits 90254d9dddab Merge remote-tracking branch 'xtensa/xtensa-for-next' omits 20ccc4803451 Merge remote-tracking branch 'sh/for-next' omits 4acf02dcaf53 Merge remote-tracking branch 's390/for-next' omits f78e7e94da8d Merge remote-tracking branch 'risc-v/for-next' omits 42d0f7f77fa2 Merge remote-tracking branch 'openrisc/for-next' omits 0be7ef075e9a Merge remote-tracking branch 'nds32/next' omits 64f49c9975b8 Merge remote-tracking branch 'mips/mips-next' omits 2f74e7e1f266 Merge remote-tracking branch 'microblaze/next' omits 05ec6ae91915 Merge remote-tracking branch 'h8300/h8300-next' omits efe96bb64bab Merge remote-tracking branch 'csky/linux-next' omits 5a36ed52760d Merge remote-tracking branch 'clk-renesas/renesas-clk' omits 99d2986731d1 Merge remote-tracking branch 'clk/clk-next' omits 18c675264f7b Merge remote-tracking branch 'ti-k3-new/ti-k3-next' omits b7a93b832811 Merge remote-tracking branch 'ti-k3/ti-k3-next' omits a1ab2387d2dc Merge remote-tracking branch 'tegra/for-next' omits f51ba35cf70e Merge remote-tracking branch 'sunxi/sunxi/for-next' omits c66385afccee Merge remote-tracking branch 'stm32/stm32-next' omits 3f3640c2fc8a Merge remote-tracking branch 'scmi/for-linux-next' omits 30befcea50ab Merge remote-tracking branch 'samsung-krzk/for-next' omits 2d9ba250b5b1 Merge remote-tracking branch 'rockchip/for-next' omits 53876878317d Merge remote-tracking branch 'reset/reset/next' omits bff82b1181e3 Merge remote-tracking branch 'renesas/next' omits 82ea955dd58e Merge remote-tracking branch 'realtek/for-next' omits 4d21f8868fa2 Merge remote-tracking branch 'raspberrypi/for-next' omits 8d6b899ac79b Merge remote-tracking branch 'qcom/for-next' omits bceacce20400 Merge remote-tracking branch 'omap/for-next' omits 3fce395d2c52 Merge remote-tracking branch 'mvebu/for-next' omits 01fb90496ee5 Merge remote-tracking branch 'mediatek/for-next' omits 2f77bf18bfce Merge remote-tracking branch 'keystone/next' omits cd67790d3eac Merge remote-tracking branch 'imx-mxs/for-next' omits 491b9e6a0ad5 Merge remote-tracking branch 'drivers-memory/for-next' omits 35b317b7520e Merge remote-tracking branch 'at91/at91-next' omits e914b6b23349 Merge remote-tracking branch 'aspeed/for-next' omits 1c45d4b3e242 Merge remote-tracking branch 'amlogic/for-next' omits 36e4297f3d2e Merge remote-tracking branch 'actions/for-next' omits 69889a9e4e3e Merge remote-tracking branch 'arm-soc/for-next' omits e34e21579d05 Merge remote-tracking branch 'arm64/for-next/core' omits c59763789c55 Merge remote-tracking branch 'dma-mapping/for-next' omits 33740ae799d2 Merge remote-tracking branch 'kbuild/for-next' omits 5bd8ecf03410 Merge remote-tracking branch 'drm-misc-fixes/for-linux-nex [...] omits f3801e50b889 Merge remote-tracking branch 'risc-v-fixes/fixes' omits bdbb57e7b577 Merge remote-tracking branch 'mmc-fixes/fixes' omits 6f627f49f00c Merge remote-tracking branch 'drm-intel-fixes/for-linux-ne [...] omits d97ef0e23797 Merge remote-tracking branch 'scsi-fixes/fixes' omits 56296b86a522 Merge remote-tracking branch 'drivers-x86-fixes/fixes' omits 44c4886ce22e Merge remote-tracking branch 'i3c-fixes/i3c/fixes' omits 9f28159fbdf5 Merge remote-tracking branch 'vfs-fixes/fixes' omits 543e2f733c3a Merge remote-tracking branch 'btrfs-fixes/next-fixes' omits 95c7f75afb02 Merge remote-tracking branch 'omap-fixes/fixes' omits 0a96894005d8 Merge remote-tracking branch 'mips-fixes/mips-fixes' omits 4bace22d0b60 Merge remote-tracking branch 'v4l-dvb-fixes/fixes' omits 8fd0f24fa3e2 Merge remote-tracking branch 'mtd-fixes/mtd/fixes' omits c6179497574f Merge remote-tracking branch 'kselftest-fixes/fixes' omits 63b04c8ba2e8 Merge remote-tracking branch 'ide/master' omits 0a032edb22f2 Merge remote-tracking branch 'crypto-current/master' omits 72595bfc24cb Merge remote-tracking branch 'input-current/for-linus' omits ab1930a4fa2d Merge remote-tracking branch 'char-misc.current/char-misc-linus' omits 90518bd07403 Merge remote-tracking branch 'phy/fixes' omits 4abeb3cf431f Merge remote-tracking branch 'usb-serial-fixes/usb-linus' omits 9e37b47d1245 Merge remote-tracking branch 'usb.current/usb-linus' omits 168bbbd78a2b Merge remote-tracking branch 'tty.current/tty-linus' omits ef2d4a76e350 Merge remote-tracking branch 'driver-core.current/driver-c [...] omits 76e69e316ce6 Merge remote-tracking branch 'spi-fixes/for-linus' omits 4ce3700e9092 Merge remote-tracking branch 'regulator-fixes/for-linus' omits 9fb103129f06 Merge remote-tracking branch 'sound-asoc-fixes/for-linus' omits 1886dc3e579f Merge remote-tracking branch 'sound-current/for-linus' omits 65d436de2c33 Merge remote-tracking branch 'rdma-fixes/for-rc' omits 79b0216d1d60 Merge remote-tracking branch 'mac80211/master' omits 00eb40ae5429 Merge remote-tracking branch 'wireless-drivers/master' omits 5a71ad798029 Merge remote-tracking branch 'ipsec/master' omits 4ca8876a69b9 Merge remote-tracking branch 'bpf/master' omits 0fd0e7403ef0 Merge remote-tracking branch 'net/master' omits 8cec0fb861b0 Merge remote-tracking branch 'sparc/master' omits 4bffba4e2fbb Merge remote-tracking branch 's390-fixes/fixes' omits e4241ad70e80 Merge remote-tracking branch 'powerpc-fixes/fixes' omits f02108fe81f9 Merge remote-tracking branch 'arm64-fixes/for-next/fixes' omits df56ccaf9f7f ALSA: hda/hdmi - enable runtime pm for CI AMD display audio omits 01ae70ad887e drm/amdgpu: add another raven1 gfxoff quirk omits 115fbdbb4716 drm/radeon: fix check order in radeon_bo_move omits 436854ff3147 drm/amdgpu: fix check order in amdgpu_bo_move omits 4a6fe05e6559 usb: typec: ucsi: check cci busy during PPM reset omits 73a7c155a2b2 arm64: selftests: Fix spelling of 'Mismatch' omits b5639879902a arm64: syscall: include prototype for EL0 SVC functions omits 63212212b3d5 Merge remote-tracking branch 'spi/for-5.12' into spi-next omits 9f0b1e583eac Merge branch 'pm-cpufreq' into linux-next omits c6b98386bc95 Merge branch 'acpi-docs' into linux-next omits 96257ae71b91 riscv/stacktrace: Fix stack output without ra on the stack top omits b87fffe5d26a riscv: Improve __show_regs omits d514b8de9176 riscv: Add dump stack in show_regs omits 0e2bd4229b2a f2fs: remove unused stat_{inc, dec}_atomic_write omits 91327d9b3add Merge branch 'pci/resource' omits eb424de4c588 Merge remote-tracking branch 'asoc/for-5.12' into asoc-next omits 530aef25e6ad Merge remote-tracking branch 'asoc/for-5.11' into asoc-linus omits f60ee08c3c2d Merge remote-tracking branch 'regulator/for-5.12' into reg [...] omits 17f953176384 Merge remote-tracking branch 'regulator/for-5.11' into reg [...] omits 1f1244a5ddb7 compiler.h: Raise minimum version of GCC to 5.1 for arm64 omits 27c287b41659 ubsan: disable unsigned-overflow check for i386 omits 71445ef39136 scripts/gdb: fix list_for_each omits 5d4b4337219c aio: simplify read_events() omits 3d7f7cbb5005 checkpatch: prefer ftrace over function entry/exit printks omits c8fc9a3977c2 checkpatch: trivial style fixes omits 4b7d1a790c1b checkpatch: ignore warning designated initializers using NR_CPUS omits 84de41301b92 checkpatch: improve blank line after declaration test omits ff33e3939a35 include/linux/bitops.h: spelling s/synomyn/synonym/ omits 97a31c94fce5 string.h: move fortified functions definitions in a dedica [...] omits d715d0dc00b0 lib-optimize-cpumask_local_spread-v8 omits 1a48dccf64bc lib: optimize cpumask_local_spread() omits 97740b93743b lib/genalloc.c: change return type to unsigned long for bi [...] omits 0963a5cf1d64 proc/sysctl: make protected_* world readable omits aa1fd4989938 sysctl.c: fix underflow value setting risk in vm_table omits aba87eacc17c proc/wchan: use printk format instead of lookup_symbol_name() omits eb80cbdfced0 kernel/hung_task.c: Monitor killed tasks. omits 6f945627f09a fs/buffer.c: dump more info for __getblk_gfp() stall problem omits 50db80f2d5a8 fs/buffer.c: add debug print for __getblk_gfp() stall problem omits 2838d725156b MAINTAINERS: add entry for KFENCE omits cb1226b157c4 kfence: show access type in report omits b8fb21605dd5 kfence: fix typo in test omits 4aa9e0f47fbf kfence: add test suite omits 5bbd6be67578 kfence, Documentation: add KFENCE documentation omits 418c765d2e42 revert kasan-remove-kfence-leftovers omits 1f732e852831 kfence, kasan: make KFENCE compatible with KASAN omits 3edaabc31a53 mm, kfence: insert KFENCE hooks for SLUB omits fcc436c6116e mm, kfence: insert KFENCE hooks for SLAB omits 3c222522b975 kfence: use pt_regs to generate stack trace on faults omits b0320a2f268a arm64, kfence: enable KFENCE for ARM64 omits 175a25ebb0c5 x86, kfence: enable KFENCE for x86 omits d0703be9b173 kfence: add option to use KFENCE without static keys omits 5640e713ec7b kfence: fix potential deadlock due to wake_up() omits 6bd3f60fa7b4 kfence: avoid stalling work queue task without allocations omits 779eb9d347cf kfence: Fix parameter description for kfence_object_start() omits ffd74c6b43b9 mm: add Kernel Electric-Fence infrastructure omits cc0e050697ce mm: page-flags.h: Typo fix (It -> If) omits 752b06026f4c mm: remove arch_remap() and mm-arch-hooks.h omits 69227e8e4123 mm: zswap: clean up confusing comment omits b89d8cc74d78 mm/vmstat.c: erase latency in vmstat_shepherd omits b08c480516a0 mm-vmstat-fix-proc-sys-vm-stat_refresh-generating-false-wa [...] omits 03f856806051 mm-vmstat-fix-proc-sys-vm-stat_refresh-generating-false-wa [...] omits 67308e1f5617 mm: vmstat: fix /proc/sys/vm/stat_refresh generating false [...] omits ec071cdb15bf memblock: do not start bottom-up allocations with kernel_end omits 8d0c1ec687ed mm-cma-allocate-cma-areas-bottom-up-fix-3-fix omits 517e7e5406fe mm-cma-allocate-cma-areas-bottom-up-fix-3 omits 7fec331c2616 mm-cma-allocate-cma-areas-bottom-up-fix-2 omits c82434904b82 mm-cma-allocate-cma-areas-bottom-up-fix omits 137a8fe49927 mm: cma: allocate cma areas bottom-up omits 7526c03ea3f3 mm,thp,shmem: make khugepaged obey tmpfs mount flags omits feea8e17ba66 mm,thp,shm: limit gfp mask to no more than specified omits 3572f1a1db0e mm,thp,shmem: limit shmem THP alloc gfp_mask omits 806d58bd86ed mm: remove pagevec_lookup_entries omits d5b5f0258345 mm: pass pvec directly to find_get_entries omits b191f33075a3 mm: remove nr_entries parameter from pagevec_lookup_entries omits 874efa839ae9 mm: add an 'end' parameter to pagevec_lookup_entries omits 182cf0e5409d mm: add an 'end' parameter to find_get_entries omits 9c5a59ffe71f fix mm-add-and-use-find_lock_entries.patch omits 4d3f76acae85 mm: add and use find_lock_entries omits 1fccc8bfe9a3 iomap: use mapping_seek_hole_data omits 2fed1930de54 fix mm-filemap-add-mapping_seek_hole_data.patch omits 8387438f0e63 mm/filemap: add mapping_seek_hole_data omits d6b4f8076e8b fix mm-filemap-add-helper-for-finding-pages.patch omits a0351a56e9a2 mm/filemap: add helper for finding pages omits 7b6fbb7ecb4a mm/filemap: rename find_get_entry to mapping_get_entry omits 245895f36268 mm: add FGP_ENTRY omits c8253712294e mm/swap: optimise get_shadow_from_swap_cache omits 459e1d528c33 mm/shmem: use pagevec_lookup in shmem_unlock_mapping omits 4d02b2e14210 mm: make pagecache tagged lookups return only head pages omits 9368100966cd hugetlbfs: remove special hugetlbfs_set_page_dirty() omits eab1bfc755e0 mm/hugetlb: change hugetlb_reserve_pages() to type bool omits 334b69c4ef9a mm/compaction: remove duplicated VM_BUG_ON_PAGE !PageLocked omits fa929009b992 mm/compaction: remove rcu_read_lock during page compaction omits f08518e689d1 mm/vmscan: __isolate_lru_page_prepare() cleanup omits aa9e0f52c2c9 mm: hugetlb: add return -EAGAIN for dissolve_free_huge_page omits f3ba71b1155a mm: migrate: do not migrate HugeTLB page whose refcount is one omits 40a46595365d mm/hugetlb.c: fix unnecessary address expansion of pmd sharing omits c3a489b2bbdc mm/hugetlb: fix potential double free in hugetlb_register_ [...] omits edda529feb6c MIPS: do not call flush_tlb_all when setting pmd entry omits 3e077010673c mm/huge_memory.c: update tlb entry if pmd is changed omits c0e9166e88d7 kasan-remove-redundant-config-option-v3 omits aba664d45a50 kasan: remove redundant config option omits dd39ae4cd963 kasan: add proper page allocator tests omits 2c188659680b kasan-fix-bug-detection-via-ksize-for-hw_tags-mode-fix omits c10c75779f23 kasan: fix bug detection via ksize for HW_TAGS mode omits fcad13f3dee0 kasan: fix memory corruption in kasan_bitops_tags test omits 7064b20933c4 kasan: adopt kmalloc_uaf2 test to HW_TAGS mode omits 6892d27df295 kasan: add compiler barriers to KUNIT_EXPECT_KASAN_FAIL omits 140ed16e33ca kasan: rename CONFIG_TEST_KASAN_MODULE omits f201253d5e21 kasan, arm64: allow using KUnit tests with HW_TAGS mode omits 2f4e53bfe6d5 kasan: add match-all tag tests omits dcc14e02298e kasan: clean up comments in tests omits cacab94a43b6 kasan: clarify HW_TAGS impact on TBI omits 2301830bf130 kasan: prefix exported functions with kasan_ omits 810f1790cb4d mm/page_reporting: use list_entry_is_head() in page_report [...] omits 1dd901280af5 mm: improve mprotect(R|W) efficiency on pages referenced once omits 609abb25cf6b mm/mmap.c: fix the adjusted length error omits a17a302e1724 mm/mmap.c: remove unnecessary local variable omits 35dad3dec6e0 mm: kmem: make __memcg_kmem_(un)charge static omits 2a7bf3123275 mmotm 2021-01-12-01-57 uploaded (NR_SWAPCACHE in mm/) omits 06ebc57f7c5c riscv: Enable per-task stack canaries omits 0b66d929c618 riscv: Add support for function error injection omits 4c1d133ad2c0 riscv: Add uprobes supported omits 5dc4ce78b899 riscv: Add KPROBES_ON_FTRACE supported omits b7e9ba340391 mm: memcg: add swapcache stat for memcg v2 omits 09eb6b35e26c mm/memcg: remove rcu locking for lock_page_lruvec function series omits 15106cdf82ed mm/memcg: revise the using condition of lock_page_lruvec f [...] omits fdbb10272981 mm: memcontrol: make the slab calculation consistent omits 30388b9496df mm: memcontrol: convert NR_FILE_PMDMAPPED account to pages omits f2b448c39e2f mm: memcontrol: convert NR_SHMEM_PMDMAPPED account to pages omits a6c81c3a5dd7 mm: memcontrol: convert NR_SHMEM_THPS account to pages omits cacb95a9e122 mm: memcontrol: convert NR_FILE_THPS account to pages omits d29f2beae229 mm: memcontrol: convert NR_ANON_THPS account to pages omits e5f670d3c0c1 mm: memcontrol: fix NR_ANON_THPS accounting in charge moving omits a98dad696f23 mm-memcontrol-optimize-per-lruvec-stats-counter-memory-usa [...] omits af696e144839 mm: memcontrol: optimize per-lruvec stats counter memory usage omits c0b861d862da mm-memcg-slab-pre-allocate-obj_cgroups-for-slab-caches-wit [...] omits a23b1d4bee73 mm: memcg/slab: pre-allocate obj_cgroups for slab caches w [...] omits d197c28bc942 mm/swap: don't SetPageWorkingset unconditionally during swapin omits 93a4cec578e4 mm/filemap: don't revert iter on -EIOCBQUEUED omits f4f35e4019f7 mm/filemap: remove unused parameter and change to void typ [...] omits 9f9333041e38 mm/msync: exit early when the flags is an MS_ASYNC and sta [...] omits 102117f1ca3c mm, tracing: record slab name for kmem_cache_free() omits c71e3b2a606a kernel/watchdog: flush all printk nmi buffers when hardloc [...] omits d163fc69ea9c fs: delete repeated words in comments omits df14ada3bf7a ramfs: support O_TMPFILE omits e60cdb1190e7 ocfs2: fix ocfs2 corrupt when iputting an inode omits 90270b90856c ocfs2: clear links count in ocfs2_mknod() if an error occurs omits ff0d3ca1d9de ocfs2: remove redundant conditional before iput omits de08d3d02d66 /proc/kpageflags: do not use uninitialized struct pages omits b0fbeec86aa9 /proc/kpageflags: prevent an integer overflow in stable_pa [...] omits 60b7cab23e5e proc_sysctl: fix oops caused by incorrect command parameters. omits f96945f59d99 mm: hugetlb: remove VM_BUG_ON_PAGE from page_huge_active omits 3f5e10250864 mm: hugetlb: fix a race between isolating and freeing page omits e45dc400c82b mm: hugetlb: fix a race between freeing and dissolving the page omits 118d33d29084 mm: hugetlbfs: fix cannot migrate the fallocated HugeTLB page omits c49376bdbb91 mm/process_vm_access.c: include compat.h omits 8af9ebf200e0 mm,hwpoison: Fix printing of page flags omits c8b5f06be2db MAINTAINERS: add Vlastimil as slab allocators maintainer omits 719d7fc931c5 mm/hugetlb: fix potential missing huge page size info omits 527917483703 mm: migrate: initialize err in do_migrate_pages omits 468fd9d61623 mm/vmalloc.c: fix potential memory leak omits c675e80c76e5 arm/kasan: fix the array size of kasan_early_shadow_pte[] omits 87b23db9359a kasan: fix incorrect arguments passing in kasan_add_zero_shadow omits 6e5580d07ce8 kasan: fix unaligned address is unhandled in kasan_remove_ [...] omits 10b08571b0a3 mm: fix numa stats for thp migration omits 6353f94fe711 mm: memcg: fix memcg file_dirty numa stat omits d9f7d563c419 mm: memcg/slab: optimize objcg stock draining omits dbc66f1bf761 mm/memcontrol: fix warning in mem_cgroup_page_lruvec() omits a362c25051c7 mm: fix initialization of struct page for holes in memory layout omits f5608f35f768 x86/setup: don't remove E820_TYPE_RAM for pfn 0 omits 036c5ffb78f0 mm-page_alloc-add-a-missing-mm_page_alloc_zone_locked-trac [...] omits 9871e10edf7b mm/page_alloc: add a missing mm_page_alloc_zone_locked() t [...] omits 936f17f44b44 mm, slub: consider rest of partial list if acquire_slab() fails omits 8cbb6cfa9b8e Merge branch 'acpi-scan' into linux-next omits d63bb6410568 Merge branch 'powercap' into linux-next omits 94602b67b8b6 iov_iter: fix the uaccess area in copy_compat_iovec_from_user omits 25f2978650f0 Merge branch 'imx/defconfig' into for-next omits 54a77605ec0b Merge branch 'imx/dt64' into for-next omits 0f1fb356400a Merge branch 'imx/dt' into for-next omits e8938792e7bb Merge branch 'imx/bindings' into for-next omits e6008aaeb14d Merge branch 'imx/soc' into for-next omits 774b480bde6b Merge branch 'imx/drivers' into for-next omits 950abc2e13ea Merge branch 'clk/imx' into for-next omits ee61fd55dbce riscv: Add kprobes supported omits ce7476066498 riscv: Using PATCHABLE_FUNCTION_ENTRY instead of MCOUNT omits 6069c4b95313 riscv: Fixup patch_text panic in ftrace omits 6c63f9c46f6c riscv: Fixup wrong ftrace remove cflag omits d1d541f7c979 riscv: Fixup compile error BUILD_BUG_ON failed omits 545fec3e12df RISC-V: Implement ptrace regs and stack API omits 962cfa82d260 riscv: Add machine name to kernel boot log and stack dump output omits 2651ff3247f7 riscv: Add numa support for riscv64 platform omits 8dc1488c7482 riscv: Add support pte_protnone and pmd_protnone if CONFIG [...] omits 13975ec4801f riscv: Separate memory init from paging init omits 442c0a7d3942 numa: Move numa implementation to common code omits 7dbcd950f379 arm64, numa: Change the numa init functions name to be generic omits 06f4ae178437 Merge branch 'v5.12-armsoc/dts64' into for-next omits b39049ee6b8a Merge branch 'v5.12-armsoc/dts32' into for-next omits e00a17adb397 Merge branch 'v5.12-armsoc/defconfig64' into for-next omits 353b601d4b57 Merge branch 'v5.11-armsoc/dtsfixes' into for-next omits aabcb2003928 Merge branch 'misc-5.11' into next-fixes omits 671c87eca5c3 riscv: Add Canaan Kendryte K210 reset controller omits 217a8e855146 dt-bindings: pinctrl: Document canaan,k210-fpioa bindings omits 108c7a7360f1 dt-bindings: reset: Document canaan,k210-rst bindings omits c6113094ea17 dt-binding: mfd: Document canaan,k210-sysctl bindings omits eb66bfdc3ed4 riscv: cleanup Canaan Kendryte K210 sysctl driver omits 93dc7118d3e4 riscv: Fix Canaan Kendryte K210 device tree omits 3c54e3125dcd riscv: Use vendor name for K210 SoC support omits b69b63bfed82 Merge branches 'arm64-defconfig-for-5.12', 'arm64-for-5.12 [...] omits ca83049505e1 Merge branches 'arm64-defconfig-fixes-for-5.11' and 'arm64 [...] omits 5cc02325880f Merge branches 'fixes', 'work.sparc', 'work.sparc32', 'wor [...] omits 6d92949813bb Merge branch 'devel' into for-next omits f0bbf052ae46 csky: Reconstruct VDSO framework omits 804b3f90c854 csky: mm: abort uaccess retries upon fatal signal omits 1179dbc7ced9 csky: Sync riscv mm/fault.c for easy maintenance omits 3d73a53853e0 csky: Fixup do_page_fault parent irq status omits e28519f9ca94 csky: Add faulthandler_disabled() check omits f650983e709e csky: Fixup update_mmu_cache called with user io mapping omits 5da883df8241 csky: Fixup FAULT_FLAG_XXX param for handle_mm_fault omits e6d819647c13 csky: Add show_tlb for CPU_CK860 debug omits aad25d90b42f csky: Fix TLB maintenance synchronization problem omits b8ddf09ca948 csky: Add kmemleak support omits c53cc2981493 csky: Remove prologue of page fault handler in entry.S omits 3e3206fb78cf csky: Fixup PTE global for 2.5:1.5 virtual memory omits a3ba37b44821 csky: Cleanup asm/spinlock.h omits a5ffe127b870 csky: Fixup asm/cmpxchg.h with correct ordering barrier omits b671bf1b7f86 csky: Fixup futex SMP implementation omits 65007ba34aba csky: Fixup barrier design omits c2b3ed57c421 csky: Remove custom asm/atomic.h implementation omits 9413c684bf1e csky: Fixup show_regs doesn't contain regs->usp omits b4292b650941 csky: Fixup perf probe failed omits 7e5e0122c3cc csky: Add memory layout 2.5G(user):1.5G(kernel) omits 3e3d5e8a7d73 Merge branches 'at91-soc' and 'at91-defconfig' into at91-next omits 9b28a2eacfe4 soc: document merges omits 6b8945603d05 certs: Replace K{U,G}IDT_INIT() with GLOBAL_ROOT_{U,G}ID omits a03da41508b1 certs: Fix blacklist flag type confusion omits 9a0418816efd PKCS#7: Fix missing include omits 8ecd5e7df02b certs: Fix blacklisted hexadecimal hash string check omits fce30a87db3b certs/blacklist: fix kernel doc interface issue omits e786f79d86bf crypto: public_key: Remove redundant header file from publ [...] omits fa2ed2022110 keys: remove trailing semicolon in macro definition omits d84a40b06bbe crypto: pkcs7: Use match_string() helper to simplify the code omits 0e03be61d191 PKCS#7: drop function from kernel-doc pkcs7_validate_trust_one omits cfd791996478 encrypted-keys: Replace HTTP links with HTTPS ones omits 06c2c1071bdb crypto: asymmetric_keys: fix some comments in pkcs7_parser.h omits 9fbbee9c1e5c KEYS: remove redundant memset omits 480a47835cd0 security: keys: delete repeated words in comments omits b25158e97da6 KEYS: asymmetric: Fix kerneldoc omits a1b80a844a6e security/keys: use kvfree_sensitive() omits b38ee39dcac9 watch_queue: Drop references to /dev/watch_queue omits ccd6e5ff45de keys: Remove outdated __user annotations omits 949d4012ad4b security: keys: Fix fall-through warnings for Clang adds 2bbe17ae8793 Merge branch 'for-linus' of git://git.kernel.org/pub/scm/l [...] adds e8c13a6bc8eb Merge tag 'net-5.11-rc4' of git://git.kernel.org/pub/scm/l [...] adds 146620506274 Merge tag 'linux-kselftest-fixes-5.11-rc4' of git://git.ke [...] adds 55ed4560774d tools/bootconfig: Add tracing_on support to helper scripts adds cdaed110311d Merge tag 'trace-v5.11-rc3' of git://git.kernel.org/pub/sc [...] adds 61502e3bb982 Merge tag 'drm-misc-fixes-2021-01-12' of git://anongit.fre [...] adds 667d11dcd661 Merge tag 'drm-intel-fixes-2021-01-14' of git://anongit.fr [...] adds 101c2fae5108 MAINTAINERS: update radeon/amdgpu/amdkfd git trees adds ff9346dbabbb drm/amdgpu: fix DRM_INFO flood if display core is not supp [...] adds f14a5c34d143 drm/amdgpu/psp: fix psp gfx ctrl cmds adds 73644143b31c drm/amd/display: NULL pointer hang adds 4336be4b07ed drm/amd/display: Initialize stack variable adds 0eb31a82e378 drm/amd/display: Add a missing DCN3.01 API mapping adds 9d03bb102028 drm/amd/display: disable dcn10 pipe split by default adds 4eec66c014e9 Revert "drm/amd/display: Fixed Intermittent blue screen on [...] adds 8b335bff643f drm/amdkfd: Fix out-of-bounds read in kdf_create_vcrat_ima [...] adds 04eb6e773e9f drm/amdgpu/gfx10: add updated GOLDEN_TSC_COUNT_UPPER/LOWER [...] adds 12f2df72205f drm/amdgpu: fix vram type and bandwidth error for DDR5 and DDR4 adds 21702c8cae51 drm/amdgpu: add green_sardine device id (v2) adds 53f1e7f6a172 drm/amdgpu: add new device id for Renior adds 4369376ba91c drm/amdgpu: set power brake sequence adds 55df908bd663 Revert "drm/amd/display: Fix unused variable warning" adds 3c517ca5212f Revert "drm/amdgpu/disply: fix documentation warnings in d [...] adds a7ddd22151fc Revert "drm/amd/display: Expose new CRC window property" adds 2f0fa789f7b9 drm/amd/display: Fix to be able to stop crc calculation adds 8e1095901dea Merge tag 'amd-drm-fixes-5.11-2021-01-14' of https://gitla [...] adds 402a89660e9d drm/nouveau/bios: fix issue shadowing expansion ROMs adds e05e06cd34f5 drm/nouveau/privring: ack interrupts the same way as RM adds b5510d1e21d8 drm/nouveau/i2c/gk110: split out from i2c/gk104 adds 8ad95edc3910 drm/nouveau/i2c/gk110-: disable hw-initiated dpcd reads adds ba6e9ab0fcf3 drm/nouveau/i2c/gm200: increase width of aux semaphore own [...] adds add42781ad76 drm/nouveau/mmu: fix vram heap sizing adds caeb6ab899c3 drm/nouveau/kms/nv50-: fix case where notifier buffer is a [...] adds c8f6364f35f3 Merge branch '04.00-ampere-lite-fixes' of git://github.com [...] adds 5ee88057889b Merge tag 'drm-fixes-2021-01-15' of git://anongit.freedesk [...] adds 3b050680c841 drm/nouveau/core: recognise GA10[024] adds 70afbe4bdc0a drm/nouveau/pci/ga10[024]: initial support adds a34632482f1e drm/nouveau/bios/ga10[024]: initial support adds 7ddf5e9597fa drm/nouveau/devinit/ga10[024]: initial support adds 5961c62d2075 drm/nouveau/mc/ga10[024]: initial support adds e0df4bbfc336 drm/nouveau/privring/ga10[024]: initial support adds de4781d0f22b drm/nouveau/imem/ga10[024]: initial support adds 41ba806f40a9 drm/nouveau/fb/ga10[024]: initial support adds 6f300e0a0ba8 drm/nouveau/timer/ga10[024]: initial support adds a3abc23ac401 drm/nouveau/mmu/ga10[024]: initial support adds f5cbe7c8bd1a drm/nouveau/bar/ga10[024]: initial support adds c28efb15f9e5 drm/nouveau/gpio/ga10[024]: initial support adds 8a0412265f06 drm/nouveau/i2c/ga10[024]: initial support adds a6cf0320aad0 drm/nouveau/dmaobj/ga10[24]: initial support adds 8ef23b6f6a79 drm/nouveau/disp/ga10[24]: initial support adds 584265dfec70 Merge branch '04.01-ampere-lite' of git://github.com/skegg [...] adds 02c06dc3750b Merge tag 'topic/nouveau-ampere-modeset-2021-01-15' of git [...] adds 7aec71cd9c1f Merge tag 'iommu-fixes' of git://git.kernel.org/pub/scm/li [...] adds dcda487c9c2e Merge tag 'for-linus-5.11-rc4-tag' of git://git.kernel.org [...] adds 179892adb043 Merge branch 'acpi-docs' adds f4e087c666f5 Merge tag 'acpi-5.11-rc4' of git://git.kernel.org/pub/scm/ [...] adds f288c895622f Merge tag 'mips_fixes_5.11.1' of git://git.kernel.org/pub/ [...] adds dca5244d2f5b compiler.h: Raise minimum version of GCC to 5.1 for arm64 adds b6d8878d24e3 arm64: syscall: include prototype for EL0 SVC functions adds 3a57a643a851 arm64: selftests: Fix spelling of 'Mismatch' adds 82821be8a2e1 Merge tag 'arm64-fixes' of git://git.kernel.org/pub/scm/li [...] adds 7cd3c4126188 Merge tag '5.11-rc3-smb3' of git://git.samba.org/sfrench/cifs-2.6 adds 23dd561ad9ea ext4: use IS_ERR instead of IS_ERR_OR_NULL and set inode n [...] adds 31e203e09f03 ext4: fix wrong list_splice in ext4_fc_cleanup adds 6b4b8e6b4ad8 ext4: fix bug for rename with RENAME_WHITEOUT adds e9f53353e166 ext4: remove expensive flush on fast commit adds 0bc9bc1d8b2f Merge tag 'ext4_for_linus_stable' of git://git.kernel.org/ [...] adds 8cbe71e7e01a Merge tag 'for-linus' of git://git.kernel.org/pub/scm/linu [...] adds 8ff60eb052ee mm, slub: consider rest of partial list if acquire_slab() fails adds ce8f86ee94fa mm/page_alloc: add a missing mm_page_alloc_zone_locked() t [...] adds 7ea510b92c7c mm/memcontrol: fix warning in mem_cgroup_page_lruvec() adds 29970dc24faf arm/kasan: fix the array size of kasan_early_shadow_pte[] adds c22ee5284cf5 mm/vmalloc.c: fix potential memory leak adds f555befd185d mm: migrate: initialize err in do_migrate_pages adds 0eb98f1588c2 mm/hugetlb: fix potential missing huge page size info adds 7e5f1126b54a MAINTAINERS: add Vlastimil as slab allocators maintainer adds 6696d2a6f38c mm,hwpoison: fix printing of page flags adds eb351d75ce1e mm/process_vm_access.c: include compat.h adds b45e2da6e444 Merge branch 'akpm' (patches from Andrew) adds 1d94330a437a Merge tag 'for-5.11/dm-fixes-1' of git://git.kernel.org/pu [...] adds 29a951dfb3c3 mm: fix clear_refs_write locking adds 9348b73c2e1b mm: don't play games with pinned pages in clear_page_refs adds dec822771b01 riscv: stacktrace: Move register keyword to beginning of d [...] adds 797f0375dd2e RISC-V: Do not allocate memblock while iterating reserved [...] adds abb8e86b2696 RISC-V: Set current memblock limit adds e557793799c5 RISC-V: Fix maximum allowed phsyical memory for RV32 adds acda701bf1e8 Merge tag 'riscv-for-linus-5.11-rc4' of git://git.kernel.o [...] adds d434ab6db524 io_uring: drop mm and files after task_work_run adds 621fadc22365 io_uring: don't take files/mm for a dead task adds b4411616c26f io_uring: fix null-deref in io_disable_sqo_submit adds 06585c497b55 io_uring: do sqo disable on install_fd error adds f010505b78a4 io_uring: flush timeouts that should already have expired adds a8d13dbccb13 io_uring: ensure finish_wait() is always called in __io_ur [...] adds 11c0239ae264 Merge tag 'io_uring-5.11-2021-01-16' of git://git.kernel.d [...] adds 7a84665619bb nvmet-rdma: Fix NULL deref when setting pi_enable and trad [...] adds ada831772188 nvme-tcp: Fix warning with CONFIG_DEBUG_PREEMPT adds ca1ff67d0fb1 nvme-tcp: fix possible data corruption with bio merges adds 5ab25a32cd90 nvme: don't intialize hwmon for discovery controllers adds b4f664252f51 Merge tag 'nvme-5.11-2021-01-14' of git://git.infradead.or [...] adds 54c6247d06f1 Merge tag 'block-5.11-2021-01-16' of git://git.kernel.dk/l [...] adds 0da0a8a0a0e1 Merge tag 'scsi-fixes' of git://git.kernel.org/pub/scm/lin [...] adds feb889fb40fa mm: don't put pinned pages into the swap cache adds a959a9782fa8 iov_iter: fix the uaccess area in copy_compat_iovec_from_user adds d36a1dd9f77a dump_common_audit_data(): fix racy accesses to ->d_name adds a527a2b32d20 Merge branch 'fixes' of git://git.kernel.org/pub/scm/linux [...] adds a1339d6355ac Merge tag 'powerpc-5.11-4' of git://git.kernel.org/pub/scm [...] adds 301f0203e042 perf bpf examples: Fix bpf.h header include directive in 5 [...] adds 38c53947a7dc tools headers UAPI: Sync kvm.h headers with the kernel sources adds addbdff24293 tools headers: Syncronize linux/build_bug.h with the kerne [...] adds a042a82ddbb3 perf test: Fix shadow stat test for non-bash shells adds be82fddca81e libperf tests: Avoid uninitialized variable warning adds bba2ea17ef55 libperf tests: If a test fails return non-zero adds 66dd86b2a2be libperf tests: Fail when failing to get a tracepoint id adds 3ff1e7180abc perf stat: Introduce struct runtime_stat_data adds a1bf23052bdf perf stat: Take cgroups into account for shadow stats adds 5501e9229a80 perf intel-pt: Fix 'CPU too large' error adds 648b054a4647 perf inject: Correct event attribute sizes adds e2da783614bb Merge tag 'perf-tools-fixes-2021-01-17' of git://git.kerne [...] adds 19c329f68089 Linux 5.11-rc4 adds fd3958eac387 Merge branch 'linus' of git://git.kernel.org/pub/scm/linux [...] adds 32c2bc8f2d85 ia64: fix build failure caused by memory model changes adds b4459f4413c8 Merge tag 'fixes-2021-01-18' of git://git.kernel.org/pub/s [...] adds 4d163ad79b15 spi: cadence: cache reference clock rate during probe adds 1e2a199f6ccd Merge tag 'spi-fix-v5.11-rc4' of git://git.kernel.org/pub/ [...] adds 3ed86b9a7140 kasan, arm64: fix pointer tags in KASAN reports adds 157c0dc46175 Merge remote-tracking branch 'arm64-fixes/for-next/fixes' adds 8880bf6de400 Merge tag 'imx-fixes-5.11' of git://git.kernel.org/pub/scm [...] adds 1740e6736922 bus: arm-integrator-lm: Add of_node_put() before return statement adds 2004e62a2a06 arm64: defconfig: Drop unused K3 SoC specific options adds 8a996b2d8a03 ARM: dts: ux500: Reserve memory carveouts adds 246fe0977e4d Merge remote-tracking branch 'arm-soc-fixes/arm/fixes' adds 003388a235b6 Merge remote-tracking branch 's390-fixes/fixes' adds 932605b815f8 Merge remote-tracking branch 'sparc/master' adds b7ba6cfabc42 octeontx2-af: Fix missing check bugs in rvu_cgx.c adds c96adff95619 cls_flower: call nla_ok() before nla_next() adds 235ecd36c7a9 MAINTAINERS: Update my email address adds e23a8d002198 Merge https://git.kernel.org/pub/scm/linux/kernel/git/bpf/bpf adds e4bedf48aaa5 net_sched: reject silly cell_log in qdisc_get_rtab() adds dd5e073381f2 net_sched: gen_estimator: support large ewma log adds bcd0cf19ef82 net_sched: avoid shift-out-of-bounds in tcindex_set_parms() adds 66c556025d68 skbuff: back tiny skbs with kmalloc() in __netdev_alloc_skb() too adds 79267ae22615 net: mscc: ocelot: allow offloading of bridge on top of LAG adds 87fe04367d84 net: dsa: mv88e6xxx: also read STU state in mv88e6250_g1_v [...] adds 861375fb7597 Merge remote-tracking branch 'net/master' adds c86a9e3a78e4 Merge remote-tracking branch 'ipsec/master' adds d24c790577ef mt7601u: fix rx buffer refcounting adds 952de419b617 mt76: mt7663s: fix rx buffer refcounting adds 5180f946d205 Merge remote-tracking branch 'wireless-drivers/master' adds c2083e280a3d cfg80211: fix a kerneldoc markup adds 6020d534fa01 mac80211: fix incorrect strlen of .write in debugfs adds 622d3b4e3938 mac80211: fix fast-rx encryption check adds b101dd2d22f4 mac80211: fix encryption key selection for 802.3 xmit adds 2463ec86cd03 mac80211: do not drop tx nulldata packets on encrypted links adds c13cf5c15966 mac80211: check if atf has been disabled in __ieee80211_sc [...] adds 5b444e00d5e0 Merge remote-tracking branch 'mac80211/master' adds 217bfbb8b0bf ALSA: seq: oss: Fix missing error check in snd_seq_oss_syn [...] adds f84d3a1ec375 ALSA: hda: Add Cometlake-R PCI ID adds 87cb9af9f8a2 ALSA: usb-audio: Fix UAC1 rate setup for secondary endpoints adds 3784d449d795 ALSA: usb-audio: Set sample rate for all sharing EPs on UAC1 adds 532a208ad610 ALSA: usb-audio: Avoid implicit feedback on Pioneer devices adds cea06d9bf0e0 Merge v5.11-rc3 adds 9b268be3adbb MAINTAINERS: update maintainers of qcom audio adds 7505c06dabb5 MAINTAINERS: update qcom ASoC drivers list adds c23010ffb20a Merge tag 'asoc-fix-v5.11-rc4' of https://git.kernel.org/p [...] adds bf09289b793f Merge remote-tracking branch 'sound-current/for-linus' adds a8939f2e138e ASoC: wm_adsp: Fix control name parsing for multi-fw adds e36626bb099e ASoC: dt-bindings: mt8192-mt6359: Fix indentation adds 63e1267254ab Merge remote-tracking branch 'asoc/for-5.11' into asoc-linus adds a8a859e626ff Merge remote-tracking branch 'sound-asoc-fixes/for-linus' adds 09db7311ca61 Merge v5.11-rc3 adds 0a6ef86aa174 Merge remote-tracking branch 'regulator-fixes/for-linus' adds 90d414026961 Merge remote-tracking branch 'driver-core.current/driver-c [...] adds 6edfd5025e88 Merge remote-tracking branch 'tty.current/tty-linus' adds c28095bc9907 usb: udc: core: Use lock when write to soft_connect adds 576667bad341 xhci: make sure TRB is fully written before giving it to t [...] adds da7e0c3c2909 xhci: tegra: Delay for disabling LFPS detector adds 135969561494 Merge remote-tracking branch 'usb.current/usb-linus' adds 97d4e0cbf884 Merge remote-tracking branch 'usb-serial-fixes/usb-linus' adds 28b0991b9ff9 Merge remote-tracking branch 'phy/fixes' adds a06b63a1200b iio: sx9310: Off by one in sx9310_read_thresh() adds b6bc1b4ffad4 dt-bindings: iio: accel: bma255: Fix bmc150/bmi055 compatible adds 7e6d9788aa02 iio: adc: ti_am335x_adc: remove omitted iio_kfifo_free() adds cf5b1385d748 drivers: iio: temperature: Add delay after the addressed r [...] adds 49a9565a7a7c counter:ti-eqep: remove floor adds efd597b2839a iio: ad5504: Fix setting power-down state adds 40c48fb79b97 iio: common: st_sensors: fix possible infinite loop in st_ [...] adds b8653aff1c88 iio: sx9310: Fix semtech,avg-pos-strength setting when > 16 adds a1bfb0ccf94d Merge tag 'iio-fixes-for-5.11a' of https://git.kernel.org/ [...] adds 47c8f824c4d6 Merge remote-tracking branch 'staging.current/staging-linus' adds 2b0f175e979a Merge remote-tracking branch 'char-misc.current/char-misc-linus' adds 1877723eb907 Merge remote-tracking branch 'input-current/for-linus' adds f8b5b18b0c09 Merge remote-tracking branch 'ide/master' adds 16e19e11228b dmaengine: idxd: Fix list corruption in description completion adds f5cc9ace24fb dmaengine: idxd: fix misc interrupt completion adds 1cd5ea6d30bd Merge remote-tracking branch 'dmaengine-fixes/fixes' adds 7bf34eb50843 Merge remote-tracking branch 'mtd-fixes/mtd/fixes' adds 60cad0ae3052 Merge remote-tracking branch 'v4l-dvb-fixes/fixes' adds e932e5f764c4 Merge remote-tracking branch 'omap-fixes/fixes' adds 18d3bff411c8 btrfs: don't get an EINTR during drop_snapshot for reloc adds 49ecc679ab48 btrfs: do not double free backref nodes on error adds fb286100974e btrfs: fix lockdep splat in btrfs_recover_relocation adds 34d1eb0e5998 btrfs: don't clear ret in btrfs_start_dirty_block_groups adds 471db1e4bc9b Merge branch 'misc-5.11' into next-fixes adds 1158bb22805c Merge remote-tracking branch 'btrfs-fixes/next-fixes' adds 6d3ac3f6c430 Merge remote-tracking branch 'i3c-fixes/i3c/fixes' adds 070222731be5 platform/x86: intel-vbtn: Drop HP Stream x360 Convertible [...] adds d35c9a029a73 platform/x86: hp-wmi: Don't log a warning on HPWMI_RET_UNK [...] adds 173aac2fef96 platform/x86: thinkpad_acpi: Add P53/73 firmware to fan_qu [...] adds f9c4d3de0186 Merge remote-tracking branch 'drivers-x86-fixes/fixes' adds 780e1384687d scsi: target: tcmu: Fix use-after-free of se_cmd->priv adds 764907293edc scsi: ibmvfc: Set default timeout to avoid crash during migration adds 323749856f78 Merge remote-tracking branch 'scsi-fixes/fixes' adds b3c95d0bdb08 drm/i915/hdcp: Update CP property in update_pipe adds 8662e1119a7d drm/i915/hdcp: Get conn while content_type changed adds 488751a0ef9b drm/i915/gt: Prevent use of engine->wa_ctx after error adds 171a8e998281 drm/i915/pmu: Don't grab wakeref when enabling events adds 45db630e5f7e drm/i915: Check for rq->hwsp validity after acquiring RCU lock adds d4f024be4b71 Merge remote-tracking branch 'drm-intel-fixes/for-linux-ne [...] adds b503087445ce mmc: core: don't initialize block size from ext_csd if not [...] adds 1f10bf96e4cd Merge remote-tracking branch 'mmc-fixes/fixes' adds fff7b5e6ee63 x86/hyperv: Initialize clockevents after LAPIC is initialized adds 6709e03a1081 Merge remote-tracking branch 'hyperv-fixes/hyperv-fixes' adds 2e202ad87336 gpiolib: cdev: fix frame size warning in gpio_ioctl() adds 2fe7c2f99440 tools: gpio: fix %llu warning in gpio-event-mon.c adds 1fc7c1ef37f8 tools: gpio: fix %llu warning in gpio-watch.c adds c14b0a7bceca Merge remote-tracking branch 'gpio-brgl-fixes/gpio/for-current' adds ebfd44883ab5 kunit: tool: Fix spelling of "diagnostic" in kunit_parser adds 8db50be262e9 Documentation: kunit: include example of a parameterized test adds 09641f7c7d8f kunit: tool: surface and address more typing issues adds 81c60306dc58 kunit: tool: fix minor typing issue with None status adds 2b8fdbbf1c61 kunit: tool: move kunitconfig parsing into __init__, make [...] adds fa94cb8ba4e7 Merge remote-tracking branch 'kunit-fixes/kunit-fixes' adds bf9eee249ac2 drm/ttm: stop using GFP_TRANSHUGE_LIGHT adds 33c74535b03e drm/vc4: Unify PCM card's driver_name adds e3f3158a4b86 Merge remote-tracking branch 'drm-misc-fixes/for-linux-nex [...] adds cff31593772a Merge remote-tracking branch 'kbuild/for-next' adds d9b5b3bd4f6c Merge remote-tracking branch 'dma-mapping/for-next' adds 6aba219b915d Merge branch 'arm/fixes' into for-next adds ec13e5027261 arm64: dts: synaptics: Use generic "ngpios" rather than "s [...] adds 35d09d1ad451 Merge tag 'v5.11-berlin-dts64' of git://git.kernel.org/pub [...] adds b4385b5620b2 ARM: dts: berlin: Fix schema warnings for pwm-leds adds 7706e376f531 ARM: dts: berlin: Use generic "ngpios" rather than "snps,n [...] adds b9e7773e229d Merge tag 'v5.11-berlin-dts' of git://git.kernel.org/pub/s [...] adds 2555a610906b Merge tag 'renesas-arm-dt-for-v5.12-tag1' of git://git.ker [...] adds 7a367cc8d61e Merge tag 'renesas-dt-bindings-for-v5.12-tag1' of git://gi [...] adds f791f1a498fb dt-bindings: vendor-prefixes: Fix misordering introduced b [...] adds de69a697b2b0 Merge branch 'arm/dt' into for-next adds 0c08a1c1d7d8 ARM: dts: Remove PicoXcell platforms adds 665a8799b05e ARM: Remove PicoXcell platform support adds cc6111375cec ARM: drop efm32 platform adds bd97ad35e816 MAINTAINERS: Remove deleted platform efm32 adds c8e4564d2045 Merge branch 'arm/platform-removal' into for-next adds 5297ef205781 soc: document merges adds 7392e5ff70ce Merge remote-tracking branch 'arm-soc/for-next' adds c3a72c034c64 Merge remote-tracking branch 'actions/for-next' adds d29476548554 Merge remote-tracking branch 'amlogic/for-next' adds 5ed2446b51f8 Merge remote-tracking branch 'aspeed/for-next' adds 6bb5d7fe1432 Merge branches 'at91-soc' and 'at91-defconfig' into at91-next adds be0de9b4d411 Merge remote-tracking branch 'at91/at91-next' adds fe8546a5630b Merge remote-tracking branch 'drivers-memory/for-next' adds eb363edace68 ARM: dts: imx7d-flex-concentrator: fix pcf2127 reset adds a88afa46b86f ARM: imx: build suspend-imx6.S with arm instruction set adds 2cc0bfc9c127 ARM: dts: imx6qdl-sr-som: fix some cubox-i platforms adds b764eb65e1c9 arm64: dts: imx8mp: Correct the gpio ranges of gpio3 adds 82c082784e03 firmware: imx: select SOC_BUS to fix firmware build adds de9ce65ebcd2 Merge branch 'clk/imx' into for-next adds bd1fc7b9ff91 Merge branch 'imx/drivers' into for-next adds a1792f76de7d Merge branch 'imx/soc' into for-next adds 599bbb639e83 dt-bindings: arm: fsl: add Kontron sl28 variant 1 adds 18df346b66e5 dt-bindings: vendor-prefixes: Add an entry for Kverneland Group adds 55d743d1067b dt-bindings: arm: fsl: add Kverneland UT1, UT1Q and UI1P boards adds 6e73bfbb2ed0 dt-bindings: arm: fsl: add Kverneland TGO board adds 4f6505982674 Merge branch 'imx/bindings' into for-next adds 839661a2bbc8 ARM: dts: imx7: Mark timer with arm,cpu-registers-not-fw-c [...] adds 93ef4e415631 ARM: dts: imx6ul-14x14-evk: Fix SPI chipselect polarity adds 70f04e9a3358 ARM: dts: imx6ul-14x14-evk: Enable the GPIO expander adds 2db7e78bf02b ARM: dts: imx6ul-14x14-evk: Describe the KSZ8081 reset adds e4cbd169b3a8 ARM: dts: imx6ul-14x14-evk: Add camera support adds db8c29bae60a ARM: dts: add Kverneland UT1, UT1Q and UT1P adds 7f8f6311ba59 ARM: dts: add Kverneland TGO board adds 4dec146131c5 ARM: dts: imx6sl-tolino-shine2hd: correct console uart pinmux adds b34af2eef6ac ARM: dts: imx6sl-tolino-shine2hd: add second uart adds 035a3e167b09 ARM: dts: imx6sl-tolino-shine3: correct console uart pinmux adds 3ad6be94e710 ARM: dts: imx: e60k02: add second uart adds d36f964cc742 ARM: dts: imx6: add wakeup support via magic packet adds 59b1bdb19ed8 Merge branch 'imx/dt' into for-next adds 642856097c18 arm64: dts: freescale: sl28: add variant 1 adds f18e6d573b80 arm64: dts: imx8mq: Add NOC node adds 20cf8d981c81 arm64: dts: imx8mq: Add interconnect provider property adds ad1abc8a03fd arm64: dts: imx8mq: Add interconnect for lcdif adds 8900d0d59b63 arm64: dts: lx2160a-clearfog-itx: add power button support adds e8d08d80f450 arm64: dts: imx8mm-beacon: add more pinctrl states for usdhc1 adds 18b9de73f06e arm64: dts: imx8mn-beacon-som: Configure RTC aliases adds 12dffe14e372 arm64: dts: lx2160a-cex7: delete RTC interrupt adds 5dd74cf8f3e6 arm64: dts: freescale: sl28: enable SATA support adds 8b6b17540370 arm64: dts: imx8mq: Add eCSPI DMA support adds 69c910d3675f arm64: dts: ls1028a: fix FlexSPI clock adds 70eacf42a93a arm64: dts: imx8m: correct assigned clocks for FEC adds 6c17f2d6ab50 arm64: dts: imx8mq: assign clock parents for FEC adds 066438ae637b arm64: dts: imx8m: add mac address for FEC adds afe993546334 arm64: dts: imx8m: add fsl,stop-mode property for FEC adds 6da471877b90 Merge branch 'imx/dt64' into for-next adds 368e14ddb8c5 arm64: defconfig: Enable interconnect for imx8mq adds 31872732a2d5 arm64: defconfig: Enable Broadcom BCM54140 PHY adds 5df5ec0e41f3 Merge branch 'imx/defconfig' into for-next adds 2aefd116d271 Merge remote-tracking branch 'imx-mxs/for-next' adds bfd3aab14a2c Merge remote-tracking branch 'keystone/next' adds db0ac3bbb002 Merge remote-tracking branch 'mediatek/for-next' adds da7db6235142 Merge remote-tracking branch 'mvebu/for-next' adds e2e849f14df7 Merge remote-tracking branch 'omap/for-next' adds 93f2a11580a9 arm64: dts: qcom: sdm845: Reserve LPASS clocks in gcc adds 4ca325b6324b Merge branches 'arm64-defconfig-fixes-for-5.11' and 'arm64 [...] adds 438ffa4afd5b arm64: defconfig: enable display clock controller on sm8250 adds ec8ef2dfaa3e arm64: defconfig: enable Lontium LT9611UXC bridge driver adds e6c88b8e434f arm64: defconfig: Enable Qualcomm SM8250 audio config adds e5376f2ea2e2 arm64: dts: qcom: Clean up sc7180-trogdor voltage rails adds b2e3f897684c arm64: dts: qcom: sm8150: Add support for deep CPU cluster idle adds 8f03014019f4 arm64: dts: qcom: qrb5165-rb5: enable cdsp device adds c2c76ddb1402 arm64: dts: qcom: qrb5165-rb5: add HDMI audio playback adds 74097d805edb arm64: dts: qcom: sm8250: correct sdhc_2 xo clk adds 288ef8a42612 arm64: dts: sdm845: add oneplus6/6t devices adds 6be4ba5467be arm64: dts: sdm850: Add OPP tables for 2.84 and 2.96GHz adds 3716a583fe0b arm64: dts: qcom: msm8916-samsung-a2015: Fix sensors adds b4791e695526 arm64: dts: qcom: sm8250: Define CPU topology adds 6aabed5526ee arm64: dts: qcom: sm8250: Add CPU capacities and energy model adds bc19af98ba39 arm64: dts: qcom: sc7180: Add labels for cpuN-thermal nodes adds abf2c58aaa77 arm64: dts: qcom: qrb5165-rb5: fix uSD pins drive strength adds 0fb56bf95c76 arm64: dts: qcom: qrb5165-rb5: sort nodes alphabetically adds 0c0d0e56e08c soc: qcom: socinfo: add qrb5165 SoC ID adds 4305324208d8 soc: qcom: socinfo: add several PMIC IDs adds 734c78e7febf soc: qcom: socinfo: add info from PMIC models array adds 8333b2c26c2f soc: qcom: socinfo: Open read access to all for debugfs adds 0da78ae2e04c soc: qcom: socinfo: Add SoC IDs for 630 family adds 407bdcf9beb3 soc: qcom: socinfo: Add SoC IDs for APQ/MSM8998 adds 3bc4bf77fa2a soc: qcom: socinfo: Add MDM9607 IDs adds da9a0fd2ac14 Merge branches 'arm64-defconfig-for-5.12', 'arm64-for-5.12 [...] adds 2c64e9cffe72 Merge remote-tracking branch 'qcom/for-next' adds ac488b31169f Merge remote-tracking branch 'raspberrypi/for-next' adds b04f0ae659b3 Merge remote-tracking branch 'realtek/for-next' adds 896dd923ad26 arm64: dts: renesas: r8a779a0: Add MSIOF device nodes adds b72b30fb341d Merge branch 'renesas-arm-dt-for-v5.12' into renesas-next adds c0dd8e98d4a9 Merge remote-tracking branch 'renesas/next' adds 59cb8a8fa92f Merge remote-tracking branch 'reset/reset/next' adds 94a5400f8b96 arm64: dts: rockchip: remove interrupt-names property from [...] adds bc7972ade5ac Merge branch 'v5.11-armsoc/dtsfixes' into for-next adds 228f39004d22 Merge branch 'v5.12-armsoc/defconfig64' into for-next adds b840662bd55f ARM: dts: rockchip: rename thermal subnodes for rk3288 adds 2525f194f9dc ARM: dts: rockchip: Add NFC node for RV1108 SoC adds 9c2bfe53b2fc ARM: dts: rockchip: Add NFC node for RK2928 and other SoCs adds 4cd9a03435bc ARM: dts: rockchip: Add NFC node for RK3036 SoC adds f92cabd093ec Merge branch 'v5.12-armsoc/dts32' into for-next adds 7c96a5cf680a arm64: dts: rockchip: rename thermal subnodes for rk3368 adds e58061b59787 arm64: dts: rockchip: rename thermal subnodes for rk3399 adds c6433083f593 arm64: dts: rockchip: rk3328: Add clock_in_out property to [...] adds 31b8e8592f66 dt-bindings: arm: rockchip: Add Radxa ROCK Pi E adds b918e81f2145 arm64: dts: rockchip: rk3328: Add Radxa ROCK Pi E adds c56eeebc27af arm64: dts: rockchip: Add NFC node for RK3308 SoC adds d00e6e22e8b9 arm64: dts: rockchip: Add NFC node for PX30 SoC adds 8ff9cfc48824 Merge branch 'v5.12-armsoc/dts64' into for-next adds f155b9dbe78b Merge remote-tracking branch 'rockchip/for-next' adds c09a3e6c97f0 soc: samsung: pm_domains: Convert to regular platform driver adds f9e152f18310 Merge branch 'next/drivers' into for-next adds 295de15a2932 Merge remote-tracking branch 'samsung-krzk/for-next' adds 495721cc0d0d Merge remote-tracking branch 'scmi/for-linux-next' adds d41da3e23c92 Merge remote-tracking branch 'stm32/stm32-next' adds aaad900757a6 arm64: dts: allwinner: h6: Add RSB controller node adds b67b3c9b6637 ARM: dts: sun8i-v3s: Add CSI0 MCLK pin definition adds e25f2cd3f922 Merge branch 'sunxi/dt-for-5.12' into sunxi/for-next adds e0ab5bf98208 dt-bindings: sunxi: Fix the pinecube compatible adds dcd80eaf74ef dt-bindings: iio: adc: Add AXP803 compatible adds 48b47749e334 dt-bindings: rtc: sun6i-a31-rtc: Loosen the requirements o [...] adds e299e6dd3574 ARM: dts: sunxi: Fix the LED node names adds 86131fb96ef6 ARM: dts: sunxi: Add missing backlight supply adds 36a4e5983886 ARM: dts: sunxi: Fix CPU thermal zone node name adds 7f06145638b9 ARM: dts: sunxi: Remove thermal zones without trip points adds 7e38bfb692d9 ARM: dts: sun6i: primo81: Remove useless io-channel-cells adds ecf65c27a951 ARM: dts: sun8i: nanopi-r1: Fix GPIO regulator state array adds 119b7afd6588 ARM: dts: sun8i-s3: impetus: Fix the USB PHY ID detect GPI [...] adds 290a9ba4b6e3 ARM: dts: sun8i-s3: pinecube: Fix CSI DTC warnings adds ad07ee4acaee ARM: dts: sun8i-a83t: Remove empty CSI port adds a46ab1e8bfa3 ARM: dts: sun8i-a33: sina33: Add missing panel power supply adds f3788af62cfe arm64: dts: allwinner: h6: Use - instead of @ for DT OPP entries adds ee3ff030a3a9 arm64: dts: allwinner: pinephone: Remove useless light sen [...] adds f00823fdce8d arm64: dts: allwinner: pinetab: Fix the panel compatible adds 7395babda346 arm64: dts: allwinner: pine-h64: Fix typos in BT GPIOs adds 59af2d5b122a ARM: dts: sunxi: bananapi-m2-plus: Increase BT UART speed adds 24c31c6803d2 ARM: dts: sun8i: h2-plus: bananapi-m2-zero: Increase BT UA [...] adds d044d8fd64fe Merge branch 'sunxi/dt-for-5.12' into sunxi/for-next adds 3c15e00e7b58 mfd/bus: sunxi-rsb: Make .remove() callback return void adds cabb33dd1db6 Merge remote-tracking branch 'mfd/ib-mfd-bus-5.12' into su [...] adds ab33b69c3299 Merge branch 'sunxi/drivers-for-5.12' into sunxi/for-next adds 00124b8e384f Merge remote-tracking branch 'sunxi/sunxi/for-next' adds 00c41979ddac Merge remote-tracking branch 'tegra/for-next' adds e7b10ed8a0b3 Merge remote-tracking branch 'ti-k3/ti-k3-next' adds 92a9b06bb09a Merge remote-tracking branch 'ti-k3-new/ti-k3-next' adds 09451d795c3a Merge remote-tracking branch 'clk/clk-next' adds bcf0e8f6d1e2 Merge remote-tracking branch 'clk-renesas/renesas-clk' adds 0c8a32eed162 csky: Add memory layout 2.5G(user):1.5G(kernel) adds 398cb92495cc csky: Fixup perf probe failed adds 51748e77eba9 csky: Fixup show_regs doesn't contain regs->usp adds f92ddfb7b541 csky: Remove custom asm/atomic.h implementation adds 8d11f21a73e6 csky: Fixup barrier design adds d6c5cb9f8c75 csky: Fixup futex SMP implementation adds c38425df2037 csky: Fixup asm/cmpxchg.h with correct ordering barrier adds 8e35ac734fe2 csky: Cleanup asm/spinlock.h adds 7b513cf2bfdc csky: Fixup PTE global for 2.5:1.5 virtual memory adds b0ae5e26b863 csky: Remove prologue of page fault handler in entry.S adds c109f42450ec csky: Add kmemleak support adds 3b756ccddb8a csky: Fix TLB maintenance synchronization problem adds 1152cb5a9a84 csky: Add show_tlb for CPU_CK860 debug adds 78bfa70b16e6 csky: Fixup FAULT_FLAG_XXX param for handle_mm_fault adds 3e455cf5f30f csky: Fixup update_mmu_cache called with user io mapping adds 06f3f764417b csky: Add faulthandler_disabled() check adds 0f7e8efab257 csky: Fixup do_page_fault parent irq status adds bd0bf90e30c4 csky: Sync riscv mm/fault.c for easy maintenance adds e26db7ad9c31 csky: mm: abort uaccess retries upon fatal signal adds 87f3248cdb9a csky: Reconstruct VDSO framework adds 8bfb676492da csky: Fix a size determination in gpr_get() adds f1f61c971aa6 csky: remove unused including <linux/version.h> adds 5e144c42ee68 csky: Fixup _PAGE_ACCESSED for default pgprot adds 0a9e723f9736 csky: Coding convention del unnecessary definition adds e1214a9b62c1 csky: Fixup swapon adds 3f47a7b0096d csky: kprobe: fix code in simulate without 'long' adds 8d1733b612c9 csky: Add VDSO with GENERIC_GETTIMEOFDAY, GENERIC_TIME_VSY [...] adds 8b5d37f61751 Merge remote-tracking branch 'csky/linux-next' adds 0f186c5dd74b Merge remote-tracking branch 'h8300/h8300-next' adds 31914778395f Merge remote-tracking branch 'microblaze/next' adds 8ac7c87acdca MIPS: vmlinux.lds.S: add missing PAGE_ALIGNED_DATA() section adds ee90fef1891f MIPS: CPS: don't create redundant .text.cps-vec section adds 5629d4183888 MIPS: vmlinux.lds.S: add ".gnu.attributes" to DISCARDS adds 894ef530012f MIPS: properly stop .eh_frame generation adds 008c3cbd5eb8 MIPS: vmlinux.lds.S: explicitly catch .rel.dyn symbols adds 795b3a363b76 MIPS: vmlinux.lds.S: explicitly declare .got table adds 9a427556fb8e vmlinux.lds.h: catch compound literals into data and BSS adds f41b233de0ae vmlinux.lds.h: catch UBSAN's "unnamed data" into data adds d3a4e0f1b440 MIPS: select ARCH_WANT_LD_ORPHAN_WARN adds 97c97c6ab173 MIPS: bitops: fix -Wshadow in asm/bitops.h adds cabcff9be93b MIPS: pgtable: fix -Wshadow in asm/pgtable.h adds 8790ccf8daf1 MIPS: Compare __SYNC_loongson3_war against 0 adds 5373ae67c3aa MIPS: Support binutils configured with --enable-mips-fix-l [...] adds a5360958a3cd MIPS: Ingenic: Disable HPTLB for D0 XBurst CPUs too adds 76d7fff22be3 MIPS: VDSO: Use CLANG_FLAGS instead of filtering out '--target=' adds 049a68efbf0b MIPS: module: optimize module relocations processing adds d9e84fb1a34e MIPS: relocatable: optimize the relocation process adds 6ca1a413a830 Merge remote-tracking branch 'mips/mips-next' adds 43e12b2a8f3b Merge remote-tracking branch 'nds32/next' adds 803c72c8547c openrisc: add arch/openrisc/Kbuild adds c830763db956 Merge remote-tracking branch 'openrisc/for-next' adds 08734e0581a5 riscv: Use vendor name for K210 SoC support adds 93c2ce1ee77e riscv: Fix Canaan Kendryte K210 device tree adds 802fee26d8af riscv: cleanup Canaan Kendryte K210 sysctl driver adds 23fb08e72a0e dt-binding: mfd: Document canaan,k210-sysctl bindings adds 1d7c9d093ed5 dt-bindings: reset: Document canaan,k210-rst bindings adds ed3137edb31b dt-bindings: pinctrl: Document canaan,k210-fpioa bindings adds 5a2308da9f60 riscv: Add Canaan Kendryte K210 reset controller adds eb75541f8b45 arm64, numa: Change the numa init functions name to be generic adds ae3c107cd8be numa: Move numa implementation to common code adds cbd34f4bb37d riscv: Separate memory init from paging init adds 3e5b0bdb2a4d riscv: Add support pte_protnone and pmd_protnone if CONFIG [...] adds 4f0e8eef772e riscv: Add numa support for riscv64 platform adds 46ad48e8a28d riscv: Add machine name to kernel boot log and stack dump output adds dcdc7a53a890 RISC-V: Implement ptrace regs and stack API adds edfcf91fe4f8 riscv: Fixup compile error BUILD_BUG_ON failed adds 67d945778099 riscv: Fixup wrong ftrace remove cflag adds 5ad84adf5456 riscv: Fixup patch_text panic in ftrace adds afc76b8b8011 riscv: Using PATCHABLE_FUNCTION_ENTRY instead of MCOUNT adds c22b0bcb1dd0 riscv: Add kprobes supported adds 829adda597fe riscv: Add KPROBES_ON_FTRACE supported adds 74784081aac8 riscv: Add uprobes supported adds ee55ff803b38 riscv: Add support for function error injection adds fea2fed201ee riscv: Enable per-task stack canaries adds 091b9450858e riscv: Add dump stack in show_regs adds da401e894532 riscv: Improve __show_regs adds f766f77a74f5 riscv/stacktrace: Fix stack output without ra on the stack top adds 49693ac3bc66 Merge remote-tracking branch 'risc-v/for-next' adds 55bfda324eaa Merge remote-tracking branch 's390/for-next' adds 101257eee67b Merge remote-tracking branch 'sh/for-next' adds 7ee534a16193 Merge remote-tracking branch 'xtensa/xtensa-for-next' adds 4bc5542787f2 Merge remote-tracking branch 'btrfs/for-next' adds b9daeeb46adb Merge remote-tracking branch 'ceph/master' adds 2be449fcf38f fs/cifs: Assign boolean values to a bool variable adds 16a78851e1f5 fs/cifs: Simplify bool comparison. adds 7f9159f3cf34 Merge remote-tracking branch 'cifs/for-next' adds 0ec673300cb7 Merge remote-tracking branch 'exfat/dev' adds 214c9dc26afe Merge remote-tracking branch 'ext3/for_next' adds 79944b581b95 f2fs: remove unused stat_{inc, dec}_atomic_write adds d2fbad680269 f2fs: Remove readahead collision detection adds 62e49233bd64 f2fs: deprecate f2fs_trace_io adds e2924bf70898 Merge remote-tracking branch 'f2fs/dev' adds 791a85a48ab2 Merge remote-tracking branch 'jfs/jfs-next' adds f6b58b2b72dd Merge remote-tracking branch 'nfs-anna/linux-next' adds 1afaa5454c25 Merge remote-tracking branch 'cel/for-next' adds 1f955cc6fdd5 Merge remote-tracking branch 'v9fs/9p-next' adds b9e4666fc1c8 cifs_debug: use %pd instead of messing with ->d_name adds d67568410ae1 orangefs_file_mmap(): use %pD adds 60c5f144569f Merge branches 'work.sparc', 'work.sparc32', 'work.elf-com [...] adds 8a3cc755b138 coredump: don't bother with do_truncate() adds f0b245b318b6 coredump.h: move CONFIG_COREDUMP-only stuff inside the ifdef adds 61f59723b355 Merge branch 'work.coredump' into for-next adds bca585d24a17 new helper: d_find_alias_rcu() adds 23d8f5b684fc make dump_common_audit_data() safe to be called from RCU pathwalk adds 98583cf6115c Merge branch 'work.audit' into for-next adds d120bd259454 Merge remote-tracking branch 'vfs/for-next' adds 668af87f995b printk: ringbuffer: fix line counting adds 89ccf18f032f printk: fix kmsg_dump_get_buffer length calulations adds 997e3449d02d Merge branch 'printk-rework' into for-next adds 4f3cd8616cac Merge remote-tracking branch 'printk/for-next' adds ea02e347e269 Merge branch 'pci/resource' adds 9b3a84d0f5bc PCI: dwc: Add support to configure for ECRC adds a483c5e40fa4 Merge branch 'remotes/lorenzo/pci/dwc' adds c4e0fec2f7ee PCI: rcar: Always allocate MSI addresses in 32bit space adds 8f5ab3b46476 Merge branch 'remotes/lorenzo/pci/rcar' adds 20b7aaff4ab6 Merge remote-tracking branch 'pci/next' adds ed9be64eefe2 HID: make arrays usage and value to be the same adds aa86dcaa6d59 Merge branch 'for-5.12/core' into for-next adds 32e411d0af7f HID: sony: Add support for tilt on guitar hero guitars adds 8e1b23e8ca7b Merge branch 'for-5.12/sony' into for-next adds e037acf0b1ae HID: logitech-hidpp: add support for Unified Battery (1004 [...] adds e3adef81385b Merge branch 'for-5.12/logitech' into for-next adds b33752c30023 HID: i2c-hid: Reorganize so ACPI and OF are separate modules adds 1fe16cfd311b arm64: defconfig: Update config names for i2c-hid rejigger adds f9a056e002a2 dt-bindings: input: HID: i2c-hid: Introduce bindings for t [...] adds c1ed18c11bdb HID: i2c-hid: Introduce goodix-i2c-hid using i2c-hid core adds ab7fcff8a2e2 Merge branch 'for-5.12/i2c-hid' into for-next adds 8eda174eaf8e Merge remote-tracking branch 'hid/for-next' adds bc1c2048abbe i2c: bpmp-tegra: Ignore unknown I2C_M flags adds 2f3a0828d461 i2c: tegra: Create i2c_writesl_vi() to use with VI I2C for [...] adds 1b2cfa2d1dbd i2c: octeon: check correct size of maximum RECV_LEN packet adds 253a772cdf11 Merge branch 'i2c/for-current' into i2c/for-next adds e4555a32ba42 i2c: Drop unused efm32 bus driver adds 8627537ce044 dt-bindings: i2c: renesas,i2c: add r8a779a0 (V3U) support adds 19eb29b05cc6 i2c: i2c-mux-gpio: Factor out pdev->dev in _probe_dt() adds 98b2b712bc85 i2c: i2c-mux-gpio: Enable this driver in ACPI land adds bed3139613ea i2c: stub: remove definition of DEBUG adds 98babb378826 Merge branch 'i2c/for-5.12' into i2c/for-next adds 5b319ebb0b5e Merge remote-tracking branch 'i2c/i2c/for-next' adds 7cb81b5ccf30 Merge remote-tracking branch 'dmi/dmi-for-next' adds 40ab6dcece9b Merge remote-tracking branch 'hwmon-staging/hwmon-next' adds cf6d6fc27936 docs: process/howto.rst: make sections on bug reporting ma [...] adds c305f1b408dc Documentation/kokr/howto: Replace HTTP links with HTTPS on [...] adds 0a610e5cd930 docs/kokr: make reporting-bugs.rst obsolete adds e651fdb28185 docs/kokr: Link memory-barriers.txt to rst adds f0ea149eee6b docs: submitting-patches: Emphasise the requirement to Cc: [...] adds 6970613b4c6a samples/kprobes: Add ARM support adds 1a63f9cce7b7 docs: Remove make headers_check from checklist adds 96c0f7c0b9ac Documentation: fix typos in split page table lock description adds 52042e2db452 scripts: kernel-doc: validate kernel-doc markup with the a [...] adds 35b810f55cd9 Merge remote-tracking branch 'jc_docs/docs-next' adds 433babd58374 Merge remote-tracking branch 'v4l-dvb/master' adds 298c6691b51b Merge remote-tracking branch 'v4l-dvb-next/master' adds a515fe6daecd Merge branches 'powercap' and 'pm-cpufreq' into linux-next adds 125704d9e271 ACPI: scan: Make acpi_bus_get_device() clear return pointe [...] adds 192963bcaa64 Merge branch 'acpi-scan' into linux-next adds dcb654273ce7 Merge remote-tracking branch 'pm/linux-next' adds 763ec5daaea8 cpufreq: tegra20: Use resource-managed API adds 266991721c15 cpufreq: qcom-hw: enable boost support adds 05f456286fd4 cpufreq: brcmstb-avs-cpufreq: Free resources in error path adds 3657f729b6fb cpufreq: brcmstb-avs-cpufreq: Fix resource leaks in ->remove() adds 11bf6420176d Merge remote-tracking branch 'cpufreq-arm/cpufreq/arm/linux-next' adds a88d2abf35d5 Merge remote-tracking branch 'cpupower/cpupower' adds 753142da48f3 Merge remote-tracking branch 'devfreq/devfreq-next' adds 67ebc78f1cb4 opp: Fix adding OPP entries in a wrong order if rate is un [...] adds 498bbd83f983 opp: Filter out OPPs based on availability of a required-OPP adds fc0b27c828a0 opp: Correct debug message in _opp_add_static_v2() adds 70f3b55abe15 opp: Add dev_pm_opp_find_level_ceil() adds d4c073021112 opp: Add dev_pm_opp_get_required_pstate() adds 551417e153db opp: Add devm_pm_opp_register_set_opp_helper adds 22300b8fd92a opp: Add devm_pm_opp_attach_genpd adds ad92292a5ac0 opp: Handle missing OPP table in dev_pm_opp_xlate_performa [...] adds f1b631864d84 opp: Print OPP level in debug message of _opp_add_static_v2() adds 15c2e45f32f0 Merge remote-tracking branch 'opp/opp/linux-next' adds 87d10125df77 Merge remote-tracking branch 'thermal/thermal/linux-next' adds c2b8f9029b04 Merge remote-tracking branch 'ieee1394/for-next' adds bad07664a5a1 RDMA/rxe: Add check for supported QP types adds 1d11c1b7f9ff RDMA/rxe: Remove unneeded RXE_POOL_ATOMIC flag adds c06ee3a0147e RDMA/rxe: Let pools support both keys and indices adds b994d49ef4af RDMA/rxe: Add elem_offset field to rxe_type_info adds 2622aa718a6a RDMA/rxe: Make pool lookup and alloc APIs type safe adds 91a42c5becb6 RDMA/rxe: Make add/drop key/index APIs type safe adds 3853c35e243d RDMA/rxe: Add unlocked versions of pool APIs adds 8a48ac7f6c24 RDMA/rxe: Fix race in rxe_mcast.c adds 7490fd1fe836 RDMA/rtrs: Extend ibtrs_cq_qp_create adds 99f0c3807973 RDMA/rtrs-srv: Release lock before call into close_sess adds f991fdac813f RDMA/rtrs-srv: Use sysfs_remove_file_self for disconnect adds f47e4e3e7172 RDMA/rtrs-clt: Set mininum limit when create QP adds f77c4839ee8f RDMA/rtrs-srv: Jump to dereg_mr label if allocate iu fails adds 424774c9f3fa RDMA/rtrs: Call kobject_put in the failure path adds 7b47b27fcb4e RDMA/rtrs-clt: Consolidate rtrs_clt_destroy_sysfs_root_{fo [...] adds 25a033f5a758 RDMA/rtrs-clt: Kill wait_for_inflight_permits adds 88a8c54db98a RDMA/rtrs-clt: Remove unnecessary 'goto out' adds 11f7b3940df3 RDMA/rtrs-clt: Kill rtrs_clt_change_state adds 7a8732a6f9a2 RDMA/rtrs-clt: Rename __rtrs_clt_change_state to rtrs_clt_ [...] adds 8537f2de6519 RDMA/rtrs-srv: Fix missing wr_cqe adds eab098246625 RDMA/rtrs-clt: Refactor the failure cases in alloc_clt adds b38041d50add RDMA/rtrs: Do not signal for heatbeat adds aaed465f7617 RDMA/rtrs-clt: Use bitmask to check sess->flags adds e8ae7ddb48a1 RDMA/rtrs-srv: Do not signal REG_MR adds 6f5d1b3016d6 RDMA/rtrs-srv: Init wr_cnt as 1 adds 7fbc3c373eef RDMA/rtrs: Fix KASAN: stack-out-of-bounds bug adds 266c2f5476a8 Merge remote-tracking branch 'rdma/for-next' adds 3c51fa5d2afe net: phy: ar803x: disable extended next page bit adds b1ae3587d16a net: phy: Add 100 base-x mode adds 6e12f35cef6b sfp: add support for 100 base-x SFPs adds c01037293c4b Merge branch 'add-100-base-x-mode' adds 3a70a6451551 selftests: Move device validation in nettest adds 6fc90e18994c selftests: Move convert_addr up in nettest adds f2f575840a59 selftests: Move address validation in nettest adds 092e0ceb12f2 selftests: Add options to set network namespace to nettest adds 6469403c97b4 selftests: Add support to nettest to run both client and server adds f222c37cf75a selftests: Use separate stdout and stderr buffers in nettest adds db9993359e58 selftests: Add missing newline in nettest error messages adds 9a8d584964fc selftests: Make address validation apply only to client mode adds a824e261d7cd selftests: Consistently specify address for MD5 protection adds d3857b8f0d19 selftests: Add new option for client-side passwords adds 8a909735fa29 selftests: Add separate options for server device bindings adds f26a008c4512 selftests: Remove exraneous newline in nettest adds 5265a0142f57 selftests: Add separate option to nettest for address binding adds 3bf679e2f7d9 Merge branch 'selftests-updates-to-allow-single-instance-o [...] adds a5317f3b06b3 net: openvswitch: add log message for error case adds c612fe780803 net: marvell: prestera: fix uninitialized vid in prestera_ [...] adds bb5c64c879e5 mlxsw: pci: switch from 'pci_' to 'dma_' API adds 32d4c5647aad net: bonding: Notify ports about their initial state adds 5696c8aedfcc net: dsa: Don't offload port attributes on standalone ports adds 058102a6e9eb net: dsa: Link aggregation support adds 57e661aae6a8 net: dsa: mv88e6xxx: Link aggregation support adds 5b60dadb71db net: dsa: tag_dsa: Support reception of packets from LAG devices adds 22a8a230d771 Merge branch 'net-dsa-link-aggregation-support' adds 6d051154d433 MAINTAINERS: adjust entry to tcan4x5x file split adds 9f16f4e0a8a0 MAINTAINERS: CAN network layer: add missing header file can-ml.h adds 3e77f70e7345 can: dev: move driver related infrastructure into separate subdir adds 5a9d5ecd69ed can: dev: move bittiming related code into seperate file adds bdd2e413192d can: dev: move length related code into seperate file adds 18f2dbfd2232 can: dev: move skb related into seperate file adds 0a042c6ec991 can: dev: move netlink related code into seperate file adds 1ea0a522896d can: length: convert to kernel coding style adds 652562e5ff06 can: length: can_fd_len2dlc(): simplify length calculcation adds 99b7beb0431a can: length: canfd_sanitize_len(): add function to sanitiz [...] adds 85d99c3e2a13 can: length: can_skb_get_frame_len(): introduce function t [...] adds f0ef72febc9a can: dev: extend struct can_skb_priv to hold CAN frame length adds 1dcb6e57db83 can: dev: can_put_echo_skb(): extend to handle frame_len adds 9420e1d495e2 can: dev: can_get_echo_skb(): extend to return can frame length adds 99842c9685ab can: dev: can_rx_offload_get_echo_skb(): extend to return [...] adds 741b91f1b0ea can: dev: can_put_echo_skb(): add software tx timestamps adds 1105592cb8fd can: tcan4x5x: remove __packed attribute from struct tcan4 [...] adds 747fdd47ed4f Merge tag 'linux-can-next-for-5.12-20210114' of git://git. [...] adds d9cbe818485b net: ipa: a few simple renames adds a60d0632f6e8 net: ipa: introduce some interrupt helpers adds 74401946bdad net: ipa: use usleep_range() 65;6003;1c The use of msleep( [...] adds 59b5f4549625 net: ipa: change GSI command timeout adds 3d60e15f6ead net: ipa: change stop channel retry delay adds 057ef63f755f net: ipa: retry TX channel stop commands adds 3d33c00361e0 Merge branch 'net-ipa-gsi-interrupt-updates' adds e3a7670737ec ch_ipsec: Remove initialization of rxq related data adds 71854255820d net: vlan: Add parse protocol header ops adds 4f1cc51f3488 net: flow_dissector: Parse PTP L2 packet header adds e4abfd88c781 Merge branch 'dissect-ptp-l2-packet-header' adds 1d9f03c0a15f Merge git://git.kernel.org/pub/scm/linux/kernel/git/netdev/net adds 623c13295cf4 dt: ar803x: document SmartEEE properties adds 390b4cad8148 net: phy: at803x: add support for configuring SmartEEE adds e7fa5c80defe Merge branch 'add-further-dt-configuration-for-at803x-phys' adds 54a52823a2d6 dsa: add support for Arrow XRS700x tag trailer adds ee00b24f32eb net: dsa: add Arrow SpeedChips XRS700x driver adds 8204c2b01cf9 dt-bindings: net: dsa: add bindings for xrs700x switches adds 8a39bee15d1d Merge branch 'arrow-speedchips-xrs700x-dsa-driver' adds d38001d30d47 net: dsa: mv88e6xxx: Provide dummy implementations for tru [...] adds b80dc51b72e2 net: dsa: mv88e6xxx: Only allow LAG offload on supported hardware adds 7c140b05a1b8 Merge branch 'net-dsa-mv88e6xxx-lag-fixes' adds 297af515d75f netxen_nic: switch from 'pci_' to 'dma_' API adds 0ee2af4ebbe3 net: dsa: set configure_vlan_while_not_filtering to true b [...] adds 2267c530f868 gianfar: remove definition of DEBUG adds e794e7fa1963 neighbor: remove definition of DEBUG adds 3ada665b8fab net: ks8851: remove definition of DEBUG adds 11c11d0751fc bpf: x86: Factor out emission of ModR/M for *(reg + off) adds 74007cfc1f71 bpf: x86: Factor out emission of REX byte adds e5f02caccfae bpf: x86: Factor out a lookup table for some ALU opcodes adds 91c960b00566 bpf: Rename BPF_XADD and prepare to encode other atomics in .imm adds c5bcb5eb4db6 bpf: Move BPF_STX reserved field check into BPF_STX verifier code adds 5ca419f2864a bpf: Add BPF_FETCH field / create atomic_fetch_add instruction adds 5ffa25502b5a bpf: Add instructions for atomic_[cmp]xchg adds 462910670e4a bpf: Pull out a macro for interpreting atomic ALU operations adds 981f94c3e921 bpf: Add bitwise atomic instructions adds 98d666d05a1d bpf: Add tests for new BPF atomic operations adds de948576f8e7 bpf: Document new atomic instructions adds 7064a7341a0d Merge branch 'Atomics for eBPF' adds bd7525dacd7e bpf: Move stack_map_get_build_id into lib adds 921f88fc8919 bpf: Add size arg to build_id_parse function adds 88a16a130933 perf: Add build id data in mmap2 event adds eed6a9a9571b Merge branch 'perf: Add mmap2 build id support' adds 2d9116be7607 Merge https://git.kernel.org/pub/scm/linux/kernel/git/bpf/ [...] adds f6fe01d6fa24 net: mscc: ocelot: auto-detect packet buffer size and numb [...] adds 703b762190e6 net: mscc: ocelot: add ops for decoding watermark threshol [...] adds 2a6ef7630372 net: dsa: add ops for devlink-sb adds a7096915e427 net: dsa: felix: reindent struct dsa_switch_ops adds d19741b0f544 net: dsa: felix: perform teardown in reverse order of setup adds 70d39a6e62d3 net: mscc: ocelot: export NUM_TC constant from felix to co [...] adds c6c65d47ddeb net: mscc: ocelot: delete unused ocelot_set_cpu_port prototype adds 6c30384eb1de net: mscc: ocelot: register devlink ports adds a4ae997adcbd net: mscc: ocelot: initialize watermarks to sane defaults adds f59fd9cab730 net: mscc: ocelot: configure watermarks using devlink-sb adds 58f9f9b55555 Merge branch 'configuring-congestion-watermarks-on-ocelot- [...] adds 32d91b4af353 nfc: netlink: use &w->w in nfc_genl_rcv_nl_event adds b69df2608281 net: tap: check vlan with eth_type_vlan() method adds f4d133d86af7 tcp_cubic: use memset and offsetof init adds 9ab7e76aefc9 GTP: add support for flow based tunneling API adds 7d2a92445e3f net: ethernet: smsc: smc91x: Fix function name in kernel-d [...] adds 090c7ae8e0d0 net: xen-netback: xenbus: Demote nonconformant kernel-doc headers adds 935888cda820 net: ethernet: ti: am65-cpsw-qos: Demote non-conformant fu [...] adds e49e4647f3e2 net: ethernet: ti: am65-cpts: Document am65_cpts_rx_enable [...] adds 807086021bf5 net: ethernet: ibm: ibmvnic: Fix some kernel-doc misdemeanours adds b51036321461 net: ethernet: toshiba: ps3_gelic_net: Fix some kernel-doc [...] adds e242d5989965 net: ethernet: toshiba: spider_net: Document a whole bunch [...] adds c761b2df9df0 Merge branch 'rid-w-1-warnings-in-ethernet' adds b660bccbc345 cxgb4: enable interrupt based Tx completions for T5 adds 20efd2c79afb net: mscc: ocelot: Remove unneeded semicolon adds dbd50f238dec net: move the hsize check to the else block in skb_segment adds 1fef8544bf41 sctp: remove the NETIF_F_SG flag before calling skb_segment adds 213b97b12580 Merge branch 'net-fix-the-features-flag-in-sctp_gso_segment' adds bf52e27bb353 net: ipa: rename interconnect settings adds ec0ef6d3c8c2 net: ipa: don't return an error from ipa_interconnect_disable() adds 5b40810b19db net: ipa: introduce an IPA interconnect structure adds db6cd5148724 net: ipa: store average and peak interconnect bandwidth adds e938d7ef92c3 net: ipa: add interconnect name to configuration data adds 10d0d3970187 net: ipa: clean up interconnect initialization adds ea151e1915eb net: ipa: allow arbitrary number of interconnects adds 220723dc3bcf Merge branch 'net-ipa-interconnect-improvements' adds a98c0c474204 net: bridge: check vlan with eth_type_vlan() method adds 74dfa04b0ec1 Merge remote-tracking branch 'net-next/master' adds 232164e041e9 bpf, selftests: Fold test_current_pid_tgid_new_ns into tes [...] adds e753e92bbf33 net, xdp: Introduce __xdp_build_skb_from_frame utility routine adds a2c2998d5c6b net, xdp: Introduce xdp_build_skb_from_frame utility routine adds af6953b633b3 samples/bpf: Add BPF_ATOMIC_OP macro for BPF samples adds 95204c9bfa48 docs, bpf: Add minimal markup to address doc warning adds cc9cb498d216 Merge remote-tracking branch 'bpf-next/for-next' adds 521963d29476 Merge remote-tracking branch 'ipsec-next/master' adds e7939c7f0e57 Merge remote-tracking branch 'wireless-drivers-next/master' adds f49c14c42e07 Merge remote-tracking branch 'bluetooth/master' adds 44134e83d20b Merge remote-tracking branch 'gfs2/for-next' adds 56d95418cc3c Merge remote-tracking branch 'mtd/mtd/next' adds 4e86afd389b5 Merge remote-tracking branch 'nand/nand/next' adds e303868b66b8 Merge remote-tracking branch 'crypto/master' adds fe2d9f5abf19 drm/amdgpu: toggle on DF Cstate after finishing xgmi injection adds 3f5f188963a4 drm/amdgpu: updated fw attestation interface adds b479efb0a94a drm/amd/display: fix the system memory page fault because [...] adds b3de22cbde83 drm/amd/pm: update driver if version for navy_flounder adds b4423a3d30a9 drm/amd/display: fix the coding style issue of integrated_info adds f4fb55953166 drm/amdgpu/display: these forward declarations are not used adds 2c8b9f51972b usb: typec: ucsi: check cci busy during PPM reset adds 9180ab8bc248 drm/amdgpu: fix check order in amdgpu_bo_move adds 95bb60171136 drm/radeon: fix check order in radeon_bo_move adds 019755aab596 drm/amdgpu: add another raven1 gfxoff quirk adds dc471a110d99 ALSA: hda/hdmi - enable runtime pm for CI AMD display audio adds 9dd19d5232a6 drm/amdgpu: fix build error without x86 kconfig adds 49b1a685bb60 Merge remote-tracking branch 'amdgpu/drm-next' adds dff467ae969e next-20210108/drm-intel adds 58ef3aeb9ac3 drm/tegra: falcon: Support newer VIC firmware adds 59e520a695e7 drm/tegra: vic: Add comments on STREAMID registers adds e87ba0fefc0d drm/tegra: dc: Enable display controller driver for Tegra114 adds efc8a109e5ce drm/tegra: gr2d: Correct swapped device-tree compatibles adds 3ef170c25b97 drm/tegra: gr2d: Add compatible for Tegra114 adds dcdfe2712b68 drm/tegra: Fix reference leak when pm_runtime_get_sync() fails adds 428ac837a533 Merge remote-tracking branch 'drm-tegra/drm/tegra/for-next' adds 28645ae064d1 drm/hisilicon/hibmc: Remove hibmc_ttm.c adds 1355a484ef2a drm/vc4: Initialize vc4_drm_driver with CMA helper defaults adds 0d7ab835463e drm/amdgpu: Remove unused variable adds 85dd1dd6e271 drm/vkms: Fix missing kmalloc allocation failure check adds 47d35c1c40d5 drm: Set vm_ops to GEM object's values during mmap adds 61712a5f8271 vgaarb: Remove unneeded semicolons adds 87969bcd4948 drm/panel: panel-simple: add bus-format and connector-type [...] adds ff36baf80755 drm/vmwgfx: Drop svga_lock adds ade94143020a drm/vmwgfx: Always evict vram _before_ disabling it adds 72fec10c17d9 drm/ttm: WARN_ON non-empty lru when disabling a resource manager adds 84335675f222 dma-buf: Add debug option adds 2b7cea7d304b drm/r128/r128_ioc32: Document headers do not make good ker [...] adds f58149129e48 drm/mga/mga_ioc32: Document headers do not make good kerne [...] adds 94d2c6c8019b drm/r128/r128_ioc32: Fix formatting issues in 'r128_compat [...] adds 18ee77e74325 drm/mga/mga_ioc32: Fix some formatting issues in 'mga_comp [...] adds 358794a29a5f drm/gma500/framebuffer: Fix some possible doc-rot issues adds 92bd69c72349 drm/gma500/gem: Add and rename some function parameter des [...] adds 8dd680cc41c9 drm/gma500/intel_bios: Demote non-conformant kernel-doc header adds 93c3ffc8e43f drm/gma500/intel_i2c: Remove superflouous parameter descri [...] adds 5461bdc5772f drm/gma500/mmu: Make local function 'psb_mmu_pt_alloc_map_ [...] adds 63ad2a972c92 drm/gma500/power: Fix a bunch of *dev documentation issues adds 98daaba0a7c3 drm/gma500/gma_display: Demote kernel-doc abuses to standa [...] adds ba42485c1856 drm/gma500/gma_device: Include our own header containing p [...] adds 14981b8095fb drm/gma500/psb_intel_display: Demote kernel-doc formatting abuse adds 73512178daf8 drm/gma500/psb_intel_lvds: Supply description for 'mode_dev' adds b859bd3a3c4c drm/gma500/psb_intel_modes: Provide missing descriptions f [...] adds 2717e5951cd5 drm/gma500/gem: Do not rely on consumers to include drm/dr [...] adds ce5735b69f66 drm/gma500/gem: Include our own header containing prototypes adds 2a6589cf2daf drm/gma500/mmu: Remove unused function 'psb_get_default_pd_addr' adds 7a6200203533 drm/gma500/power: Remove excess param description 'state' adds 4dacee1630b9 drm/gma500/mmu: Actually return an error if one occurs adds 89e8e281d0e1 drm/gma500/psb_intel_sdvo: Demote kernel-doc abuses adds d6936950d8b5 drm/gma500/psb_irq: Demote kernel-doc abuse adds f3cca4da90d0 drm/drm_dp_helper: Fix spelling issue and add missing desc [...] adds 18b9bf2cc9ab drm/gma500/cdv_intel_crt: Demote kernel-doc abuse in 'cdv_ [...] adds 9f67e0e8db7d drm/gma500/cdv_intel_display: Demote kernel-doc abuse in ' [...] adds 9d4f8c9ab11c drm/gma500/cdv_intel_lvds: Demote unworthy headers to stan [...] adds 77ee9c5688c9 drm/gma500/cdv_intel_dp: Demote one unworthy header fix another adds 87b1e2bbe3de drm/gma500/oaktrail_lvds_i2c: Remove unused variables 'tmp' adds dd05f63da995 drm/gma500/oaktrail_lvds: Demote one documentation header [...] adds ec75c84eea49 drm/gma500/oaktrail_crtc: Demote unworthy kernel-doc headers adds c9af49c107f5 drm/gma500/mdfld_dsi_output: Demote a couple of kernel-doc [...] adds d578f32bdeb9 drm/gma500/mdfld_intel_display: Demote three kernel-doc fo [...] adds cec7638b8e79 drm/drm_agpsupport: Strip out obviously wrong descriptions [...] adds 5498506d0e0e Merge remote-tracking branch 'drm-misc/for-linux-next' adds 0ffe358bad04 Merge remote-tracking branch 'imx-drm/imx-drm/next' adds e8afdfdc8125 ALSA: usb-audio: Convert remaining strlcpy() to strscpy() adds 42ef170d57d8 ALSA: usb-audio: Convert the last strlcpy() usage adds 9a08676fc596 ALSA: dice: add support for Lexicon I-ONIX FW810s adds 669f65eaeb96 ALSA: pci: Simplify with dma_set_mask_and_coherent() adds 915183b62276 ALSA: x86: Simplify with dma_set_mask_and_coherent() adds c09e28cd1219 Merge branch 'for-linus' into for-next adds b952ac76a20b ALSA: usb-audio: Add support for Pioneer DJM-750 adds 82ca317c28af Merge remote-tracking branch 'sound/for-next' adds 2d446c98cde3 Merge v5.11-rc3 adds 16117beb16f0 ASoC: qcom: Remove useless debug print adds 03b49bf9a92b ASoC: qcom: Add some names to regmap configs adds e697df66876c ASoC: qcom: Stop casting away __iomem for error pointers adds 4e15f5060d34 ASoC: qcom: Remove duplicate error messages on ioremap adds 42dc604051c9 Merge series "ASoC: qcom: Minor code cleanups for lpass-cp [...] adds 7ef8c9edc86c ASoC: codecs: soundwire: increase resume timeout adds 574b813ae53f Merge series "ASoC/SoundWire: fix timeout values" from Bar [...] adds 160e8f96c626 ASoC: intel, keembay-i2s: Fix dt binding errors adds 57c412d43d71 ASoC: audio-graph-card: Drop remote-endpoint as required property adds 39860fe070c9 ASoC: SOF: Intel: initial support to AlderLake-P adds f2a53be5ab2f Merge remote-tracking branch 'asoc/for-5.12' into asoc-next adds c25233af22d9 Merge remote-tracking branch 'sound-asoc/for-next' adds ebfac7b778fa module: Ignore _GLOBAL_OFFSET_TABLE_ when warning for unde [...] adds 46b93cf85455 module: harden ELF info handling adds 7ef621dc7f63 Merge remote-tracking branch 'modules/modules-next' adds 74125052553d Merge remote-tracking branch 'input/next' adds 23d320e41041 Merge remote-tracking branch 'block/for-next' adds b31a68909ef1 Merge remote-tracking branch 'pcmcia/pcmcia-next' adds 209000ae9948 Merge branch 'fixes' into next adds c0e89a1023c1 mmc: core: remove redundant card null check to mmc_can_sleep() adds b01e546d4d41 mmc: sdhci-pci-gli: Enlarge ASPM L1 entry delay of GL9763E adds f45e82bdb54e Merge remote-tracking branch 'mmc/next' adds 6fab7d7cd822 Merge remote-tracking branch 'mfd/for-mfd-next' adds 51567ad125f9 power: supply: cpcap-battery: constify psy_desc adds 39196cfe10dd power: supply: cpcap-charger: Fix power_supply_put on null [...] adds 3ed510f06e12 power: supply: bq27xxx: Support CHARGE_NOW for bq27z561/bq [...] adds f856b2f295bc power: supply: ds2780: Switch to using the new API kobj_to_dev() adds f005e63100b3 power: supply: ab8500_fg: convert comma to semicolon adds 7088ef6726e8 power: supply: bq24190_charger: convert comma to semicolon adds 26fe7d1da95b dt-bindings: power/supply: Add ltc4162-l-charger adds 95aa21a3f118 power: reset: at91-sama5d2_shdwc: fix wkupdbc mask adds fe487c75a453 dt-bindings: atmel-sysreg: add microchip,sama7g5-shdwc adds b7e15bd0c17a power: reset: at91-sama5d2_shdwc: add support for sama7g5 adds 95b78d53706d power: supply: charger-manager: fix incorrect health status adds cd060b4d0868 power: supply: bq27xxx: fix polarity of current_now adds a4bdea2004b2 power: supply: fix sbs-charger build, needs REGMAP_I2C adds 05cc176d507b Merge remote-tracking branch 'battery/for-next' adds c2fa56173ba6 Merge v5.11-rc3 adds 4d23b84d1fcd regulator: pf8x00: add a doc for the module adds 988d0d42509a regulator: dt-bindings: pf8x00: fix nxp,phase-shift doc adds 34b860aa0b62 regulator: dt-bindings: pf8x00: mark nxp,ilim-ma property [...] adds 245f5f65229a regulator: pf8x00: mark nxp,ilim-ma property as deprecated adds 35a93349932e regulator: pf8x00: use linear range for buck 1-6 adds 475a5d85ff62 regulator: pf8x00: fix nxp,phase-shift adds dd582369c6c1 regulator: qcom-labibb: Implement voltage selector ops adds f35f6d8c1175 Merge series "Really implement Qualcomm LAB/IBB regulators [...] adds 248582aa58b2 Merge remote-tracking branch 'regulator/for-5.12' into reg [...] adds 6fff91962dad Merge remote-tracking branch 'regulator/for-next' adds ed411b7213ce Merge remote-tracking branch 'security/next-testing' adds d5144e154d5e security: keys: Fix fall-through warnings for Clang adds 562b8af6e3f6 keys: Remove outdated __user annotations adds 0c3f19da1229 watch_queue: Drop references to /dev/watch_queue adds 3d7600efd07c security/keys: use kvfree_sensitive() adds debf01eb1e71 KEYS: asymmetric: Fix kerneldoc adds 979ef89d2235 security: keys: delete repeated words in comments adds 5964b1125025 KEYS: remove redundant memset adds 4dd5856aaa85 crypto: asymmetric_keys: fix some comments in pkcs7_parser.h adds ac6d14e5c929 encrypted-keys: Replace HTTP links with HTTPS ones adds d836a387ac1d PKCS#7: drop function from kernel-doc pkcs7_validate_trust_one adds 4052fae1ccca crypto: pkcs7: Use match_string() helper to simplify the code adds c3c5f4d48a02 keys: remove trailing semicolon in macro definition adds 125cfe729af9 crypto: public_key: Remove redundant header file from publ [...] adds 79cf458cf7f7 certs/blacklist: fix kernel doc interface issue adds b2cb219c2f8d certs: Fix blacklisted hexadecimal hash string check adds 22e987867b3b PKCS#7: Fix missing include adds 54ee0a33c69b certs: Fix blacklist flag type confusion adds 52db910f6fdf certs: Replace K{U,G}IDT_INIT() with GLOBAL_ROOT_{U,G}ID adds fbfd3aef0520 Merge remote-tracking branch 'keys/keys-next' adds 365982aba1f2 fs: anon_inodes: rephrase to appropriate kernel-doc adds 4005f1181b97 Merge remote-tracking branch 'selinux/next' adds d2b7638d2464 Merge remote-tracking branch 'tpmdd/next' adds c1de44631eb5 audit: Remove leftover reference to the audit_tasklet adds cc7fdb73894d Merge remote-tracking branch 'audit/next' adds 12e17243d8a1 of: base: improve error msg in of_phandle_iterator_next() adds 86588296acbf fdt: Properly handle "no-map" field in the memory region adds 8a5a75e5e9e5 of/fdt: Make sure no-map does not remove already reserved regions adds cace4bbe9230 Merge remote-tracking branch 'devicetree/for-next' adds 0ba882ae2818 spi: Drop unused efm32 bus driver adds de634b898609 Merge series "Remove ARM platform efm32" from Uwe Kleine-K [...] adds 97ced452472d Merge remote-tracking branch 'spi/for-5.12' into spi-next adds 80bdea28ced7 Merge remote-tracking branch 'spi/for-next' adds c3fb73931e4d Merge branch 'linus' adds 1eb8f690bcb5 x86/topology: Make __max_die_per_package available uncondi [...] adds a8def15ac23f Merge branch 'x86/urgent' adds 7d6a905f3dd6 sched/core: Move schedutil_cpu_util() to core.c adds a5418be9dffe sched/core: Rename schedutil_cpu_util() and allow rest of [...] adds d1515851ca07 thermal: cpufreq_cooling: Reuse sched_cpu_util() for SMP p [...] adds e0b257c3b71b sched: Prevent raising SCHED_SOFTIRQ when CPU is !active adds 0301925dd004 sched: Add schedutil overview adds 8c1f560c1ea3 sched/fair: Avoid stale CPU util_est value for schedutil i [...] adds fc488ffd4297 sched/fair: Skip idle cfs_rq adds 8a41dfcda7a3 sched/fair: Don't set LBF_ALL_PINNED unnecessarily adds e9b9734b7465 sched/fair: Reduce cases for active balance adds 65bcf072e20e sched: Use task_current() instead of 'rq->curr == p' adds 6608b22af6cc Merge branch 'sched/core' adds ba9506be4e40 perf/x86/intel/uncore: Store the logical die id instead of [...] adds 9a7832ce3d92 perf/x86/intel/uncore: With > 8 nodes, get pci bus die id [...] adds faaa783d5fab Merge branch 'perf/core' adds a2e38dffcd93 objtool: Don't add empty symbols to the rbtree adds e0de4f9e8f1d Merge branch 'objtool/urgent' adds 9271a40d2a14 lockdep/selftest: Add wait context selftests adds 5831c0f71d66 locking/selftests: More granular debug_locks_verbose adds dfd5e3f5fe27 locking/lockdep: Mark local_lock_t adds bc2dd71b2836 locking/lockdep: Add a skip() function to __bfs() adds 175b1a60e880 locking/lockdep: Clean up check_redundant() a bit adds 5f2962401c6e locking/lockdep: Exclude local_lock_t from IRQ inversions adds 7e923e6a3ceb locking/selftests: Add local_lock inversion tests adds 1e55eb7404a4 Merge branch 'locking/core' adds ce09ccc50208 genirq: Export irq_check_status_bit() adds 2c2adbc40b72 Merge branch 'irq/urgent' adds 745b56b06561 x86/sgx: Fix the return type of sgx_init() adds dcb0e23c05c7 Merge branch 'x86/sgx' adds 3ff13602d7ca x86/platform/geode: Convert net5501 LED to GPIO machine de [...] adds ab20fda2a3da x86/platform/geode: Convert geode LED to GPIO machine descriptor adds 604303018221 x86/platform/geode: Convert alix LED to GPIO machine descriptor adds c39f8b0ea04b Merge branch 'x86/platform' adds b86cb29287be x86: Remove definition of DEBUG adds b360439c99c5 Merge branch 'x86/cleanups' adds 423dabf5ce6a Merge remote-tracking branch 'tip/auto-latest' adds 4474ea00c9ae Merge remote-tracking branch 'edac/edac-for-next' adds 46c3981cacc6 Merge remote-tracking branch 'rcu/rcu/next' adds 74fb27cdc7a0 Merge remote-tracking branch 'kvm-arm/next' adds bd9dcef67ffc x86/xen: fix 'nopvspin' build error adds caaeb6556e01 Merge remote-tracking branch 'xen-tip/linux-next' adds 4803b5d0d2ff Merge remote-tracking branch 'percpu/for-next' adds de1f6c1f69e6 Merge remote-tracking branch 'workqueues/for-next' adds 025fe94b63dd platform/surface: aggregator: fix a kernel-doc markup adds e5da18d3e67d platform/surface: aggregator: Fix kernel-doc references adds bbffaa981940 platform/x86: intel-vbtn: Drop HP Stream x360 Convertible [...] adds dbd7dd8f8859 platform/x86: hp-wmi: Don't log a warning on HPWMI_RET_UNK [...] adds 251000c5e359 MAINTAINERS: update email address for Henrique de Moraes Holschuh adds c47c042942d3 platform/x86: thinkpad_acpi: Add P53/73 firmware to fan_qu [...] adds 0627cc334d40 sony-laptop: Remove unneeded semicolon adds 477c5014de1c Merge remote-tracking branch 'drivers-x86/for-next' adds 8ab4c7072b1c Merge remote-tracking branch 'hsi/for-next' adds eaee12ccce3f Merge remote-tracking branch 'leds/for-next' adds 91c17f7c22ce Merge remote-tracking branch 'driver-core/driver-core-next' adds 132ee0da6e9f usb: dwc3: gadget: Disable Vendor Test LMP Received event adds 16bcc58e1dab Documentation/devicetree/bindings/usb/dwc3-st.txt: update [...] adds e793c2a3d376 dt-bindings: usb: update snps,dwc3.yaml references adds 5dc71f1eb870 USB: dwc3: document gadget_max_speed adds c86cad04dcc8 drivers/usb/gadget/udc: Assign boolean values to a bool variable adds e68d0119e328 software node: Introduce device_add_software_node() adds e492ce9bcaa1 usb: dwc3: pci: Register a software node for the dwc3 plat [...] adds 73203bde3a95 usb: dwc3: pci: ID for Tiger Lake CPU adds f08fc2c30e78 usb: dwc3: pci: add support for the Intel Alder Lake-P adds 63d152149b2d usb: gadget: u_ether: support configuring interface names. adds 23bf6fc7046c dt-bindings: usb: convert usb-device.txt to YAML schema adds 6a0d64fc5a4e dt-bindings: net: btusb: change reference file name adds f9924caf5d95 dt-bindings: usb: convert mediatek, musb.txt to YAML schema adds d93b29c80971 dt-bindings: usb: convert mediatek, mtk-xhci.txt to YAML schema adds 717774eb5273 dt-bindings: usb: convert mediatek, mtu3.txt to YAML schema adds 91369720557b MAINTAINERS: update MediaTek PHY/USB entry adds c25c210f590e usb: dwc3: qcom: add URS Host support for sdm845 ACPI boot adds 7340e2100765 Merge remote-tracking branch 'usb/usb-next' adds 979d9cbe75b9 USB: serial: pl2303: fix line-speed handling on newer chips adds 7748feffcd80 USB: serial: cp210x: add support for software flow control adds f61309d9c96a USB: serial: cp210x: set IXOFF thresholds adds 03f32d7cb51b USB: serial: cp210x: update control-characters on every change adds dc5338fc64b2 USB: serial: cp210x: drop short control-transfer checks adds 4c0a84cb0904 USB: serial: cp210x: drop unused includes adds 90fa41ee4a67 USB: serial: cp210x: add copyright notice adds f7de9b64265f USB: serial: mxuport: drop short control-transfer check adds 2dc0e7c37549 USB: serial: upd78f0730: drop short control-transfer check adds 66db94786e94 USB: serial: io_ti: drop short control-transfer check adds 0765590f91a2 USB: serial: io_ti: fix a debug-message copy-paste error adds 18d8fe614fad USB: serial: f81232: drop short control-transfer checks adds cfb0fde7a7fa USB: serial: f81534: drop short control-transfer check adds a49eade94289 Merge remote-tracking branch 'usb-serial/usb-next' adds d350e60c2200 Merge remote-tracking branch 'usb-chipidea-next/for-usb-next' adds aa4731c8b5f4 dt-bindings: phy: qcom,qmp: Add SDX55 USB PHY binding adds 86ef5a79d6bb phy: qcom-qmp: Add support for SDX55 QMP PHY adds 50871800461a Merge remote-tracking branch 'phy-next/next' adds c24dc4bab20c tty: hvcs: Drop unnecessary if block adds 6da629c85871 tty: vcc: Drop unnecessary if block adds 63e34e707c62 tty: vcc: Drop impossible to hit WARN_ON adds fd4a641ac88f leds: trigger: implement a tty trigger adds 429b29aef7f8 tty: serial: Drop unused efm32 serial driver adds 6186b05ed218 Merge remote-tracking branch 'tty/tty-next' adds 20612d2428c3 fpga: dfl-pci: rectify ReST formatting adds 6983ce54a834 Merge remote-tracking branch 'char-misc/char-misc-next' adds bdd190990e4b Merge remote-tracking branch 'extcon/extcon-next' adds c558220881e9 Merge remote-tracking branch 'soundwire/next' adds 3da88be24997 thunderbolt: Add support for de-authorizing devices adds 6efdab5c9542 Merge remote-tracking branch 'thunderbolt/next' adds 8acfd27e4850 Merge remote-tracking branch 'staging/staging-next' adds a1412eeaab6b Merge remote-tracking branch 'icc/icc-next' adds 9ee8f3d968ae dmaengine: qcom: gpi: Remove unneeded semicolon adds c06e424be5f5 dmaengine: idxd: set DMA channel to be private adds 787fa04f9fdc Merge remote-tracking branch 'dmaengine/next' adds 61e960b07b63 cgroup-v1: add disabled controller check in cgroup1_parse_param() adds 00e01f325de1 MAINTAINERS: Remove stale URLs for cpuset adds b5e56576e162 MAINTAINERS: Update my email address adds da70862efe00 cgroup: cgroup.{procs,threads} factor out common parts adds 415de5fdeb5a cpuset: fix typos in comments adds 3d80b637963c Merge remote-tracking branch 'cgroup/for-next' adds a7ed11fc0b72 Merge branch 'fixes' into for-next adds ccbd06fe197b Merge remote-tracking branch 'scsi/for-next' adds fb7afe24ba1b scsi: ufs: Fix a possible NULL pointer issue adds 9cd20d3f4736 scsi: ufs: Protect PM ops and err_handler from user access [...] adds 6ae208e5d2db scsi: ibmvfc: Add vhost fields and defaults for MQ enablement adds 225acf5f1aba scsi: ibmvfc: Move event pool init/free routines adds 003d91a1393d scsi: ibmvfc: Init/free event pool during queue allocation/free adds bb35ecb2a949 scsi: ibmvfc: Add size parameter to ibmvfc_init_event_pool() adds 9e6b6b81aafa scsi: ibmvfc: Define hcall wrapper for registering a Sub-CRQ adds 6d07f129dce2 scsi: ibmvfc: Add Subordinate CRQ definitions adds 3034ebe26389 scsi: ibmvfc: Add alloc/dealloc routines for SCSI Sub-CRQ [...] adds d20046e64c09 scsi: ibmvfc: Add Sub-CRQ IRQ enable/disable routine adds 1d956ad853fc scsi: ibmvfc: Add handlers to drain and complete Sub-CRQ r [...] adds 80a9e8eaed63 scsi: ibmvfc: Define Sub-CRQ interrupt handler routine adds 39e461fddff0 scsi: ibmvfc: Map/request irq and register Sub-CRQ interru [...] adds e95eef3fc0bc scsi: ibmvfc: Implement channel enquiry and setup commands adds c53408baa502 scsi: ibmvfc: Advertise client support for using hardware [...] adds cb72477be729 scsi: ibmvfc: Set and track hw queue in ibmvfc_event struct adds 31750fbd7b6d scsi: ibmvfc: Send commands down HW Sub-CRQ when channelized adds b88a5d9b7f56 scsi: ibmvfc: Register Sub-CRQ handles with VIOS during ch [...] adds a61236da7f9c scsi: ibmvfc: Add cancel mad initialization helper adds a835f386f970 scsi: ibmvfc: Send Cancel MAD down each hw SCSI channel adds 7eb3ccd884ae scsi: ibmvfc: Purge SCSI channels after transport loss/reset adds 9000cb998bcf scsi: ibmvfc: Enable MQ and set reasonable defaults adds 032d1900869f scsi: ibmvfc: Provide modules parameters for MQ settings adds 962c8dcdd5fa scsi: core: Add a new error code DID_TRANSPORT_MARGINAL in scsi.h adds 60bee27ba2df scsi: core: No retries on abort success adds 02c66326dc7e scsi: scsi_transport_fc: Add a new rport state FC_PORTSTAT [...] adds afdd11269400 scsi: scsi_transport_fc: Add store capability to rport por [...] adds 7f3a79a7fd51 scsi: lpfc: Add support for eh_should_retry_cmd() adds 855c050c1cd2 Merge remote-tracking branch 'scsi-mkp/for-next' adds dca37a0ebc08 Merge remote-tracking branch 'rpmsg/for-next' adds 9cc8ea9b0f1f Merge remote-tracking branch 'gpio-brgl/gpio/for-next' adds dd9d69c8147b Merge remote-tracking branch 'gpio-intel/for-next' adds a82e537807d5 pinctrl: qcom: Allow SoCs to specify a GPIO function that's not 0 adds 4079d35fa4fc pinctrl: qcom: No need to read-modify-write the interrupt status adds a95881d6aa2c pinctrl: qcom: Properly clear "intr_ack_high" interrupts w [...] adds cf9d052aa600 pinctrl: qcom: Don't clear pending interrupts when enabling adds b071a124558f pinctrl: sunxi: h6-r: Add s_rsb pin functions adds a5d82783754e pinctrl: ti :iodelay: Fixed inconsistent indenting adds 60c456e0ff06 pinctrl: sprd: Simplify bool comparison adds dbbdb8da424b Merge tag 'renesas-pinctrl-for-v5.12-tag1' of git://git.ke [...] adds 1b399bb04837 kconfig.h: Add IF_ENABLED() macro adds 9aa351784e69 pinctrl: ingenic: Only support SoCs enabled in config adds e95d931a15bb pinctrl: bcm: Simplify bool comparison adds df1bdee806f3 dt-bindings: pinctrl: pinctrl-microchip-sgpio: Fix indentation adds f205fa436042 Merge branch 'devel' into for-next adds fbb4acef468b Merge remote-tracking branch 'pinctrl/for-next' adds f4e03bdbda82 Merge remote-tracking branch 'pinctrl-intel/for-next' adds cde4382709de Merge remote-tracking branch 'userns/for-next' adds 100b573be060 Merge remote-tracking branch 'livepatching/for-next' adds 715ddf52315d Merge remote-tracking branch 'coresight/next' adds fb33e94a1c44 Merge remote-tracking branch 'rtc/rtc-next' adds f47a9f2e18e2 Merge remote-tracking branch 'kspp/for-next/kspp' adds 00d0c03bd395 Merge remote-tracking branch 'gnss/gnss-next' adds 48562270a53c dt-bindings: nvmem: Add bindings for rmem driver adds 2bf4fd065384 nvmem: Add driver to expose reserved memory as nvmem adds 825f5b0cf177 Merge remote-tracking branch 'nvmem/for-next' adds 8c68672cac26 Merge remote-tracking branch 'xarray/main' adds 1bbc658b8f2a Merge remote-tracking branch 'hyperv/hyperv-next' adds a56bab8b06bf Merge remote-tracking branch 'pidfd/for-next' adds 24a9d95de181 Merge remote-tracking branch 'mhi/mhi-next' adds 7fb7181ce002 Merge remote-tracking branch 'notifications/notifications- [...] adds 68ddd8cbceb0 Merge remote-tracking branch 'memblock/for-next' adds 0803fc5e1376 Merge remote-tracking branch 'iomem-mmap-vs-gup/topic/iome [...] adds 0d30c7177752 arch: alpha: Remove CONFIG_OPROFILE support adds 6421ef0cdbbc arch: arm: Remove CONFIG_OPROFILE support adds 29b2cb67c3dd arch: arc: Remove CONFIG_OPROFILE support adds 70f0bb5bc26d arch: hexagon: Don't select HAVE_OPROFILE adds fd18de8e2c97 arch: ia64: Remove CONFIG_OPROFILE support adds 59957a3a6ca7 arch: ia64: Remove rest of perfmon support adds d0f54419d7ef arch: microblaze: Remove CONFIG_OPROFILE support adds 622b5a983cd4 arch: mips: Remove CONFIG_OPROFILE support adds 2553b399fbfd arch: parisc: Remove CONFIG_OPROFILE support adds 3ef5ee462105 arch: powerpc: Stop building and using oprofile adds b1673f3b44ab arch: powerpc: Remove oprofile adds 328bf4b625f9 arch: s390: Remove CONFIG_OPROFILE support adds 839beb41fc18 arch: sh: Remove CONFIG_OPROFILE support adds 477353ebfc77 arch: sparc: Remove CONFIG_OPROFILE support adds 8409f84bedbb arch: x86: Remove CONFIG_OPROFILE support adds 95f63ea6fdbe arch: xtensa: Remove CONFIG_OPROFILE support adds d01f2abb03b1 drivers: Remove CONFIG_OPROFILE support adds bae6ac7b1c6a fs: Remove dcookies support adds bcdacf47c169 Merge remote-tracking branch 'oprofile-removal/oprofile/removal' adds 644f381c6e24 x86/setup: don't remove E820_TYPE_RAM for pfn 0 adds 9ebeee59af4c mm: fix initialization of struct page for holes in memory layout adds 2ec134f9a136 mm: memcg/slab: optimize objcg stock draining adds d39133fa4685 mm: memcg: fix memcg file_dirty numa stat adds 3fb567c60309 mm: fix numa stats for thp migration adds 71c8c0b73ee2 kasan: fix unaligned address is unhandled in kasan_remove_ [...] adds edf72fcac82e kasan: fix incorrect arguments passing in kasan_add_zero_shadow adds 9b87f734db13 mm: hugetlbfs: fix cannot migrate the fallocated HugeTLB page adds 01a915f24687 mm: hugetlb: fix a race between freeing and dissolving the page adds a203cbd35d24 mm: hugetlb: fix a race between isolating and freeing page adds 31ed2964c7f7 mm: hugetlb: remove VM_BUG_ON_PAGE from page_huge_active adds 6a0bdef5124d proc_sysctl: fix oops caused by incorrect command parameters. adds d399d3f75a58 /proc/kpageflags: prevent an integer overflow in stable_pa [...] adds 10ae8e97a69e /proc/kpageflags: do not use uninitialized struct pages adds 85bb3d7e2d37 ocfs2: remove redundant conditional before iput adds 4e37e421fd0e ocfs2: clear links count in ocfs2_mknod() if an error occurs adds fe0d5ed09974 ocfs2: fix ocfs2 corrupt when iputting an inode adds 17b3ae1ac177 ramfs: support O_TMPFILE adds 514b7af0cab2 fs: delete repeated words in comments adds 5f2c8f543f9e kernel/watchdog: flush all printk nmi buffers when hardloc [...] adds 42c8e0241230 mm, tracing: record slab name for kmem_cache_free() adds 7b04c7df3001 mm/msync: exit early when the flags is an MS_ASYNC and sta [...] adds 6e1fb7389313 mm/filemap: remove unused parameter and change to void typ [...] adds 1f2ce2780b54 mm/filemap: don't revert iter on -EIOCBQUEUED adds 1a741c226fa4 mm/swap: don't SetPageWorkingset unconditionally during swapin adds 33c67212411c mm: memcg/slab: pre-allocate obj_cgroups for slab caches w [...] adds 5d69d31d70e9 mm-memcg-slab-pre-allocate-obj_cgroups-for-slab-caches-wit [...] adds 4c98c77462d4 mm: memcontrol: optimize per-lruvec stats counter memory usage adds 0a034210656e mm-memcontrol-optimize-per-lruvec-stats-counter-memory-usa [...] adds 99b924d6f683 mm: memcontrol: fix NR_ANON_THPS accounting in charge moving adds 0f913609097f mm: memcontrol: convert NR_ANON_THPS account to pages adds 90c8a257df71 mm: memcontrol: convert NR_FILE_THPS account to pages adds bef9d2f04e6c mm: memcontrol: convert NR_SHMEM_THPS account to pages adds 5a47788a477e mm: memcontrol: convert NR_SHMEM_PMDMAPPED account to pages adds a7b6e5c1aa3f mm: memcontrol: convert NR_FILE_PMDMAPPED account to pages adds 927f7c318535 mm: memcontrol: make the slab calculation consistent adds ba5b2ab791bd mm/memcg: revise the using condition of lock_page_lruvec f [...] adds e268304cf4a0 mm/memcg: remove rcu locking for lock_page_lruvec function series adds 0e5f069518f5 mm: memcg: add swapcache stat for memcg v2 adds 6b0033ffdd2f mmotm 2021-01-12-01-57 uploaded (NR_SWAPCACHE in mm/) adds e89edd1f6b68 mm: kmem: make __memcg_kmem_(un)charge static adds 7e1c2eb23a6a mm/mmap.c: remove unnecessary local variable adds 306624a685c5 mm/mmap.c: fix the adjusted length error adds 2980da4ad5e3 mm: improve mprotect(R|W) efficiency on pages referenced once adds fc6298fc77f5 mm/page_reporting: use list_entry_is_head() in page_report [...] adds 414f9c6fce1a kasan: prefix exported functions with kasan_ adds bcee36f2ffb5 kasan: clarify HW_TAGS impact on TBI adds c4b114db3a98 kasan: clean up comments in tests adds b25c83fdae41 kasan: add match-all tag tests adds a5d5aa83a6a4 kasan, arm64: allow using KUnit tests with HW_TAGS mode adds 343008cf226b kasan: rename CONFIG_TEST_KASAN_MODULE adds 315ba57ea1ed kasan: add compiler barriers to KUNIT_EXPECT_KASAN_FAIL adds 8753d09401ee kasan: adopt kmalloc_uaf2 test to HW_TAGS mode adds 52b0290241da kasan: fix memory corruption in kasan_bitops_tags test adds 5155993371cf kasan: fix bug detection via ksize for HW_TAGS mode adds 646e09bdb189 kasan-fix-bug-detection-via-ksize-for-hw_tags-mode-fix adds 1b984175ed43 kasan: add proper page allocator tests adds 031734e88175 kasan: remove redundant config option adds 10031b780f60 kasan-remove-redundant-config-option-v3 adds 8a2ba7312a0f mm/huge_memory.c: update tlb entry if pmd is changed adds 81d23366b7e1 MIPS: do not call flush_tlb_all when setting pmd entry adds 76d54de62d07 mm/hugetlb: fix potential double free in hugetlb_register_ [...] adds e1dc8b3f9622 mm/hugetlb.c: fix unnecessary address expansion of pmd sharing adds e216b7d358d2 mm: migrate: do not migrate HugeTLB page whose refcount is one adds 80172962c933 mm: hugetlb: add return -EAGAIN for dissolve_free_huge_page adds d9315cee6aa9 mm/vmscan: __isolate_lru_page_prepare() cleanup adds 8a50673129de mm/compaction: remove rcu_read_lock during page compaction adds 7abc9239713b mm/compaction: remove duplicated VM_BUG_ON_PAGE !PageLocked adds ad9747f676a3 mm/hugetlb: change hugetlb_reserve_pages() to type bool adds 6f484b9cd2d1 hugetlbfs: remove special hugetlbfs_set_page_dirty() adds f1f2e8f72bc9 mm: make pagecache tagged lookups return only head pages adds 92a3fef99a1d mm/shmem: use pagevec_lookup in shmem_unlock_mapping adds 7f4a38e41b30 mm/swap: optimise get_shadow_from_swap_cache adds fdfc54153fb1 mm: add FGP_ENTRY adds 8fe85fd60cc8 mm/filemap: rename find_get_entry to mapping_get_entry adds bf848535dd5a mm/filemap: add helper for finding pages adds 8ce65bae98ef fix mm-filemap-add-helper-for-finding-pages.patch adds 25ac33dee7c1 mm/filemap: add mapping_seek_hole_data adds 5e5b6f80b190 fix mm-filemap-add-mapping_seek_hole_data.patch adds c8932e620bcb iomap: use mapping_seek_hole_data adds 74833c50dcea mm: add and use find_lock_entries adds 23b99d95650a fix mm-add-and-use-find_lock_entries.patch adds db81efd9e836 mm: add an 'end' parameter to find_get_entries adds 1e19c58c825a mm: add an 'end' parameter to pagevec_lookup_entries adds 2c4ad1e9b764 mm: remove nr_entries parameter from pagevec_lookup_entries adds fc1e16a2784e mm: pass pvec directly to find_get_entries adds 410c58793958 mm: remove pagevec_lookup_entries adds 542a0916aa29 mm,thp,shmem: limit shmem THP alloc gfp_mask adds 7cac6a162a7e mm,thp,shm: limit gfp mask to no more than specified adds 8afdf4193506 mm,thp,shmem: make khugepaged obey tmpfs mount flags adds af8e0288900d mm: cma: allocate cma areas bottom-up adds 5aa81d041451 mm-cma-allocate-cma-areas-bottom-up-fix adds 7983488ebdd0 mm-cma-allocate-cma-areas-bottom-up-fix-2 adds 224be27e2308 mm-cma-allocate-cma-areas-bottom-up-fix-3 adds d8c9775e7df2 mm-cma-allocate-cma-areas-bottom-up-fix-3-fix adds 7a9e0ddd51ba memblock: do not start bottom-up allocations with kernel_end adds e9d813138520 mm: vmstat: fix /proc/sys/vm/stat_refresh generating false [...] adds 0dcf92b5a1eb mm-vmstat-fix-proc-sys-vm-stat_refresh-generating-false-wa [...] adds 5f24c45f3158 mm-vmstat-fix-proc-sys-vm-stat_refresh-generating-false-wa [...] adds e6ff39e60ec8 mm/vmstat.c: erase latency in vmstat_shepherd adds 7e0b50be0edc mm: zswap: clean up confusing comment adds 730d9f82ab2f mm: remove arch_remap() and mm-arch-hooks.h adds fec0a468251d mm: page-flags.h: Typo fix (It -> If) adds e7ffa97f6369 mm: add Kernel Electric-Fence infrastructure adds 16b11d33d6a4 kfence: Fix parameter description for kfence_object_start() adds f73b7a7b6904 kfence: avoid stalling work queue task without allocations adds 828fa4af4900 kfence: fix potential deadlock due to wake_up() adds 705b18bfbd31 kfence: add option to use KFENCE without static keys adds 2a5976696abf x86, kfence: enable KFENCE for x86 adds 13660417fb34 arm64, kfence: enable KFENCE for ARM64 adds 1b740b2a94ce kfence: use pt_regs to generate stack trace on faults adds 2a440b81bd56 mm, kfence: insert KFENCE hooks for SLAB adds 1d49888a1c90 mm, kfence: insert KFENCE hooks for SLUB adds 8d7a5dc5b5cb kfence, kasan: make KFENCE compatible with KASAN adds c8648705deae revert kasan-remove-kfence-leftovers adds 120b630e927d kfence, Documentation: add KFENCE documentation adds e3202d15dc49 kfence: add test suite adds b7e548cf865f kfence: fix typo in test adds a2a04311b4ae kfence: show access type in report adds 162837526b2a MAINTAINERS: add entry for KFENCE adds cbee53ab92c9 fs/buffer.c: add debug print for __getblk_gfp() stall problem adds 080fd79974a8 fs/buffer.c: dump more info for __getblk_gfp() stall problem adds 2b3a97438d68 kernel/hung_task.c: Monitor killed tasks. adds e93d69ab0ea9 proc/wchan: use printk format instead of lookup_symbol_name() adds 2dceb5740f88 sysctl.c: fix underflow value setting risk in vm_table adds a092c8aa7c45 proc/sysctl: make protected_* world readable adds 190277f46423 lib/genalloc.c: change return type to unsigned long for bi [...] adds 95dfdda24356 lib: optimize cpumask_local_spread() adds 40816c851681 lib-optimize-cpumask_local_spread-v8 adds 1068f9c7eade string.h: move fortified functions definitions in a dedica [...] adds dfcd49bbff40 include/linux/bitops.h: spelling s/synomyn/synonym/ adds 8c5a50f3bef0 checkpatch: improve blank line after declaration test adds b3007b477774 checkpatch: ignore warning designated initializers using NR_CPUS adds 790b399f9834 checkpatch: trivial style fixes adds bbb157eb7503 checkpatch: prefer ftrace over function entry/exit printks adds 00379ff9b187 aio: simplify read_events() adds a570bf08e768 scripts/gdb: fix list_for_each adds 363ed2e431da ubsan: disable unsigned-overflow check for i386 adds 7645b8f0ba03 Merge branch 'akpm-current/current' adds d135b70751ae mm: add definition of PMD_PAGE_ORDER adds 2f40f9bb86d7 mmap: make mlock_future_check() global adds f1af697ac322 set_memory: allow set_direct_map_*_noflush() for multiple pages adds ae2357cdc23f set_memory-allow-set_direct_map__noflush-for-multiple-pages-fix adds 5a573356aa58 set_memory: allow querying whether set_direct_map_*() is a [...] adds a9b1c154707f kfence: fix implicit function declaration adds 0dd33b2e2117 mm: introduce memfd_secret system call to create "secret" [...] adds ac56d2527c1c mm-introduce-memfd_secret-system-call-to-create-secret-mem [...] adds 64333651ddb1 secretmem: use PMD-size pages to amortize direct map fragm [...] adds cdae3475c46b secretmem: add memcg accounting adds 6748a7aa42c4 PM: hibernate: disable when there are active secretmem users adds 9136e7663279 arch, mm: wire up memfd_secret system call where relevant adds e9d2ff28a0e5 arch-mm-wire-up-memfd_secret-system-call-were-relevant-fix adds 6bd61f3c40ef arch-mm-wire-up-memfd_secret-system-call-were-relevant-fix-fix adds 2c0c16553b3d secretmem: test: add basic selftest for memfd_secret(2) adds 15da5a516af0 secretmem-test-add-basic-selftest-for-memfd_secret2-fix adds 8c725bc5ca11 Merge branch 'akpm/master' adds b4bb878f3eb3 Add linux-next specific files for 20210119 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (b3a3cbdec55b) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/gnu-master-arm-ne [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. No new revisions were added by this update. Summary of changes: .mailmap | 2 + Documentation/ABI/testing/sysfs-bus-thunderbolt | 20 +- .../ABI/testing/sysfs-class-led-trigger-tty | 6 + Documentation/RCU/NMI-RCU.rst | 3 +- Documentation/admin-guide/kernel-parameters.txt | 25 +- Documentation/admin-guide/thunderbolt.rst | 16 + Documentation/dev-tools/kunit/usage.rst | 57 + .../devicetree/bindings/arm/atmel-sysregs.txt | 5 +- Documentation/devicetree/bindings/arm/fsl.yaml | 7 + .../devicetree/bindings/arm/rockchip.yaml | 5 + Documentation/devicetree/bindings/arm/sunxi.yaml | 3 +- .../devicetree/bindings/i2c/renesas,i2c.txt | 1 + .../bindings/iio/accel/bosch,bma255.yaml | 4 +- .../bindings/iio/adc/x-powers,axp209-adc.yaml | 12 +- .../devicetree/bindings/input/goodix,gt7375p.yaml | 65 + Documentation/devicetree/bindings/net/btusb.txt | 2 +- .../devicetree/bindings/net/dsa/arrow,xrs700x.yaml | 73 + .../devicetree/bindings/net/qca,ar803x.yaml | 16 + Documentation/devicetree/bindings/nvmem/rmem.yaml | 49 + .../devicetree/bindings/phy/qcom,qmp-phy.yaml | 27 + .../bindings/pinctrl/microchip,sparx5-sgpio.yaml | 4 +- .../bindings/power/supply/ltc4162-l.yaml | 69 + .../bindings/regulator/nxp,pf8x00-regulator.yaml | 17 +- .../bindings/rtc/allwinner,sun6i-a31-rtc.yaml | 1 - .../bindings/sound/audio-graph-port.yaml | 3 - .../bindings/sound/intel,keembay-i2s.yaml | 6 +- .../sound/mt8192-mt6359-rt1015-rt5682.yaml | 4 +- Documentation/devicetree/bindings/usb/dwc3-st.txt | 4 +- .../devicetree/bindings/usb/exynos-usb.txt | 2 +- .../devicetree/bindings/usb/mediatek,mtk-xhci.txt | 121 - .../devicetree/bindings/usb/mediatek,mtk-xhci.yaml | 178 + .../devicetree/bindings/usb/mediatek,mtu3.txt | 108 - .../devicetree/bindings/usb/mediatek,mtu3.yaml | 287 ++ .../devicetree/bindings/usb/mediatek,musb.txt | 57 - .../devicetree/bindings/usb/mediatek,musb.yaml | 113 + Documentation/devicetree/bindings/usb/omap-usb.txt | 2 +- .../devicetree/bindings/usb/usb-device.txt | 102 - .../devicetree/bindings/usb/usb-device.yaml | 124 + Documentation/devicetree/bindings/usb/usb-hcd.yaml | 19 + .../devicetree/bindings/vendor-prefixes.yaml | 6 +- Documentation/fpga/dfl.rst | 3 +- Documentation/kbuild/makefiles.rst | 1 - Documentation/networking/filter.rst | 61 +- Documentation/networking/phy.rst | 5 + Documentation/process/howto.rst | 20 +- Documentation/process/magic-number.rst | 1 - Documentation/process/submit-checklist.rst | 14 +- Documentation/process/submitting-patches.rst | 5 + Documentation/scheduler/schedutil.txt | 169 + .../translations/it_IT/process/magic-number.rst | 1 - Documentation/translations/ko_KR/howto.rst | 4 +- Documentation/translations/ko_KR/index.rst | 15 + .../translations/zh_CN/process/magic-number.rst | 1 - Documentation/usb/gadget-testing.rst | 30 +- Documentation/vm/split_page_table_lock.rst | 2 +- MAINTAINERS | 58 +- Makefile | 2 +- Next/SHA1s | 186 +- Next/Trees | 2 + Next/merge.log | 4319 +++++++++++++------- arch/Kconfig | 32 - arch/alpha/Kconfig | 1 - arch/alpha/Makefile | 1 - arch/alpha/oprofile/Makefile | 20 - arch/alpha/oprofile/common.c | 189 - arch/alpha/oprofile/op_impl.h | 55 - arch/alpha/oprofile/op_model_ev4.c | 114 - arch/alpha/oprofile/op_model_ev5.c | 209 - arch/alpha/oprofile/op_model_ev6.c | 101 - arch/alpha/oprofile/op_model_ev67.c | 261 -- arch/arc/Kconfig | 1 - arch/arc/Makefile | 2 - arch/arc/oprofile/Makefile | 10 - arch/arc/oprofile/common.c | 23 - arch/arm/Kconfig | 13 +- arch/arm/Kconfig.debug | 30 +- arch/arm/Makefile | 4 - arch/arm/arm-soc-for-next-contents.txt | 30 +- arch/arm/boot/dts/Makefile | 9 +- arch/arm/boot/dts/berlin2.dtsi | 12 +- arch/arm/boot/dts/berlin2cd-google-chromecast.dts | 6 +- arch/arm/boot/dts/berlin2cd.dtsi | 12 +- arch/arm/boot/dts/berlin2q.dtsi | 12 +- arch/arm/boot/dts/e60k02.dtsi | 6 + arch/arm/boot/dts/efm32gg-dk3750.dts | 88 - arch/arm/boot/dts/efm32gg.dtsi | 177 - arch/arm/boot/dts/imx6dl-victgo.dts | 852 ++++ arch/arm/boot/dts/imx6dl-vicut1.dts | 13 + arch/arm/boot/dts/imx6q-vicut1.dts | 17 + arch/arm/boot/dts/imx6qdl-sabreauto.dtsi | 1 + arch/arm/boot/dts/imx6qdl-sr-som.dtsi | 12 +- arch/arm/boot/dts/imx6qdl-vicut1.dtsi | 803 ++++ arch/arm/boot/dts/imx6qp-vicutp.dts | 13 + arch/arm/boot/dts/imx6sl-tolino-shine2hd.dts | 18 +- arch/arm/boot/dts/imx6sl-tolino-shine3.dts | 15 +- arch/arm/boot/dts/imx6sll-kobo-clarahd.dts | 13 +- arch/arm/boot/dts/imx6sx-sdb.dtsi | 2 + arch/arm/boot/dts/imx6ul-14x14-evk.dtsi | 54 +- arch/arm/boot/dts/imx6ul.dtsi | 2 + arch/arm/boot/dts/imx7d-flex-concentrator.dts | 1 + arch/arm/boot/dts/imx7s.dtsi | 1 + arch/arm/boot/dts/picoxcell-pc3x2.dtsi | 243 -- arch/arm/boot/dts/picoxcell-pc3x3.dtsi | 355 -- arch/arm/boot/dts/picoxcell-pc7302-pc3x2.dts | 78 - arch/arm/boot/dts/picoxcell-pc7302-pc3x3.dts | 84 - arch/arm/boot/dts/rk3036.dtsi | 52 + arch/arm/boot/dts/rk3288.dtsi | 6 +- arch/arm/boot/dts/rk3xxx.dtsi | 9 + arch/arm/boot/dts/rv1108.dtsi | 11 + arch/arm/boot/dts/ste-db8500.dtsi | 38 + arch/arm/boot/dts/ste-db8520.dtsi | 38 + arch/arm/boot/dts/ste-db9500.dtsi | 35 + arch/arm/boot/dts/ste-snowball.dts | 2 +- arch/arm/boot/dts/sun4i-a10-a1000.dts | 4 +- arch/arm/boot/dts/sun4i-a10-cubieboard.dts | 4 +- arch/arm/boot/dts/sun4i-a10-dserve-dsrv9703c.dts | 1 + arch/arm/boot/dts/sun4i-a10-inet1.dts | 1 + arch/arm/boot/dts/sun4i-a10-jesurun-q5.dts | 2 +- arch/arm/boot/dts/sun4i-a10-marsboard.dts | 8 +- arch/arm/boot/dts/sun4i-a10-olinuxino-lime.dts | 2 +- arch/arm/boot/dts/sun4i-a10-pcduino.dts | 4 +- arch/arm/boot/dts/sun4i-a10-pov-protab2-ips9.dts | 1 + arch/arm/boot/dts/sun5i-a10s-auxtek-t003.dts | 2 +- arch/arm/boot/dts/sun5i-a10s-auxtek-t004.dts | 2 +- arch/arm/boot/dts/sun5i-a10s-mk802.dts | 2 +- arch/arm/boot/dts/sun5i-a10s-olinuxino-micro.dts | 2 +- arch/arm/boot/dts/sun5i-a10s-r7-tv-dongle.dts | 2 +- arch/arm/boot/dts/sun5i-a10s-wobo-i5.dts | 2 +- .../boot/dts/sun5i-a13-empire-electronix-d709.dts | 1 + arch/arm/boot/dts/sun5i-a13-licheepi-one.dts | 6 +- arch/arm/boot/dts/sun5i-a13-olinuxino-micro.dts | 2 +- arch/arm/boot/dts/sun5i-a13-olinuxino.dts | 2 +- .../boot/dts/sun5i-a13-pocketbook-touch-lux-3.dts | 3 +- arch/arm/boot/dts/sun5i-a13.dtsi | 2 +- arch/arm/boot/dts/sun5i-gr8-evb.dts | 2 +- .../boot/dts/sun5i-reference-design-tablet.dtsi | 1 + arch/arm/boot/dts/sun6i-a31-i7.dts | 2 +- arch/arm/boot/dts/sun6i-a31-m9.dts | 2 +- arch/arm/boot/dts/sun6i-a31-mele-a1000g-quad.dts | 2 +- arch/arm/boot/dts/sun6i-a31.dtsi | 2 +- arch/arm/boot/dts/sun6i-a31s-primo81.dts | 1 - arch/arm/boot/dts/sun6i-a31s-sinovoip-bpi-m2.dts | 6 +- arch/arm/boot/dts/sun7i-a20-bananapi-m1-plus.dts | 4 +- arch/arm/boot/dts/sun7i-a20-bananapi.dts | 2 +- arch/arm/boot/dts/sun7i-a20-bananapro.dts | 4 +- arch/arm/boot/dts/sun7i-a20-cubieboard2.dts | 4 +- arch/arm/boot/dts/sun7i-a20-cubietruck.dts | 8 +- arch/arm/boot/dts/sun7i-a20-i12-tvbox.dts | 4 +- arch/arm/boot/dts/sun7i-a20-itead-ibox.dts | 4 +- arch/arm/boot/dts/sun7i-a20-lamobo-r1.dts | 2 +- arch/arm/boot/dts/sun7i-a20-m3.dts | 2 +- arch/arm/boot/dts/sun7i-a20-olimex-som-evb.dts | 2 +- arch/arm/boot/dts/sun7i-a20-olimex-som204-evb.dts | 6 +- arch/arm/boot/dts/sun7i-a20-olinuxino-lime.dts | 2 +- arch/arm/boot/dts/sun7i-a20-olinuxino-lime2.dts | 2 +- arch/arm/boot/dts/sun7i-a20-olinuxino-micro.dts | 2 +- arch/arm/boot/dts/sun7i-a20-orangepi-mini.dts | 4 +- arch/arm/boot/dts/sun7i-a20-orangepi.dts | 2 +- arch/arm/boot/dts/sun7i-a20-pcduino3-nano.dts | 6 +- arch/arm/boot/dts/sun7i-a20-pcduino3.dts | 4 +- arch/arm/boot/dts/sun7i-a20-wexler-tab7200.dts | 1 + arch/arm/boot/dts/sun7i-a20.dtsi | 2 +- arch/arm/boot/dts/sun8i-a33-inet-d978-rev2.dts | 2 +- arch/arm/boot/dts/sun8i-a33-olinuxino.dts | 2 +- arch/arm/boot/dts/sun8i-a33-sinlinx-sina33.dts | 1 + arch/arm/boot/dts/sun8i-a33.dtsi | 2 +- arch/arm/boot/dts/sun8i-a83t-bananapi-m3.dts | 4 +- arch/arm/boot/dts/sun8i-a83t-cubietruck-plus.dts | 8 +- arch/arm/boot/dts/sun8i-a83t-tbs-a711.dts | 2 +- arch/arm/boot/dts/sun8i-a83t.dtsi | 9 - .../boot/dts/sun8i-h2-plus-bananapi-m2-zero.dts | 1 + arch/arm/boot/dts/sun8i-h3-beelink-x2.dts | 4 +- arch/arm/boot/dts/sun8i-h3-nanopi-duo2.dts | 4 +- arch/arm/boot/dts/sun8i-h3-nanopi-neo-air.dts | 4 +- arch/arm/boot/dts/sun8i-h3-nanopi-r1.dts | 4 +- arch/arm/boot/dts/sun8i-h3-nanopi.dtsi | 4 +- arch/arm/boot/dts/sun8i-h3-orangepi-zero-plus2.dts | 4 +- arch/arm/boot/dts/sun8i-r16-bananapi-m2m.dts | 6 +- arch/arm/boot/dts/sun8i-r16-parrot.dts | 8 +- arch/arm/boot/dts/sun8i-r40.dtsi | 16 - .../boot/dts/sun8i-reference-design-tablet.dtsi | 1 + arch/arm/boot/dts/sun8i-s3-elimo-impetus.dtsi | 2 +- arch/arm/boot/dts/sun8i-s3-pinecube.dts | 3 - arch/arm/boot/dts/sun8i-v3s.dtsi | 6 + arch/arm/boot/dts/sun9i-a80-cubieboard4.dts | 4 +- arch/arm/boot/dts/sunxi-bananapi-m2-plus.dtsi | 1 + arch/arm/configs/bcm2835_defconfig | 1 - arch/arm/configs/cns3420vb_defconfig | 1 - arch/arm/configs/corgi_defconfig | 1 - arch/arm/configs/efm32_defconfig | 98 - arch/arm/configs/imx_v4_v5_defconfig | 1 - arch/arm/configs/keystone_defconfig | 1 - arch/arm/configs/multi_v5_defconfig | 1 - arch/arm/configs/mv78xx0_defconfig | 1 - arch/arm/configs/mvebu_v5_defconfig | 1 - arch/arm/configs/omap1_defconfig | 1 - arch/arm/configs/omap2plus_defconfig | 1 - arch/arm/configs/orion5x_defconfig | 1 - arch/arm/configs/pxa_defconfig | 1 - arch/arm/configs/qcom_defconfig | 1 - arch/arm/configs/socfpga_defconfig | 1 - arch/arm/configs/spitz_defconfig | 1 - arch/arm/configs/vexpress_defconfig | 1 - arch/arm/include/debug/efm32.S | 45 - arch/arm/mach-efm32/Makefile | 2 - arch/arm/mach-efm32/Makefile.boot | 4 - arch/arm/mach-efm32/dtmachine.c | 16 - arch/arm/mach-imx/suspend-imx6.S | 1 + arch/arm/mach-picoxcell/Kconfig | 9 - arch/arm/mach-picoxcell/Makefile | 2 - arch/arm/mach-picoxcell/common.c | 81 - arch/arm/mm/Kconfig | 1 - arch/arm/net/bpf_jit_32.c | 7 +- arch/arm/oprofile/Makefile | 14 - arch/arm/oprofile/common.c | 132 - arch/arm64/boot/dts/allwinner/sun50i-a100.dtsi | 20 - .../boot/dts/allwinner/sun50i-a64-bananapi-m64.dts | 6 +- .../boot/dts/allwinner/sun50i-a64-nanopi-a64.dts | 2 +- .../boot/dts/allwinner/sun50i-a64-pinephone.dtsi | 17 +- .../allwinner/sun50i-a64-pinetab-early-adopter.dts | 2 +- .../boot/dts/allwinner/sun50i-a64-teres-i.dts | 4 +- arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi | 14 - .../dts/allwinner/sun50i-h5-nanopi-neo-plus2.dts | 4 +- .../boot/dts/allwinner/sun50i-h5-nanopi-neo2.dts | 4 +- .../boot/dts/allwinner/sun50i-h5-orangepi-pc2.dts | 4 +- .../dts/allwinner/sun50i-h5-orangepi-prime.dts | 4 +- .../dts/allwinner/sun50i-h5-orangepi-zero-plus.dts | 4 +- .../allwinner/sun50i-h5-orangepi-zero-plus2.dts | 4 +- arch/arm64/boot/dts/allwinner/sun50i-h5.dtsi | 6 - .../boot/dts/allwinner/sun50i-h6-beelink-gs1.dts | 2 +- .../boot/dts/allwinner/sun50i-h6-cpu-opp.dtsi | 20 +- .../boot/dts/allwinner/sun50i-h6-orangepi-3.dts | 4 +- .../boot/dts/allwinner/sun50i-h6-orangepi.dtsi | 4 +- .../dts/allwinner/sun50i-h6-pine-h64-model-b.dts | 4 +- .../boot/dts/allwinner/sun50i-h6-pine-h64.dts | 6 +- arch/arm64/boot/dts/allwinner/sun50i-h6.dtsi | 25 +- arch/arm64/boot/dts/freescale/Makefile | 1 + .../fsl-ls1028a-kontron-kbox-a-230-ls.dts | 4 + .../freescale/fsl-ls1028a-kontron-sl28-var1.dts | 62 + arch/arm64/boot/dts/freescale/fsl-ls1028a.dtsi | 16 +- .../arm64/boot/dts/freescale/fsl-lx2160a-cex7.dtsi | 2 - .../dts/freescale/fsl-lx2160a-clearfog-itx.dtsi | 12 + .../boot/dts/freescale/imx8mm-beacon-som.dtsi | 4 +- arch/arm64/boot/dts/freescale/imx8mm.dtsi | 15 +- .../boot/dts/freescale/imx8mn-beacon-som.dtsi | 7 +- arch/arm64/boot/dts/freescale/imx8mn.dtsi | 15 +- arch/arm64/boot/dts/freescale/imx8mp.dtsi | 17 +- arch/arm64/boot/dts/freescale/imx8mq.dtsi | 51 + arch/arm64/boot/dts/qcom/Makefile | 2 + .../dts/qcom/msm8916-samsung-a2015-common.dtsi | 6 + arch/arm64/boot/dts/qcom/qrb5165-rb5.dts | 74 +- arch/arm64/boot/dts/qcom/sc7180-trogdor.dtsi | 82 +- arch/arm64/boot/dts/qcom/sc7180.dtsi | 20 +- arch/arm64/boot/dts/qcom/sdm845-db845c.dts | 4 +- .../arm64/boot/dts/qcom/sdm845-oneplus-common.dtsi | 623 +++ .../boot/dts/qcom/sdm845-oneplus-enchilada.dts | 19 + arch/arm64/boot/dts/qcom/sdm845-oneplus-fajita.dts | 23 + .../boot/dts/qcom/sdm850-lenovo-yoga-c630.dts | 6 +- arch/arm64/boot/dts/qcom/sdm850.dtsi | 21 + arch/arm64/boot/dts/qcom/sm8150.dtsi | 91 +- arch/arm64/boot/dts/qcom/sm8250.dtsi | 54 +- arch/arm64/boot/dts/renesas/r8a779a0.dtsi | 90 + arch/arm64/boot/dts/rockchip/Makefile | 1 + arch/arm64/boot/dts/rockchip/px30.dtsi | 15 + arch/arm64/boot/dts/rockchip/rk3308.dtsi | 15 + arch/arm64/boot/dts/rockchip/rk3328-rock-pi-e.dts | 382 ++ arch/arm64/boot/dts/rockchip/rk3328.dtsi | 1 + arch/arm64/boot/dts/rockchip/rk3368.dtsi | 4 +- arch/arm64/boot/dts/rockchip/rk3399-rock960.dts | 2 +- arch/arm64/boot/dts/rockchip/rk3399.dtsi | 5 +- arch/arm64/boot/dts/synaptics/as370.dtsi | 4 +- arch/arm64/boot/dts/synaptics/berlin4ct.dtsi | 12 +- arch/arm64/configs/defconfig | 15 +- arch/arm64/mm/fault.c | 7 +- arch/arm64/net/bpf_jit_comp.c | 16 +- arch/csky/Kconfig | 4 + arch/csky/abiv1/inc/abi/pgtable-bits.h | 39 +- arch/csky/abiv1/inc/abi/regdef.h | 5 + arch/csky/abiv2/inc/abi/pgtable-bits.h | 36 +- arch/csky/abiv2/inc/abi/regdef.h | 5 + arch/csky/include/asm/clocksource.h | 8 + arch/csky/include/asm/pgtable.h | 74 +- arch/csky/include/asm/thread_info.h | 1 - arch/csky/include/asm/vdso.h | 2 + arch/csky/include/asm/vdso/clocksource.h | 9 + arch/csky/include/asm/vdso/gettimeofday.h | 114 + arch/csky/include/asm/vdso/processor.h | 12 + arch/csky/include/asm/vdso/vsyscall.h | 22 + arch/csky/kernel/perf_event.c | 2 +- arch/csky/kernel/probes/simulate-insn.c | 22 +- arch/csky/kernel/ptrace.c | 2 +- arch/csky/kernel/vdso.c | 4 + arch/csky/kernel/vdso/Makefile | 9 +- arch/csky/kernel/vdso/vdso.lds.S | 4 + arch/csky/kernel/vdso/vgettimeofday.c | 28 + arch/hexagon/Kconfig | 1 - arch/ia64/Kconfig | 1 - arch/ia64/Makefile | 1 - arch/ia64/configs/bigsur_defconfig | 1 - arch/ia64/include/asm/hw_irq.h | 1 - arch/ia64/include/asm/perfmon.h | 111 - arch/ia64/include/asm/sparsemem.h | 1 + arch/ia64/include/uapi/asm/perfmon.h | 178 - arch/ia64/include/uapi/asm/perfmon_default_smpl.h | 84 - arch/ia64/kernel/palinfo.c | 41 - arch/ia64/kernel/perfmon_default_smpl.c | 297 -- arch/ia64/kernel/perfmon_generic.h | 46 - arch/ia64/kernel/perfmon_itanium.h | 2 +- arch/ia64/kernel/perfmon_mckinley.h | 188 - arch/ia64/kernel/perfmon_montecito.h | 270 -- arch/ia64/oprofile/Makefile | 10 - arch/ia64/oprofile/backtrace.c | 131 - arch/ia64/oprofile/init.c | 28 - arch/microblaze/Kconfig | 1 - arch/microblaze/Makefile | 2 - arch/microblaze/oprofile/Makefile | 14 - arch/microblaze/oprofile/microblaze_oprofile.c | 22 - arch/mips/Kconfig | 4 +- arch/mips/Makefile | 20 +- arch/mips/configs/fuloong2e_defconfig | 1 - arch/mips/configs/ip32_defconfig | 1 - arch/mips/configs/lemote2f_defconfig | 1 - arch/mips/configs/mtx1_defconfig | 1 - arch/mips/configs/rs90_defconfig | 1 - arch/mips/include/asm/asm.h | 18 + arch/mips/include/asm/atomic.h | 2 +- arch/mips/include/asm/bitops.h | 10 +- arch/mips/include/asm/cmpxchg.h | 6 +- arch/mips/include/asm/mach-loongson2ef/loongson.h | 9 - arch/mips/include/asm/pgtable.h | 12 +- arch/mips/kernel/cps-vec.S | 1 - arch/mips/kernel/cpu-probe.c | 15 +- arch/mips/kernel/module.c | 109 +- arch/mips/kernel/relocate.c | 54 +- arch/mips/kernel/vmlinux.lds.S | 11 +- arch/mips/loongson2ef/fuloong-2e/irq.c | 2 +- arch/mips/loongson2ef/lemote-2f/irq.c | 1 - arch/mips/loongson64/Platform | 22 - arch/mips/net/ebpf_jit.c | 11 +- arch/mips/oprofile/Makefile | 18 - arch/mips/oprofile/backtrace.c | 177 - arch/mips/oprofile/common.c | 147 - arch/mips/oprofile/op_impl.h | 41 - arch/mips/oprofile/op_model_loongson2.c | 161 - arch/mips/oprofile/op_model_loongson3.c | 213 - arch/mips/oprofile/op_model_mipsxx.c | 479 --- arch/mips/vdso/Makefile | 5 +- arch/openrisc/Kbuild | 3 + arch/openrisc/Makefile | 11 +- arch/parisc/Kconfig | 1 - arch/parisc/Makefile | 2 - arch/parisc/oprofile/Makefile | 10 - arch/parisc/oprofile/init.c | 23 - arch/powerpc/Kconfig | 1 - arch/powerpc/Makefile | 2 - arch/powerpc/configs/44x/akebono_defconfig | 1 - arch/powerpc/configs/44x/currituck_defconfig | 1 - arch/powerpc/configs/44x/fsp2_defconfig | 1 - arch/powerpc/configs/44x/iss476-smp_defconfig | 1 - arch/powerpc/configs/cell_defconfig | 1 - arch/powerpc/configs/g5_defconfig | 1 - arch/powerpc/configs/maple_defconfig | 1 - arch/powerpc/configs/pasemi_defconfig | 1 - arch/powerpc/configs/pmac32_defconfig | 1 - arch/powerpc/configs/powernv_defconfig | 1 - arch/powerpc/configs/ppc64_defconfig | 1 - arch/powerpc/configs/ppc64e_defconfig | 1 - arch/powerpc/configs/ppc6xx_defconfig | 1 - arch/powerpc/configs/ps3_defconfig | 1 - arch/powerpc/configs/pseries_defconfig | 1 - arch/powerpc/include/asm/cputable.h | 20 - arch/powerpc/include/asm/oprofile_impl.h | 135 - arch/powerpc/include/asm/spu.h | 33 - arch/powerpc/kernel/cputable.c | 67 - arch/powerpc/kernel/dt_cpu_ftrs.c | 2 - arch/powerpc/net/bpf_jit_comp64.c | 25 +- arch/powerpc/oprofile/Makefile | 19 - arch/powerpc/oprofile/backtrace.c | 120 - arch/powerpc/oprofile/cell/pr_util.h | 110 - arch/powerpc/oprofile/cell/spu_profiler.c | 248 -- arch/powerpc/oprofile/cell/spu_task_sync.c | 657 --- arch/powerpc/oprofile/cell/vma_map.c | 279 -- arch/powerpc/oprofile/common.c | 243 -- arch/powerpc/oprofile/op_model_7450.c | 207 - arch/powerpc/oprofile/op_model_cell.c | 1709 -------- arch/powerpc/oprofile/op_model_fsl_emb.c | 380 -- arch/powerpc/oprofile/op_model_pa6t.c | 227 - arch/powerpc/oprofile/op_model_power4.c | 438 -- arch/powerpc/platforms/cell/Kconfig | 5 - arch/powerpc/platforms/cell/Makefile | 1 - arch/powerpc/platforms/cell/spu_notify.c | 55 - arch/powerpc/platforms/cell/spufs/run.c | 6 +- arch/powerpc/platforms/cell/spufs/sched.c | 5 - arch/powerpc/platforms/cell/spufs/spufs.h | 1 - arch/riscv/Kconfig | 6 +- arch/riscv/boot/dts/Makefile | 2 +- arch/riscv/kernel/setup.c | 24 +- arch/riscv/kernel/stacktrace.c | 5 +- arch/riscv/mm/init.c | 16 +- arch/riscv/net/bpf_jit_comp32.c | 20 +- arch/riscv/net/bpf_jit_comp64.c | 16 +- arch/s390/Kconfig | 1 - arch/s390/Makefile | 3 - arch/s390/configs/debug_defconfig | 1 - arch/s390/configs/defconfig | 1 - arch/s390/net/bpf_jit_comp.c | 27 +- arch/s390/oprofile/Makefile | 10 - arch/s390/oprofile/init.c | 37 - arch/sh/Kconfig | 1 - arch/sh/Makefile | 1 - arch/sh/configs/espt_defconfig | 1 - arch/sh/configs/migor_defconfig | 1 - arch/sh/configs/r7780mp_defconfig | 1 - arch/sh/configs/r7785rp_defconfig | 1 - arch/sh/configs/rsk7201_defconfig | 1 - arch/sh/configs/rsk7203_defconfig | 1 - arch/sh/configs/rts7751r2d1_defconfig | 1 - arch/sh/configs/rts7751r2dplus_defconfig | 1 - arch/sh/configs/sdk7786_defconfig | 1 - arch/sh/configs/se7206_defconfig | 1 - arch/sh/configs/sh03_defconfig | 1 - arch/sh/configs/sh7724_generic_defconfig | 1 - arch/sh/configs/sh7763rdp_defconfig | 1 - arch/sh/configs/sh7770_generic_defconfig | 1 - arch/sh/configs/shx3_defconfig | 1 - arch/sh/oprofile/Makefile | 16 - arch/sh/oprofile/backtrace.c | 80 - arch/sh/oprofile/common.c | 64 - arch/sparc/Kconfig | 1 - arch/sparc/Makefile | 1 - arch/sparc/configs/sparc64_defconfig | 1 - arch/sparc/net/bpf_jit_comp_64.c | 17 +- arch/sparc/oprofile/Makefile | 10 - arch/sparc/oprofile/init.c | 87 - arch/x86/Kconfig | 1 - arch/x86/Makefile | 3 - arch/x86/events/intel/uncore.c | 58 +- arch/x86/events/intel/uncore.h | 5 +- arch/x86/events/intel/uncore_snb.c | 2 +- arch/x86/events/intel/uncore_snbep.c | 114 +- arch/x86/hyperv/hv_init.c | 29 +- arch/x86/include/asm/nmi.h | 1 - arch/x86/include/asm/topology.h | 4 +- arch/x86/kernel/cpu/amd.c | 4 +- arch/x86/kernel/cpu/mtrr/generic.c | 1 - arch/x86/kernel/cpu/mtrr/mtrr.c | 2 - arch/x86/kernel/cpu/perfctr-watchdog.c | 11 +- arch/x86/kernel/cpu/sgx/main.c | 14 +- arch/x86/kernel/cpu/topology.c | 2 +- arch/x86/kernel/pci-iommu_table.c | 3 - arch/x86/mm/mmio-mod.c | 2 - arch/x86/net/bpf_jit_comp.c | 217 +- arch/x86/net/bpf_jit_comp32.c | 6 +- arch/x86/oprofile/Makefile | 12 - arch/x86/oprofile/backtrace.c | 127 - arch/x86/oprofile/init.c | 38 - arch/x86/oprofile/nmi_int.c | 780 ---- arch/x86/oprofile/op_counter.h | 30 - arch/x86/oprofile/op_model_amd.c | 542 --- arch/x86/oprofile/op_model_p4.c | 723 ---- arch/x86/oprofile/op_model_ppro.c | 245 -- arch/x86/oprofile/op_x86_model.h | 90 - arch/x86/platform/geode/alix.c | 19 +- arch/x86/platform/geode/geos.c | 19 +- arch/x86/platform/geode/net5501.c | 13 +- arch/x86/xen/smp_hvm.c | 2 + arch/xtensa/Kconfig | 1 - arch/xtensa/Makefile | 1 - arch/xtensa/configs/audio_kc705_defconfig | 1 - arch/xtensa/configs/generic_kc705_defconfig | 1 - arch/xtensa/configs/smp_lx200_defconfig | 1 - arch/xtensa/configs/xip_kc705_defconfig | 1 - arch/xtensa/kernel/stacktrace.c | 2 +- arch/xtensa/oprofile/Makefile | 10 - arch/xtensa/oprofile/backtrace.c | 27 - arch/xtensa/oprofile/init.c | 26 - drivers/acpi/scan.c | 2 + drivers/base/swnode.c | 71 +- drivers/bus/arm-integrator-lm.c | 1 + drivers/bus/sunxi-rsb.c | 4 +- drivers/counter/ti-eqep.c | 35 - drivers/cpufreq/brcmstb-avs-cpufreq.c | 24 +- drivers/cpufreq/qcom-cpufreq-hw.c | 6 + drivers/cpufreq/tegra20-cpufreq.c | 45 +- drivers/dma-buf/Kconfig | 8 + drivers/dma-buf/dma-buf.c | 46 +- drivers/dma/idxd/dma.c | 1 + drivers/dma/idxd/irq.c | 122 +- drivers/dma/qcom/gpi.c | 2 +- drivers/firmware/imx/Kconfig | 1 + drivers/gpio/gpiolib-cdev.c | 145 +- drivers/gpu/drm/Kconfig | 1 - drivers/gpu/drm/amd/amdgpu/amdgpu_device.c | 1 - drivers/gpu/drm/amd/amdgpu/amdgpu_fw_attestation.c | 7 +- drivers/gpu/drm/amd/amdgpu/amdgpu_ras.c | 2 +- drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.h | 7 +- drivers/gpu/drm/amd/display/dc/core/dc_link.c | 2 +- drivers/gpu/drm/amd/pm/amdgpu_pm.c | 4 +- drivers/gpu/drm/amd/pm/inc/amdgpu_smu.h | 1 + drivers/gpu/drm/amd/pm/inc/smu_v11_0.h | 2 +- drivers/gpu/drm/amd/pm/swsmu/smu11/vangogh_ppt.c | 16 +- drivers/gpu/drm/drm_agpsupport.c | 46 +- drivers/gpu/drm/drm_dp_helper.c | 3 +- drivers/gpu/drm/drm_gem.c | 19 +- drivers/gpu/drm/drm_prime.c | 2 + drivers/gpu/drm/gma500/cdv_intel_crt.c | 2 +- drivers/gpu/drm/gma500/cdv_intel_display.c | 2 +- drivers/gpu/drm/gma500/cdv_intel_dp.c | 4 +- drivers/gpu/drm/gma500/cdv_intel_lvds.c | 7 +- drivers/gpu/drm/gma500/framebuffer.c | 6 +- drivers/gpu/drm/gma500/gem.c | 6 +- drivers/gpu/drm/gma500/gem.h | 2 + drivers/gpu/drm/gma500/gma_device.c | 1 + drivers/gpu/drm/gma500/gma_display.c | 8 +- drivers/gpu/drm/gma500/intel_bios.c | 2 +- drivers/gpu/drm/gma500/intel_i2c.c | 3 +- drivers/gpu/drm/gma500/mdfld_dsi_output.c | 4 +- drivers/gpu/drm/gma500/mdfld_intel_display.c | 6 +- drivers/gpu/drm/gma500/mmu.c | 15 +- drivers/gpu/drm/gma500/oaktrail_crtc.c | 6 +- drivers/gpu/drm/gma500/oaktrail_lvds.c | 3 +- drivers/gpu/drm/gma500/oaktrail_lvds_i2c.c | 8 +- drivers/gpu/drm/gma500/power.c | 8 +- drivers/gpu/drm/gma500/psb_intel_display.c | 2 +- drivers/gpu/drm/gma500/psb_intel_lvds.c | 1 + drivers/gpu/drm/gma500/psb_intel_modes.c | 3 +- drivers/gpu/drm/gma500/psb_intel_sdvo.c | 6 +- drivers/gpu/drm/gma500/psb_irq.c | 3 +- drivers/gpu/drm/hisilicon/hibmc/hibmc_ttm.c | 61 - drivers/gpu/drm/i915/display/intel_hdcp.c | 9 + drivers/gpu/drm/i915/gt/intel_breadcrumbs.c | 9 +- drivers/gpu/drm/i915/gt/intel_lrc.c | 3 + drivers/gpu/drm/i915/gt/intel_timeline.c | 10 +- drivers/gpu/drm/i915/i915_pmu.c | 30 +- drivers/gpu/drm/i915/i915_request.h | 37 +- drivers/gpu/drm/mga/mga_ioc32.c | 14 +- drivers/gpu/drm/nouveau/dispnv50/Kbuild | 1 + drivers/gpu/drm/nouveau/dispnv50/core.c | 1 + drivers/gpu/drm/nouveau/dispnv50/curs.c | 1 + drivers/gpu/drm/nouveau/dispnv50/disp.c | 4 +- drivers/gpu/drm/nouveau/dispnv50/disp.h | 2 +- drivers/gpu/drm/nouveau/dispnv50/wimm.c | 1 + drivers/gpu/drm/nouveau/dispnv50/wimmc37b.c | 2 +- drivers/gpu/drm/nouveau/dispnv50/wndw.c | 1 + drivers/gpu/drm/nouveau/dispnv50/wndw.h | 8 + drivers/gpu/drm/nouveau/dispnv50/wndwc57e.c | 10 +- drivers/gpu/drm/nouveau/dispnv50/wndwc67e.c | 106 + drivers/gpu/drm/nouveau/include/nvif/cl0080.h | 1 + drivers/gpu/drm/nouveau/include/nvif/class.h | 5 + drivers/gpu/drm/nouveau/include/nvkm/core/device.h | 1 + drivers/gpu/drm/nouveau/include/nvkm/engine/disp.h | 1 + .../gpu/drm/nouveau/include/nvkm/subdev/devinit.h | 1 + drivers/gpu/drm/nouveau/include/nvkm/subdev/fb.h | 2 + drivers/gpu/drm/nouveau/include/nvkm/subdev/gpio.h | 1 + drivers/gpu/drm/nouveau/include/nvkm/subdev/i2c.h | 1 + drivers/gpu/drm/nouveau/include/nvkm/subdev/mc.h | 1 + drivers/gpu/drm/nouveau/nouveau_backlight.c | 1 + drivers/gpu/drm/nouveau/nvif/disp.c | 1 + drivers/gpu/drm/nouveau/nvkm/engine/device/base.c | 87 +- drivers/gpu/drm/nouveau/nvkm/engine/device/user.c | 1 + drivers/gpu/drm/nouveau/nvkm/engine/disp/Kbuild | 3 + drivers/gpu/drm/nouveau/nvkm/engine/disp/dp.c | 33 +- .../{subdev/i2c/gm200.c => engine/disp/ga102.c} | 34 +- drivers/gpu/drm/nouveau/nvkm/engine/disp/ior.h | 4 + drivers/gpu/drm/nouveau/nvkm/engine/disp/nv50.h | 2 + .../curs.c => nvkm/engine/disp/rootga102.c} | 53 +- .../gpu/drm/nouveau/nvkm/engine/disp/rootnv50.h | 1 + .../nvkm/engine/disp/{sortu102.c => sorga102.c} | 57 +- .../gpu/drm/nouveau/nvkm/engine/disp/sortu102.c | 2 +- drivers/gpu/drm/nouveau/nvkm/engine/disp/tu102.c | 2 +- drivers/gpu/drm/nouveau/nvkm/subdev/bios/shadow.c | 2 +- .../gpu/drm/nouveau/nvkm/subdev/bios/shadowramin.c | 3 + drivers/gpu/drm/nouveau/nvkm/subdev/devinit/Kbuild | 1 + .../nvkm/subdev/devinit/{tu102.c => ga100.c} | 33 +- drivers/gpu/drm/nouveau/nvkm/subdev/devinit/priv.h | 1 + .../gpu/drm/nouveau/nvkm/subdev/devinit/tu102.c | 2 +- drivers/gpu/drm/nouveau/nvkm/subdev/fb/Kbuild | 3 + .../nvkm/subdev/{i2c/gm200.c => fb/ga100.c} | 28 +- .../nvkm/subdev/{i2c/gm200.c => fb/ga102.c} | 28 +- drivers/gpu/drm/nouveau/nvkm/subdev/fb/gv100.c | 2 +- drivers/gpu/drm/nouveau/nvkm/subdev/fb/priv.h | 2 + drivers/gpu/drm/nouveau/nvkm/subdev/fb/ram.h | 1 + .../nvkm/subdev/{i2c/gm200.c => fb/ramga102.c} | 28 +- drivers/gpu/drm/nouveau/nvkm/subdev/gpio/Kbuild | 1 + drivers/gpu/drm/nouveau/nvkm/subdev/gpio/ga102.c | 118 + drivers/gpu/drm/nouveau/nvkm/subdev/i2c/Kbuild | 1 + drivers/gpu/drm/nouveau/nvkm/subdev/i2c/aux.h | 7 + drivers/gpu/drm/nouveau/nvkm/subdev/i2c/auxg94.c | 10 +- drivers/gpu/drm/nouveau/nvkm/subdev/i2c/auxgm200.c | 17 +- .../nouveau/nvkm/subdev/i2c/{gm200.c => gk110.c} | 21 +- drivers/gpu/drm/nouveau/nvkm/subdev/i2c/gm200.c | 7 + drivers/gpu/drm/nouveau/nvkm/subdev/i2c/pad.h | 2 +- drivers/gpu/drm/nouveau/nvkm/subdev/i2c/priv.h | 4 + drivers/gpu/drm/nouveau/nvkm/subdev/ibus/gf100.c | 10 +- drivers/gpu/drm/nouveau/nvkm/subdev/ibus/gk104.c | 10 +- drivers/gpu/drm/nouveau/nvkm/subdev/mc/Kbuild | 1 + drivers/gpu/drm/nouveau/nvkm/subdev/mc/ga100.c | 74 + drivers/gpu/drm/nouveau/nvkm/subdev/mmu/base.c | 6 +- drivers/gpu/drm/panel/panel-simple.c | 2 + drivers/gpu/drm/r128/r128_ioc32.c | 14 +- drivers/gpu/drm/tegra/dc.c | 2 +- drivers/gpu/drm/tegra/drm.c | 2 + drivers/gpu/drm/tegra/dsi.c | 2 +- drivers/gpu/drm/tegra/falcon.c | 9 +- drivers/gpu/drm/tegra/gr2d.c | 9 +- drivers/gpu/drm/tegra/hdmi.c | 2 +- drivers/gpu/drm/tegra/hub.c | 2 +- drivers/gpu/drm/tegra/sor.c | 2 +- drivers/gpu/drm/tegra/vic.c | 35 +- drivers/gpu/drm/ttm/ttm_pool.c | 11 +- drivers/gpu/drm/vc4/vc4_bo.c | 14 - drivers/gpu/drm/vc4/vc4_drv.c | 7 +- drivers/gpu/drm/vc4/vc4_drv.h | 3 - drivers/gpu/drm/vc4/vc4_hdmi.c | 1 + drivers/gpu/drm/vkms/vkms_drv.c | 6 +- drivers/gpu/drm/vmwgfx/vmwgfx_drv.c | 12 +- drivers/gpu/drm/vmwgfx/vmwgfx_drv.h | 1 - drivers/hid/Kconfig | 1 + drivers/hid/Makefile | 2 +- drivers/hid/hid-core.c | 6 +- drivers/hid/hid-ids.h | 6 +- drivers/hid/hid-logitech-hidpp.c | 246 +- drivers/hid/hid-sony.c | 20 +- drivers/hid/i2c-hid/Kconfig | 47 +- drivers/hid/i2c-hid/Makefile | 6 +- drivers/hid/i2c-hid/i2c-hid-acpi.c | 143 + drivers/hid/i2c-hid/i2c-hid-core.c | 252 +- drivers/hid/i2c-hid/i2c-hid-of-goodix.c | 116 + drivers/hid/i2c-hid/i2c-hid-of.c | 143 + drivers/hid/i2c-hid/i2c-hid.h | 22 + drivers/i2c/busses/Kconfig | 7 - drivers/i2c/busses/Makefile | 1 - drivers/i2c/busses/i2c-efm32.c | 469 --- drivers/i2c/busses/i2c-octeon-core.c | 2 +- drivers/i2c/busses/i2c-tegra-bpmp.c | 2 +- drivers/i2c/busses/i2c-tegra.c | 22 +- drivers/i2c/i2c-stub.c | 1 - drivers/i2c/muxes/i2c-mux-gpio.c | 112 +- drivers/iio/adc/ti_am335x_adc.c | 6 +- drivers/iio/common/st_sensors/st_sensors_trigger.c | 31 +- drivers/iio/dac/ad5504.c | 4 +- drivers/iio/proximity/sx9310.c | 5 +- drivers/iio/temperature/mlx90632.c | 6 + drivers/infiniband/sw/rxe/rxe_mcast.c | 64 +- drivers/infiniband/sw/rxe/rxe_pool.c | 226 +- drivers/infiniband/sw/rxe/rxe_pool.h | 94 +- drivers/infiniband/sw/rxe/rxe_qp.c | 11 + drivers/infiniband/sw/rxe/rxe_verbs.c | 16 +- drivers/infiniband/ulp/rtrs/rtrs-clt-sysfs.c | 11 +- drivers/infiniband/ulp/rtrs/rtrs-clt.c | 120 +- drivers/infiniband/ulp/rtrs/rtrs-clt.h | 3 +- drivers/infiniband/ulp/rtrs/rtrs-pri.h | 5 +- drivers/infiniband/ulp/rtrs/rtrs-srv-sysfs.c | 5 +- drivers/infiniband/ulp/rtrs/rtrs-srv.c | 20 +- drivers/infiniband/ulp/rtrs/rtrs.c | 32 +- drivers/leds/trigger/Kconfig | 9 + drivers/leds/trigger/Makefile | 1 + drivers/leds/trigger/ledtrig-tty.c | 183 + drivers/mfd/axp20x-i2c.c | 4 +- drivers/mfd/axp20x-rsb.c | 4 +- drivers/mfd/axp20x.c | 4 +- drivers/mmc/core/mmc.c | 2 +- drivers/mmc/core/queue.c | 4 +- drivers/mmc/host/sdhci-pci-gli.c | 10 + drivers/net/bonding/bond_main.c | 2 + drivers/net/can/Makefile | 7 +- drivers/net/can/at91_can.c | 4 +- drivers/net/can/c_can/c_can.c | 4 +- drivers/net/can/cc770/cc770.c | 4 +- drivers/net/can/dev.c | 1338 ------ drivers/net/can/dev/Makefile | 11 + drivers/net/can/dev/bittiming.c | 261 ++ drivers/net/can/dev/dev.c | 467 +++ drivers/net/can/dev/length.c | 90 + drivers/net/can/dev/netlink.c | 379 ++ drivers/net/can/{ => dev}/rx-offload.c | 5 +- drivers/net/can/dev/skb.c | 231 ++ drivers/net/can/flexcan.c | 7 +- drivers/net/can/grcan.c | 4 +- drivers/net/can/ifi_canfd/ifi_canfd.c | 4 +- drivers/net/can/kvaser_pciefd.c | 6 +- drivers/net/can/m_can/m_can.c | 8 +- drivers/net/can/m_can/tcan4x5x.h | 2 +- drivers/net/can/mscan/mscan.c | 4 +- drivers/net/can/pch_can.c | 4 +- drivers/net/can/peak_canfd/peak_canfd.c | 4 +- drivers/net/can/rcar/rcar_can.c | 4 +- drivers/net/can/rcar/rcar_canfd.c | 4 +- drivers/net/can/sja1000/sja1000.c | 4 +- drivers/net/can/softing/softing_main.c | 4 +- drivers/net/can/spi/hi311x.c | 4 +- drivers/net/can/spi/mcp251x.c | 4 +- drivers/net/can/spi/mcp251xfd/mcp251xfd-core.c | 4 +- drivers/net/can/sun4i_can.c | 4 +- drivers/net/can/ti_hecc.c | 4 +- drivers/net/can/usb/ems_usb.c | 4 +- drivers/net/can/usb/esd_usb2.c | 4 +- drivers/net/can/usb/gs_usb.c | 4 +- drivers/net/can/usb/kvaser_usb/kvaser_usb_core.c | 2 +- drivers/net/can/usb/kvaser_usb/kvaser_usb_hydra.c | 2 +- drivers/net/can/usb/kvaser_usb/kvaser_usb_leaf.c | 2 +- drivers/net/can/usb/mcba_usb.c | 4 +- drivers/net/can/usb/peak_usb/pcan_usb_core.c | 4 +- drivers/net/can/usb/ucan.c | 4 +- drivers/net/can/usb/usb_8dev.c | 4 +- drivers/net/can/xilinx_can.c | 6 +- drivers/net/dsa/Kconfig | 2 + drivers/net/dsa/Makefile | 1 + drivers/net/dsa/b53/b53_common.c | 3 +- drivers/net/dsa/dsa_loop.c | 1 - drivers/net/dsa/hirschmann/hellcreek.c | 5 - drivers/net/dsa/lantiq_gswip.c | 3 + drivers/net/dsa/microchip/ksz8795.c | 2 + drivers/net/dsa/microchip/ksz9477.c | 2 + drivers/net/dsa/mt7530.c | 2 - drivers/net/dsa/mv88e6xxx/chip.c | 301 +- drivers/net/dsa/mv88e6xxx/chip.h | 5 + drivers/net/dsa/mv88e6xxx/global1_vtu.c | 4 + drivers/net/dsa/mv88e6xxx/global2.c | 8 +- drivers/net/dsa/mv88e6xxx/global2.h | 17 + drivers/net/dsa/mv88e6xxx/port.c | 21 + drivers/net/dsa/mv88e6xxx/port.h | 5 + drivers/net/dsa/ocelot/felix.c | 206 +- drivers/net/dsa/ocelot/felix.h | 2 - drivers/net/dsa/ocelot/felix_vsc9959.c | 23 +- drivers/net/dsa/ocelot/seville_vsc9953.c | 20 +- drivers/net/dsa/qca/ar9331.c | 2 + drivers/net/dsa/qca8k.c | 1 - drivers/net/dsa/rtl8366rb.c | 2 + drivers/net/dsa/sja1105/sja1105_main.c | 2 - drivers/net/dsa/xrs700x/Kconfig | 26 + drivers/net/dsa/xrs700x/Makefile | 4 + drivers/net/dsa/xrs700x/xrs700x.c | 622 +++ drivers/net/dsa/xrs700x/xrs700x.h | 42 + drivers/net/dsa/xrs700x/xrs700x_i2c.c | 150 + drivers/net/dsa/xrs700x/xrs700x_mdio.c | 163 + drivers/net/dsa/xrs700x/xrs700x_reg.h | 203 + drivers/net/ethernet/chelsio/cxgb4/sge.c | 38 +- .../chelsio/inline_crypto/ch_ipsec/chcr_ipsec.c | 3 - drivers/net/ethernet/freescale/gianfar.c | 1 - drivers/net/ethernet/ibm/ibmvnic.c | 27 +- .../net/ethernet/marvell/octeontx2/af/rvu_cgx.c | 6 + .../ethernet/marvell/prestera/prestera_switchdev.c | 3 +- drivers/net/ethernet/mellanox/mlxsw/pci.c | 56 +- drivers/net/ethernet/micrel/ks8851_common.c | 2 - drivers/net/ethernet/micrel/ks8851_par.c | 2 - drivers/net/ethernet/micrel/ks8851_spi.c | 2 - drivers/net/ethernet/mscc/Makefile | 3 +- drivers/net/ethernet/mscc/ocelot.c | 18 +- drivers/net/ethernet/mscc/ocelot.h | 10 +- drivers/net/ethernet/mscc/ocelot_devlink.c | 885 ++++ drivers/net/ethernet/mscc/ocelot_net.c | 212 +- drivers/net/ethernet/mscc/ocelot_vsc7514.c | 143 +- drivers/net/ethernet/netronome/nfp/bpf/jit.c | 14 +- drivers/net/ethernet/netronome/nfp/bpf/main.h | 4 +- drivers/net/ethernet/netronome/nfp/bpf/verifier.c | 15 +- .../net/ethernet/qlogic/netxen/netxen_nic_ctx.c | 83 +- .../net/ethernet/qlogic/netxen/netxen_nic_init.c | 49 +- .../net/ethernet/qlogic/netxen/netxen_nic_main.c | 22 +- drivers/net/ethernet/smsc/smc91x.c | 2 +- drivers/net/ethernet/ti/am65-cpsw-qos.c | 2 +- drivers/net/ethernet/ti/am65-cpts.c | 2 +- drivers/net/ethernet/toshiba/ps3_gelic_net.c | 8 +- drivers/net/ethernet/toshiba/spider_net.c | 18 +- drivers/net/gtp.c | 527 ++- drivers/net/ipa/gsi.c | 140 +- drivers/net/ipa/ipa_clock.c | 194 +- drivers/net/ipa/ipa_data-sc7180.c | 38 +- drivers/net/ipa/ipa_data-sdm845.c | 38 +- drivers/net/ipa/ipa_data.h | 26 +- drivers/net/ipa/ipa_endpoint.c | 4 +- drivers/net/phy/at803x.c | 73 +- drivers/net/phy/sfp-bus.c | 9 + drivers/net/tap.c | 6 +- drivers/net/veth.c | 18 +- .../net/wireless/mediatek/mt76/mt7615/sdio_txrx.c | 9 +- drivers/net/wireless/mediatek/mt7601u/dma.c | 3 +- drivers/net/xen-netback/xenbus.c | 4 +- drivers/net/xen-netfront.c | 6 +- drivers/nvme/host/core.c | 11 +- drivers/nvme/host/tcp.c | 4 +- drivers/nvme/target/rdma.c | 16 +- drivers/nvmem/Kconfig | 8 + drivers/nvmem/Makefile | 2 + drivers/nvmem/rmem.c | 97 + drivers/of/base.c | 4 +- drivers/of/fdt.c | 12 +- drivers/of/platform.c | 1 + drivers/opp/core.c | 163 +- drivers/opp/of.c | 9 +- drivers/oprofile/buffer_sync.c | 591 --- drivers/oprofile/buffer_sync.h | 22 - drivers/oprofile/cpu_buffer.c | 465 --- drivers/oprofile/cpu_buffer.h | 121 - drivers/oprofile/event_buffer.c | 209 - drivers/oprofile/event_buffer.h | 40 - drivers/oprofile/nmi_timer_int.c | 157 - drivers/oprofile/oprof.c | 286 -- drivers/oprofile/oprof.h | 50 - drivers/oprofile/oprofile_files.c | 201 - drivers/oprofile/oprofile_perf.c | 328 -- drivers/oprofile/oprofile_stats.c | 84 - drivers/oprofile/oprofile_stats.h | 33 - drivers/oprofile/oprofilefs.c | 300 -- drivers/oprofile/timer_int.c | 122 - drivers/pci/controller/dwc/pcie-designware.c | 48 +- drivers/pci/controller/dwc/pcie-designware.h | 1 + drivers/pci/controller/pcie-rcar-host.c | 2 +- drivers/phy/qualcomm/phy-qcom-qmp.c | 83 + drivers/pinctrl/bcm/pinctrl-ns2-mux.c | 2 +- drivers/pinctrl/pinctrl-ingenic.c | 60 +- drivers/pinctrl/qcom/pinctrl-msm.c | 96 +- drivers/pinctrl/qcom/pinctrl-msm.h | 2 + drivers/pinctrl/sprd/pinctrl-sprd.c | 2 +- drivers/pinctrl/sunxi/pinctrl-sun50i-h6-r.c | 2 + drivers/pinctrl/ti/pinctrl-ti-iodelay.c | 5 +- .../surface/aggregator/ssh_request_layer.c | 7 +- drivers/platform/x86/hp-wmi.c | 3 +- drivers/platform/x86/intel-vbtn.c | 6 - drivers/platform/x86/thinkpad_acpi.c | 1 + drivers/power/reset/at91-sama5d2_shdwc.c | 74 +- drivers/power/supply/Kconfig | 1 + drivers/power/supply/ab8500_fg.c | 2 +- drivers/power/supply/bq24190_charger.c | 2 +- drivers/power/supply/bq27xxx_battery.c | 39 +- drivers/power/supply/charger-manager.c | 4 +- drivers/power/supply/cpcap-battery.c | 28 +- drivers/power/supply/cpcap-charger.c | 3 +- drivers/power/supply/ds2780_battery.c | 8 +- drivers/regulator/Kconfig | 4 + drivers/regulator/pf8x00-regulator.c | 203 +- drivers/regulator/qcom-labibb-regulator.c | 28 + drivers/scsi/ibmvscsi/ibmvfc.c | 921 ++++- drivers/scsi/ibmvscsi/ibmvfc.h | 39 + drivers/scsi/lpfc/lpfc_scsi.c | 1 + drivers/scsi/scsi_error.c | 23 +- drivers/scsi/scsi_lib.c | 1 + drivers/scsi/scsi_transport_fc.c | 118 +- drivers/scsi/ufs/ufs-sysfs.c | 106 +- drivers/scsi/ufs/ufshcd.c | 57 +- drivers/scsi/ufs/ufshcd.h | 10 +- drivers/soc/qcom/socinfo.c | 103 +- drivers/soc/samsung/pm_domains.c | 97 +- drivers/spi/Kconfig | 7 - drivers/spi/Makefile | 1 - drivers/spi/spi-cadence.c | 6 +- drivers/spi/spi-efm32.c | 462 --- drivers/target/target_core_user.c | 11 +- drivers/thermal/cpufreq_cooling.c | 69 +- drivers/thunderbolt/domain.c | 32 +- drivers/thunderbolt/switch.c | 34 +- drivers/thunderbolt/tb.c | 20 + drivers/thunderbolt/tb.h | 3 + drivers/tty/hvc/hvcs.c | 3 - drivers/tty/serial/Kconfig | 13 - drivers/tty/serial/Makefile | 1 - drivers/tty/serial/efm32-uart.c | 852 ---- drivers/tty/vcc.c | 10 +- drivers/usb/dwc3/core.h | 1 + drivers/usb/dwc3/dwc3-pci.c | 69 +- drivers/usb/dwc3/dwc3-qcom.c | 59 +- drivers/usb/dwc3/gadget.c | 3 +- drivers/usb/gadget/function/u_ether.c | 33 +- drivers/usb/gadget/function/u_ether.h | 12 + drivers/usb/gadget/function/u_ether_configfs.h | 15 +- drivers/usb/gadget/udc/core.c | 13 +- drivers/usb/gadget/udc/udc-xilinx.c | 2 +- drivers/usb/host/xhci-ring.c | 2 + drivers/usb/host/xhci-tegra.c | 7 + drivers/usb/serial/cp210x.c | 100 +- drivers/usb/serial/f81232.c | 12 +- drivers/usb/serial/f81534.c | 4 +- drivers/usb/serial/io_ti.c | 8 +- drivers/usb/serial/mxuport.c | 7 - drivers/usb/serial/pl2303.c | 8 +- drivers/usb/serial/upd78f0730.c | 5 +- fs/Makefile | 1 - fs/anon_inodes.c | 21 +- fs/binfmt_elf.c | 1 - fs/cifs/cifs_debug.c | 4 +- fs/cifs/connect.c | 4 +- fs/coredump.c | 56 +- fs/dcache.c | 25 + fs/dcookies.c | 356 -- fs/ext4/fast_commit.c | 35 +- fs/ext4/namei.c | 17 +- fs/f2fs/Kconfig | 10 - fs/f2fs/Makefile | 1 - fs/f2fs/checkpoint.c | 3 - fs/f2fs/data.c | 29 - fs/f2fs/f2fs.h | 1 - fs/f2fs/file.c | 2 - fs/f2fs/node.c | 2 - fs/f2fs/segment.c | 3 - fs/f2fs/super.c | 8 - fs/f2fs/trace.c | 165 - fs/f2fs/trace.h | 43 - fs/io_uring.c | 46 +- fs/orangefs/file.c | 5 +- fs/proc/task_mmu.c | 53 +- include/asm-generic/vmlinux.lds.h | 2 +- include/drm/ttm/ttm_resource.h | 4 + include/linux/binfmts.h | 1 + include/linux/buildid.h | 12 + include/linux/can/bittiming.h | 44 + include/linux/can/dev.h | 135 +- include/linux/can/length.h | 174 + include/linux/can/rx-offload.h | 3 +- include/linux/can/skb.h | 80 + include/linux/coredump.h | 11 +- include/linux/dcache.h | 2 + include/linux/dcookies.h | 69 - include/linux/dma-buf.h | 6 + include/linux/filter.h | 25 +- include/linux/kconfig.h | 6 + include/linux/local_lock_internal.h | 5 +- include/linux/lockdep.h | 15 +- include/linux/lockdep_types.h | 18 +- include/linux/mfd/axp20x.h | 2 +- include/linux/oprofile.h | 209 - include/linux/phy.h | 4 + include/linux/platform_data/efm32-spi.h | 15 - include/linux/platform_data/efm32-uart.h | 19 - include/linux/platform_data/i2c-hid.h | 41 - include/linux/pm_opp.h | 33 + include/linux/property.h | 3 + include/linux/sched.h | 5 + include/linux/sony-laptop.h | 2 +- include/linux/sunxi-rsb.h | 2 +- include/linux/vgaarb.h | 6 +- include/net/cfg80211.h | 2 +- include/net/dsa.h | 96 + include/net/xdp.h | 5 + include/scsi/scsi.h | 1 + include/scsi/scsi_host.h | 6 + include/scsi/scsi_transport_fc.h | 4 +- include/soc/mscc/ocelot.h | 55 +- include/soc/mscc/ocelot_qsys.h | 7 +- include/uapi/linux/bpf.h | 10 +- include/uapi/linux/gtp.h | 12 + include/uapi/linux/if_link.h | 1 + include/uapi/linux/if_tunnel.h | 1 + include/uapi/linux/perf_event.h | 42 +- include/uapi/linux/serial_core.h | 3 - init/Kconfig | 2 +- kernel/audit.c | 2 +- kernel/bpf/core.c | 67 +- kernel/bpf/cpumap.c | 46 +- kernel/bpf/disasm.c | 43 +- kernel/bpf/stackmap.c | 143 +- kernel/bpf/verifier.c | 75 +- kernel/cgroup/cgroup-v1.c | 3 + kernel/cgroup/cgroup.c | 55 +- kernel/cgroup/cpuset.c | 6 +- kernel/events/core.c | 32 +- kernel/irq/manage.c | 1 + kernel/locking/lockdep.c | 183 +- kernel/module.c | 164 +- kernel/module_signature.c | 2 +- kernel/module_signing.c | 2 +- kernel/printk/printk.c | 4 +- kernel/printk/printk_ringbuffer.c | 2 +- kernel/sched/core.c | 121 +- kernel/sched/cpufreq_schedutil.c | 108 +- kernel/sched/deadline.c | 2 +- kernel/sched/debug.c | 2 +- kernel/sched/fair.c | 119 +- kernel/sched/rt.c | 2 +- kernel/sched/sched.h | 22 +- kernel/sys.c | 1 - lib/Makefile | 3 +- lib/buildid.c | 149 + lib/iov_iter.c | 2 +- lib/locking-selftest.c | 334 +- lib/test_bpf.c | 14 +- localversion-next | 2 +- mm/vmscan.c | 2 + net/8021q/vlan_dev.c | 9 + net/bridge/br_forward.c | 3 +- net/bridge/br_netlink.c | 12 +- net/bridge/br_vlan.c | 2 +- net/core/flow_dissector.c | 16 + net/core/gen_estimator.c | 11 +- net/core/neighbour.c | 1 - net/core/skbuff.c | 17 +- net/core/xdp.c | 59 + net/dsa/Kconfig | 6 + net/dsa/Makefile | 1 + net/dsa/dsa.c | 12 +- net/dsa/dsa2.c | 254 +- net/dsa/dsa_priv.h | 36 + net/dsa/port.c | 79 + net/dsa/slave.c | 80 +- net/dsa/switch.c | 50 + net/dsa/tag_dsa.c | 17 +- net/dsa/tag_xrs700x.c | 61 + net/ipv4/tcp_cubic.c | 11 +- net/mac80211/debugfs.c | 44 +- net/mac80211/rx.c | 2 + net/mac80211/tx.c | 31 +- net/nfc/netlink.c | 4 +- net/openvswitch/actions.c | 12 +- net/openvswitch/flow_netlink.c | 14 +- net/sched/cls_flower.c | 22 +- net/sched/cls_tcindex.c | 8 +- net/sched/sch_api.c | 3 +- net/sctp/offload.c | 2 +- samples/bpf/bpf_insn.h | 28 +- samples/bpf/cookie_uid_helper_example.c | 8 +- samples/bpf/sock_example.c | 2 +- samples/bpf/test_cgrp2_attach.c | 5 +- samples/kprobes/kprobe_example.c | 8 + scripts/kernel-doc | 62 +- security/lsm_audit.c | 12 +- sound/core/seq/oss/seq_oss_synth.c | 3 +- sound/firewire/dice/Makefile | 3 +- sound/firewire/dice/dice-harman.c | 26 + sound/firewire/dice/dice.c | 12 + sound/firewire/dice/dice.h | 1 + sound/pci/ad1889.c | 3 +- sound/pci/ali5451/ali5451.c | 3 +- sound/pci/als300.c | 3 +- sound/pci/als4000.c | 3 +- sound/pci/au88x0/au88x0.c | 3 +- sound/pci/aw2/aw2-alsa.c | 3 +- sound/pci/azt3328.c | 3 +- sound/pci/ca0106/ca0106_main.c | 3 +- sound/pci/cs5535audio/cs5535audio.c | 3 +- sound/pci/ctxfi/cthw20k1.c | 8 +- sound/pci/ctxfi/cthw20k2.c | 8 +- sound/pci/es1938.c | 3 +- sound/pci/es1968.c | 3 +- sound/pci/hda/hda_intel.c | 11 +- sound/pci/ice1712/ice1712.c | 3 +- sound/pci/maestro3.c | 3 +- sound/pci/sonicvibes.c | 3 +- sound/pci/trident/trident_main.c | 3 +- sound/soc/codecs/max98373-sdw.c | 4 +- sound/soc/codecs/rt1308-sdw.c | 2 +- sound/soc/codecs/rt5682.h | 2 +- sound/soc/codecs/rt700-sdw.c | 2 +- sound/soc/codecs/rt711-sdw.c | 2 +- sound/soc/codecs/rt715-sdw.c | 2 +- sound/soc/codecs/wm_adsp.c | 3 + sound/soc/qcom/lpass-cpu.c | 17 +- sound/soc/sof/sof-pci-dev.c | 6 +- sound/usb/card.c | 11 +- sound/usb/clock.c | 21 +- sound/usb/endpoint.c | 9 + sound/usb/implicit.c | 20 +- sound/usb/mixer.c | 12 +- sound/usb/quirks-table.h | 60 + sound/usb/quirks.c | 28 - sound/x86/intel_hdmi_audio.c | 3 +- tools/bootconfig/scripts/bconf2ftrace.sh | 1 + tools/bootconfig/scripts/ftrace2bconf.sh | 4 + tools/gpio/gpio-event-mon.c | 4 +- tools/gpio/gpio-watch.c | 5 +- tools/include/linux/build_bug.h | 5 - tools/include/linux/filter.h | 24 +- tools/include/uapi/linux/bpf.h | 10 +- tools/include/uapi/linux/if_link.h | 1 + tools/include/uapi/linux/kvm.h | 2 + tools/lib/perf/tests/test-cpumap.c | 2 +- tools/lib/perf/tests/test-evlist.c | 7 +- tools/lib/perf/tests/test-evsel.c | 2 +- tools/lib/perf/tests/test-threadmap.c | 2 +- tools/objtool/elf.c | 7 + tools/perf/examples/bpf/5sec.c | 2 +- tools/perf/tests/shell/stat+shadow_stat.sh | 30 +- tools/perf/util/header.c | 8 + tools/perf/util/machine.c | 4 +- tools/perf/util/session.c | 2 +- tools/perf/util/stat-shadow.c | 366 +- tools/testing/kunit/kunit.py | 34 +- tools/testing/kunit/kunit_config.py | 7 +- tools/testing/kunit/kunit_json.py | 2 +- tools/testing/kunit/kunit_kernel.py | 54 +- tools/testing/kunit/kunit_parser.py | 81 +- tools/testing/selftests/bpf/.gitignore | 1 - tools/testing/selftests/bpf/Makefile | 5 +- tools/testing/selftests/bpf/prog_tests/atomics.c | 246 ++ .../selftests/bpf/prog_tests/cgroup_attach_multi.c | 4 +- .../selftests/bpf/prog_tests/ns_current_pid_tgid.c | 118 +- tools/testing/selftests/bpf/progs/atomics.c | 154 + .../selftests/bpf/progs/test_ns_current_pid_tgid.c | 28 +- tools/testing/selftests/bpf/test_cgroup_storage.c | 2 +- .../selftests/bpf/test_current_pid_tgid_new_ns.c | 160 - tools/testing/selftests/bpf/verifier/atomic_and.c | 77 + .../selftests/bpf/verifier/atomic_cmpxchg.c | 96 + .../selftests/bpf/verifier/atomic_fetch_add.c | 106 + tools/testing/selftests/bpf/verifier/atomic_or.c | 77 + tools/testing/selftests/bpf/verifier/atomic_xchg.c | 46 + tools/testing/selftests/bpf/verifier/atomic_xor.c | 77 + tools/testing/selftests/bpf/verifier/ctx.c | 7 +- .../selftests/bpf/verifier/direct_packet_access.c | 4 +- tools/testing/selftests/bpf/verifier/leak_ptr.c | 10 +- tools/testing/selftests/bpf/verifier/meta_access.c | 4 +- tools/testing/selftests/bpf/verifier/unpriv.c | 3 +- .../selftests/bpf/verifier/value_illegal_alu.c | 2 +- tools/testing/selftests/bpf/verifier/xadd.c | 18 +- tools/testing/selftests/net/fcnal-test.sh | 402 +- tools/testing/selftests/net/nettest.c | 585 ++- usr/include/Makefile | 2 - 1104 files changed, 24878 insertions(+), 27903 deletions(-) create mode 100644 Documentation/ABI/testing/sysfs-class-led-trigger-tty create mode 100644 Documentation/devicetree/bindings/input/goodix,gt7375p.yaml create mode 100644 Documentation/devicetree/bindings/net/dsa/arrow,xrs700x.yaml create mode 100644 Documentation/devicetree/bindings/nvmem/rmem.yaml create mode 100644 Documentation/devicetree/bindings/power/supply/ltc4162-l.yaml delete mode 100644 Documentation/devicetree/bindings/usb/mediatek,mtk-xhci.txt create mode 100644 Documentation/devicetree/bindings/usb/mediatek,mtk-xhci.yaml delete mode 100644 Documentation/devicetree/bindings/usb/mediatek,mtu3.txt create mode 100644 Documentation/devicetree/bindings/usb/mediatek,mtu3.yaml delete mode 100644 Documentation/devicetree/bindings/usb/mediatek,musb.txt create mode 100644 Documentation/devicetree/bindings/usb/mediatek,musb.yaml delete mode 100644 Documentation/devicetree/bindings/usb/usb-device.txt create mode 100644 Documentation/devicetree/bindings/usb/usb-device.yaml create mode 100644 Documentation/scheduler/schedutil.txt delete mode 100644 arch/alpha/oprofile/Makefile delete mode 100644 arch/alpha/oprofile/common.c delete mode 100644 arch/alpha/oprofile/op_impl.h delete mode 100644 arch/alpha/oprofile/op_model_ev4.c delete mode 100644 arch/alpha/oprofile/op_model_ev5.c delete mode 100644 arch/alpha/oprofile/op_model_ev6.c delete mode 100644 arch/alpha/oprofile/op_model_ev67.c delete mode 100644 arch/arc/oprofile/Makefile delete mode 100644 arch/arc/oprofile/common.c delete mode 100644 arch/arm/boot/dts/efm32gg-dk3750.dts delete mode 100644 arch/arm/boot/dts/efm32gg.dtsi create mode 100644 arch/arm/boot/dts/imx6dl-victgo.dts create mode 100644 arch/arm/boot/dts/imx6dl-vicut1.dts create mode 100644 arch/arm/boot/dts/imx6q-vicut1.dts create mode 100644 arch/arm/boot/dts/imx6qdl-vicut1.dtsi create mode 100644 arch/arm/boot/dts/imx6qp-vicutp.dts delete mode 100644 arch/arm/boot/dts/picoxcell-pc3x2.dtsi delete mode 100644 arch/arm/boot/dts/picoxcell-pc3x3.dtsi delete mode 100644 arch/arm/boot/dts/picoxcell-pc7302-pc3x2.dts delete mode 100644 arch/arm/boot/dts/picoxcell-pc7302-pc3x3.dts create mode 100644 arch/arm/boot/dts/ste-db9500.dtsi delete mode 100644 arch/arm/configs/efm32_defconfig delete mode 100644 arch/arm/include/debug/efm32.S delete mode 100644 arch/arm/mach-efm32/Makefile delete mode 100644 arch/arm/mach-efm32/Makefile.boot delete mode 100644 arch/arm/mach-efm32/dtmachine.c delete mode 100644 arch/arm/mach-picoxcell/Kconfig delete mode 100644 arch/arm/mach-picoxcell/Makefile delete mode 100644 arch/arm/mach-picoxcell/common.c delete mode 100644 arch/arm/oprofile/Makefile delete mode 100644 arch/arm/oprofile/common.c create mode 100644 arch/arm64/boot/dts/freescale/fsl-ls1028a-kontron-sl28-var1.dts create mode 100644 arch/arm64/boot/dts/qcom/sdm845-oneplus-common.dtsi create mode 100644 arch/arm64/boot/dts/qcom/sdm845-oneplus-enchilada.dts create mode 100644 arch/arm64/boot/dts/qcom/sdm845-oneplus-fajita.dts create mode 100644 arch/arm64/boot/dts/qcom/sdm850.dtsi create mode 100644 arch/arm64/boot/dts/rockchip/rk3328-rock-pi-e.dts create mode 100644 arch/csky/include/asm/clocksource.h create mode 100644 arch/csky/include/asm/vdso/clocksource.h create mode 100644 arch/csky/include/asm/vdso/gettimeofday.h create mode 100644 arch/csky/include/asm/vdso/processor.h create mode 100644 arch/csky/include/asm/vdso/vsyscall.h create mode 100644 arch/csky/kernel/vdso/vgettimeofday.c delete mode 100644 arch/ia64/include/asm/perfmon.h delete mode 100644 arch/ia64/include/uapi/asm/perfmon.h delete mode 100644 arch/ia64/include/uapi/asm/perfmon_default_smpl.h delete mode 100644 arch/ia64/kernel/perfmon_default_smpl.c delete mode 100644 arch/ia64/kernel/perfmon_generic.h delete mode 100644 arch/ia64/kernel/perfmon_mckinley.h delete mode 100644 arch/ia64/kernel/perfmon_montecito.h delete mode 100644 arch/ia64/oprofile/Makefile delete mode 100644 arch/ia64/oprofile/backtrace.c delete mode 100644 arch/ia64/oprofile/init.c delete mode 100644 arch/microblaze/oprofile/Makefile delete mode 100644 arch/microblaze/oprofile/microblaze_oprofile.c delete mode 100644 arch/mips/oprofile/Makefile delete mode 100644 arch/mips/oprofile/backtrace.c delete mode 100644 arch/mips/oprofile/common.c delete mode 100644 arch/mips/oprofile/op_impl.h delete mode 100644 arch/mips/oprofile/op_model_loongson2.c delete mode 100644 arch/mips/oprofile/op_model_loongson3.c delete mode 100644 arch/mips/oprofile/op_model_mipsxx.c create mode 100644 arch/openrisc/Kbuild delete mode 100644 arch/parisc/oprofile/Makefile delete mode 100644 arch/parisc/oprofile/init.c delete mode 100644 arch/powerpc/include/asm/oprofile_impl.h delete mode 100644 arch/powerpc/oprofile/Makefile delete mode 100644 arch/powerpc/oprofile/backtrace.c delete mode 100644 arch/powerpc/oprofile/cell/pr_util.h delete mode 100644 arch/powerpc/oprofile/cell/spu_profiler.c delete mode 100644 arch/powerpc/oprofile/cell/spu_task_sync.c delete mode 100644 arch/powerpc/oprofile/cell/vma_map.c delete mode 100644 arch/powerpc/oprofile/common.c delete mode 100644 arch/powerpc/oprofile/op_model_7450.c delete mode 100644 arch/powerpc/oprofile/op_model_cell.c delete mode 100644 arch/powerpc/oprofile/op_model_fsl_emb.c delete mode 100644 arch/powerpc/oprofile/op_model_pa6t.c delete mode 100644 arch/powerpc/oprofile/op_model_power4.c delete mode 100644 arch/powerpc/platforms/cell/spu_notify.c delete mode 100644 arch/s390/oprofile/Makefile delete mode 100644 arch/s390/oprofile/init.c delete mode 100644 arch/sh/oprofile/Makefile delete mode 100644 arch/sh/oprofile/backtrace.c delete mode 100644 arch/sh/oprofile/common.c delete mode 100644 arch/sparc/oprofile/Makefile delete mode 100644 arch/sparc/oprofile/init.c delete mode 100644 arch/x86/oprofile/Makefile delete mode 100644 arch/x86/oprofile/backtrace.c delete mode 100644 arch/x86/oprofile/init.c delete mode 100644 arch/x86/oprofile/nmi_int.c delete mode 100644 arch/x86/oprofile/op_counter.h delete mode 100644 arch/x86/oprofile/op_model_amd.c delete mode 100644 arch/x86/oprofile/op_model_p4.c delete mode 100644 arch/x86/oprofile/op_model_ppro.c delete mode 100644 arch/x86/oprofile/op_x86_model.h delete mode 100644 arch/xtensa/oprofile/Makefile delete mode 100644 arch/xtensa/oprofile/backtrace.c delete mode 100644 arch/xtensa/oprofile/init.c delete mode 100644 drivers/gpu/drm/hisilicon/hibmc/hibmc_ttm.c create mode 100644 drivers/gpu/drm/nouveau/dispnv50/wndwc67e.c copy drivers/gpu/drm/nouveau/nvkm/{subdev/i2c/gm200.c => engine/disp/ga102.c} (62%) copy drivers/gpu/drm/nouveau/{dispnv50/curs.c => nvkm/engine/disp/rootga102.c} (56%) copy drivers/gpu/drm/nouveau/nvkm/engine/disp/{sortu102.c => sorga102.c} (78%) copy drivers/gpu/drm/nouveau/nvkm/subdev/devinit/{tu102.c => ga100.c} (70%) copy drivers/gpu/drm/nouveau/nvkm/subdev/{i2c/gm200.c => fb/ga100.c} (71%) copy drivers/gpu/drm/nouveau/nvkm/subdev/{i2c/gm200.c => fb/ga102.c} (71%) copy drivers/gpu/drm/nouveau/nvkm/subdev/{i2c/gm200.c => fb/ramga102.c} (70%) create mode 100644 drivers/gpu/drm/nouveau/nvkm/subdev/gpio/ga102.c copy drivers/gpu/drm/nouveau/nvkm/subdev/i2c/{gm200.c => gk110.c} (75%) create mode 100644 drivers/gpu/drm/nouveau/nvkm/subdev/mc/ga100.c create mode 100644 drivers/hid/i2c-hid/i2c-hid-acpi.c create mode 100644 drivers/hid/i2c-hid/i2c-hid-of-goodix.c create mode 100644 drivers/hid/i2c-hid/i2c-hid-of.c delete mode 100644 drivers/i2c/busses/i2c-efm32.c create mode 100644 drivers/leds/trigger/ledtrig-tty.c delete mode 100644 drivers/net/can/dev.c create mode 100644 drivers/net/can/dev/Makefile create mode 100644 drivers/net/can/dev/bittiming.c create mode 100644 drivers/net/can/dev/dev.c create mode 100644 drivers/net/can/dev/length.c create mode 100644 drivers/net/can/dev/netlink.c rename drivers/net/can/{ => dev}/rx-offload.c (98%) create mode 100644 drivers/net/can/dev/skb.c create mode 100644 drivers/net/dsa/xrs700x/Kconfig create mode 100644 drivers/net/dsa/xrs700x/Makefile create mode 100644 drivers/net/dsa/xrs700x/xrs700x.c create mode 100644 drivers/net/dsa/xrs700x/xrs700x.h create mode 100644 drivers/net/dsa/xrs700x/xrs700x_i2c.c create mode 100644 drivers/net/dsa/xrs700x/xrs700x_mdio.c create mode 100644 drivers/net/dsa/xrs700x/xrs700x_reg.h create mode 100644 drivers/net/ethernet/mscc/ocelot_devlink.c create mode 100644 drivers/nvmem/rmem.c delete mode 100644 drivers/oprofile/buffer_sync.c delete mode 100644 drivers/oprofile/buffer_sync.h delete mode 100644 drivers/oprofile/cpu_buffer.c delete mode 100644 drivers/oprofile/cpu_buffer.h delete mode 100644 drivers/oprofile/event_buffer.c delete mode 100644 drivers/oprofile/event_buffer.h delete mode 100644 drivers/oprofile/nmi_timer_int.c delete mode 100644 drivers/oprofile/oprof.c delete mode 100644 drivers/oprofile/oprof.h delete mode 100644 drivers/oprofile/oprofile_files.c delete mode 100644 drivers/oprofile/oprofile_perf.c delete mode 100644 drivers/oprofile/oprofile_stats.c delete mode 100644 drivers/oprofile/oprofile_stats.h delete mode 100644 drivers/oprofile/oprofilefs.c delete mode 100644 drivers/oprofile/timer_int.c delete mode 100644 drivers/spi/spi-efm32.c delete mode 100644 drivers/tty/serial/efm32-uart.c delete mode 100644 fs/dcookies.c delete mode 100644 fs/f2fs/trace.c delete mode 100644 fs/f2fs/trace.h create mode 100644 include/linux/buildid.h create mode 100644 include/linux/can/bittiming.h create mode 100644 include/linux/can/length.h delete mode 100644 include/linux/dcookies.h delete mode 100644 include/linux/oprofile.h delete mode 100644 include/linux/platform_data/efm32-spi.h delete mode 100644 include/linux/platform_data/efm32-uart.h delete mode 100644 include/linux/platform_data/i2c-hid.h create mode 100644 lib/buildid.c create mode 100644 net/dsa/tag_xrs700x.c create mode 100644 sound/firewire/dice/dice-harman.c create mode 100644 tools/testing/selftests/bpf/prog_tests/atomics.c create mode 100644 tools/testing/selftests/bpf/progs/atomics.c delete mode 100644 tools/testing/selftests/bpf/test_current_pid_tgid_new_ns.c create mode 100644 tools/testing/selftests/bpf/verifier/atomic_and.c create mode 100644 tools/testing/selftests/bpf/verifier/atomic_cmpxchg.c create mode 100644 tools/testing/selftests/bpf/verifier/atomic_fetch_add.c create mode 100644 tools/testing/selftests/bpf/verifier/atomic_or.c create mode 100644 tools/testing/selftests/bpf/verifier/atomic_xchg.c create mode 100644 tools/testing/selftests/bpf/verifier/atomic_xor.c -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 10 months

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_kernel/gnu-master-arm-next-defconfig updated (e2559c3945a -> 9b8741c98f2)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-arm-next-defconfig in repository toolchain/ci/gcc. from e2559c3945a match.pd: Optimize ((cst << x) & 1) [PR96669] adds 7e02426ba0c nios2: Remove custom instruction warnings adds 42f4e239924 nios2: Add -mcustom-fpu-cfg=fph2 adds 5e5d56919dd RTEMS: Add -mcustom-fpu-cfg=fph2 multilib adds a6d22fb21c6 openmp: Add support for the OpenMP 5.0 task detach clause adds a2960a04d51 testsuite: Fix up a testcase to find the right ISO_Fortran_ [...] adds 59cf67d1cf7 Daily bump. adds 3804e937b0e Default to DWARF5 adds 0f4c8f517b7 ipa: Adjust cgraph verifier to materialization on demand (P [...] adds 192105b6a2a Avoid assuming SSA_NAME_IDENTIFIER is nonnull. adds 56b5d13e278 aix: default to DWARF 4. adds b654d23a470 testsuite: Skip DWARF 5 testcases on AIX. adds 4c9bcd5c81a Daily bump. adds 4905f404018 Fix ChangeLog entries. adds 994fb69ac1b testsuite: powerpc fold-vec and sse updates. adds d3b41bde961 libgomp: Don't access gomp_sem_t as int using atomics uncon [...] adds 0f951b3dd34 RTEMS: Fix libgomp build adds 2e43880dbd4 libstd++: : Add workaround for as Error: file number less t [...] adds a81d2f1e414 libstdc++: Fix narrow char test to use stringbuf not wstringbuf adds 104304cd246 testsuite/97299 - fix test condition of gcc.dg/vect/slp-reduc-3.c adds acdc49fabf0 [arm,testsuite]: Fix options for vceqz_p64.c and vceqzq_p64.c adds b8c3f5196e1 libgomp: enable linux-futex on riscv64 adds e393f03b1a7 testsuite/97494 - adjust gcc.dg/vect/slp-11b.c adds ec153f96f89 libstdc++: Only test writing to wostream if supported [PR 98725] adds c7e276b869b analyzer: use "malloc" attribute adds 66cbe54960c Avoid no-stack-protector-attr fails on hppa*-*-*. adds 76c1dd15e4a Skip asm goto tests on hppa*-*-*. adds f56e14101b9 aix: document dwarf 4 default (and TPF default) adds 9675ccd64ef widening_mul: Fix up signed multiplication overflow check h [...] adds 32b6e917ac4 c++: Add CTAD + pack expansion testcase adds a89c5d3539c [PR97847] IRA: Skip abnormal critical edge splitting adds 325e70b47c6 libbacktrace: use correct directory/filename for DWARF 5 adds bfde774667f libbacktrace: don't fail tests if dwz fails adds 9a3ab93ceb2 [committed] Minor fix to pr41445-7 testcase adds ef1f8ee67d4 Daily bump. adds c907e439413 compiler: read embedcfg files, parse go:embed directives adds 9ee33d7c33f RISC-V: The 'multilib-generator' enhancement. new 665e80ca5ec Fix PR ada/98740 new 9b8741c98f2 ipa-sra: Do not remove return values needed because of non-call EH The 2 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: gcc/ChangeLog | 113 +++ gcc/DATESTAMP | 2 +- gcc/ada/gcc-interface/trans.c | 11 +- gcc/analyzer/ChangeLog | 95 +++ gcc/analyzer/analyzer.h | 1 + gcc/analyzer/diagnostic-manager.cc | 15 +- gcc/analyzer/region-model-impl-calls.cc | 9 + gcc/analyzer/region-model.cc | 9 + gcc/analyzer/region-model.h | 1 + gcc/analyzer/sm-malloc.cc | 767 +++++++++++++++++---- gcc/attribs.h | 2 + gcc/builtin-types.def | 8 +- gcc/builtins.c | 10 + gcc/c-family/ChangeLog | 10 + gcc/c-family/c-pragma.h | 3 +- gcc/c-family/c-pretty-print.c | 27 +- gcc/c/ChangeLog | 9 + gcc/c/c-parser.c | 57 +- gcc/c/c-typeck.c | 58 +- gcc/cgraph.c | 4 +- gcc/common.opt | 2 +- gcc/config/nios2/nios2.c | 51 +- gcc/config/nios2/t-rtems | 146 +--- gcc/config/riscv/arch-canonicalize | 14 +- gcc/config/riscv/multilib-generator | 12 +- gcc/config/rs6000/aix71.h | 3 + gcc/config/rs6000/aix72.h | 3 + gcc/cp/ChangeLog | 10 + gcc/cp/parser.c | 53 +- gcc/cp/pt.c | 1 + gcc/cp/semantics.c | 61 +- gcc/doc/extend.texi | 52 ++ gcc/doc/invoke.texi | 50 +- gcc/fortran/ChangeLog | 23 + gcc/fortran/dump-parse-tree.c | 6 + gcc/fortran/frontend-passes.c | 1 + gcc/fortran/gfortran.h | 2 + gcc/fortran/openmp.c | 60 +- gcc/fortran/trans-openmp.c | 16 + gcc/fortran/trans-types.c | 3 + gcc/fortran/types.def | 8 +- gcc/gimplify.c | 14 + gcc/go/gofrontend/MERGE | 2 +- gcc/go/gofrontend/embed.cc | 15 + gcc/go/gofrontend/go.cc | 2 + gcc/go/gofrontend/gogo.cc | 4 +- gcc/go/gofrontend/gogo.h | 16 + gcc/go/gofrontend/lex.cc | 94 +++ gcc/go/gofrontend/lex.h | 20 + gcc/go/gofrontend/parse.cc | 99 ++- gcc/go/gofrontend/parse.h | 15 +- gcc/ipa-sra.c | 20 +- gcc/ira.c | 12 +- gcc/omp-builtins.def | 2 +- gcc/omp-expand.c | 19 +- gcc/omp-low.c | 47 ++ gcc/testsuite/ChangeLog | 110 ++- gcc/testsuite/c-c++-common/gomp/task-detach-1.c | 37 + gcc/testsuite/g++.dg/cpp1z/class-deduction77.C | 6 + gcc/testsuite/g++.dg/debug/dwarf2/inline-ns-2.C | 1 + gcc/testsuite/g++.dg/debug/dwarf2/inline-var-2.C | 1 + gcc/testsuite/g++.dg/debug/dwarf2/inline-var-3.C | 1 + gcc/testsuite/g++.dg/debug/dwarf2/lang-cpp11.C | 1 + gcc/testsuite/g++.dg/debug/dwarf2/lang-cpp14.C | 1 + gcc/testsuite/g++.dg/debug/dwarf2/lang-cpp17.C | 1 + gcc/testsuite/g++.dg/debug/dwarf2/lang-cpp20.C | 1 + gcc/testsuite/g++.dg/gomp/task-detach-1.C | 29 + gcc/testsuite/g++.dg/ipa/pr98690.C | 27 + gcc/testsuite/g++.dg/no-stack-protector-attr-3.C | 2 +- gcc/testsuite/g++.dg/no-stack-protector-attr.C | 2 +- gcc/testsuite/gcc.c-torture/compile/asmgoto-2.c | 1 + gcc/testsuite/gcc.c-torture/compile/asmgoto-5.c | 1 + gcc/testsuite/gcc.c-torture/execute/pr98727.c | 20 + gcc/testsuite/gcc.dg/analyzer/attr-malloc-1.c | 75 ++ gcc/testsuite/gcc.dg/analyzer/attr-malloc-2.c | 24 + gcc/testsuite/gcc.dg/analyzer/attr-malloc-4.c | 21 + gcc/testsuite/gcc.dg/analyzer/attr-malloc-5.c | 12 + gcc/testsuite/gcc.dg/analyzer/attr-malloc-6.c | 228 ++++++ .../analyzer/attr-malloc-CVE-2019-19078-usb-leak.c | 224 ++++++ .../gcc.dg/analyzer/attr-malloc-misuses.c | 18 + gcc/testsuite/gcc.dg/debug/dwarf2/inline6.c | 3 +- gcc/testsuite/gcc.dg/debug/dwarf2/lang-c11.c | 1 + gcc/testsuite/gcc.dg/debug/dwarf2/pr41445-7.c | 5 +- gcc/testsuite/gcc.dg/debug/dwarf2/pr41445-8.c | 1 + gcc/testsuite/gcc.dg/gomp/task-detach-1.c | 20 + gcc/testsuite/gcc.dg/ipa/pr98222.c | 19 + gcc/testsuite/gcc.dg/vect/slp-11b.c | 12 +- gcc/testsuite/gcc.dg/vect/slp-reduc-3.c | 3 +- gcc/testsuite/gcc.target/arm/simd/vceqz_p64.c | 3 +- gcc/testsuite/gcc.target/arm/simd/vceqzq_p64.c | 3 +- .../gcc.target/powerpc/fold-vec-extract-char.p7.c | 2 +- .../powerpc/fold-vec-extract-double.p7.c | 3 +- .../gcc.target/powerpc/fold-vec-extract-float.p7.c | 3 +- .../gcc.target/powerpc/fold-vec-extract-float.p8.c | 2 +- .../gcc.target/powerpc/fold-vec-extract-int.p7.c | 3 +- .../gcc.target/powerpc/fold-vec-extract-int.p8.c | 2 +- .../gcc.target/powerpc/fold-vec-extract-short.p7.c | 3 +- .../gcc.target/powerpc/fold-vec-extract-short.p8.c | 2 +- gcc/testsuite/gcc.target/powerpc/sse-andnps-1.c | 2 +- gcc/testsuite/gcc.target/powerpc/sse-movhps-1.c | 2 +- gcc/testsuite/gcc.target/powerpc/sse-movlps-1.c | 2 +- gcc/testsuite/gcc.target/powerpc/sse2-andnpd-1.c | 2 +- gcc/testsuite/gfortran.dg/gomp/task-detach-1.f90 | 29 + .../iso_fortran_binding_uint8_array_driver.c | 2 +- gcc/tree-core.h | 29 +- gcc/tree-nested.c | 2 + gcc/tree-pretty-print.c | 6 + gcc/tree-ssa-math-opts.c | 1 + gcc/tree.c | 15 +- include/ChangeLog | 4 + include/gomp-constants.h | 1 + libbacktrace/ChangeLog | 15 + libbacktrace/Makefile.am | 10 +- libbacktrace/Makefile.in | 12 +- libbacktrace/configure | 4 +- libbacktrace/dwarf.c | 64 +- libgfortran/ChangeLog | 2 +- libgomp/ChangeLog | 62 ++ libgomp/config/accel/sem.h | 9 + libgomp/config/linux/sem.h | 9 + libgomp/config/posix/sem.c | 20 + libgomp/config/posix/sem.h | 10 + libgomp/config/rtems/sem.h | 5 + libgomp/configure.tgt | 4 + libgomp/fortran.c | 6 + libgomp/libgomp.h | 7 + libgomp/libgomp.map | 2 + libgomp/libgomp_g.h | 2 +- libgomp/omp.h.in | 7 + libgomp/omp_lib.f90.in | 9 + libgomp/omp_lib.h.in | 4 + libgomp/priority_queue.c | 57 ++ libgomp/priority_queue.h | 5 + libgomp/task.c | 132 +++- libgomp/team.c | 4 + .../testsuite/libgomp.c-c++-common/task-detach-1.c | 36 + .../testsuite/libgomp.c-c++-common/task-detach-2.c | 37 + .../testsuite/libgomp.c-c++-common/task-detach-3.c | 33 + .../testsuite/libgomp.c-c++-common/task-detach-4.c | 24 + .../testsuite/libgomp.c-c++-common/task-detach-5.c | 42 ++ .../testsuite/libgomp.c-c++-common/task-detach-6.c | 46 ++ .../testsuite/libgomp.fortran/task-detach-1.f90 | 33 + .../testsuite/libgomp.fortran/task-detach-2.f90 | 34 + .../testsuite/libgomp.fortran/task-detach-3.f90 | 33 + .../testsuite/libgomp.fortran/task-detach-4.f90 | 22 + .../testsuite/libgomp.fortran/task-detach-5.f90 | 39 ++ .../testsuite/libgomp.fortran/task-detach-6.f90 | 44 ++ libstdc++-v3/ChangeLog | 24 + libstdc++-v3/src/c++11/Makefile.am | 4 +- libstdc++-v3/src/c++11/Makefile.in | 4 +- .../testsuite/20_util/unique_ptr/io/lwg2948.cc | 2 + .../27_io/basic_stringstream/cons/char/1.cc | 2 +- 152 files changed, 3627 insertions(+), 493 deletions(-) create mode 100644 gcc/testsuite/c-c++-common/gomp/task-detach-1.c create mode 100644 gcc/testsuite/g++.dg/cpp1z/class-deduction77.C create mode 100644 gcc/testsuite/g++.dg/gomp/task-detach-1.C create mode 100644 gcc/testsuite/g++.dg/ipa/pr98690.C create mode 100644 gcc/testsuite/gcc.c-torture/execute/pr98727.c create mode 100644 gcc/testsuite/gcc.dg/analyzer/attr-malloc-1.c create mode 100644 gcc/testsuite/gcc.dg/analyzer/attr-malloc-2.c create mode 100644 gcc/testsuite/gcc.dg/analyzer/attr-malloc-4.c create mode 100644 gcc/testsuite/gcc.dg/analyzer/attr-malloc-5.c create mode 100644 gcc/testsuite/gcc.dg/analyzer/attr-malloc-6.c create mode 100644 gcc/testsuite/gcc.dg/analyzer/attr-malloc-CVE-2019-19078-usb-leak.c create mode 100644 gcc/testsuite/gcc.dg/analyzer/attr-malloc-misuses.c create mode 100644 gcc/testsuite/gcc.dg/gomp/task-detach-1.c create mode 100644 gcc/testsuite/gcc.dg/ipa/pr98222.c create mode 100644 gcc/testsuite/gfortran.dg/gomp/task-detach-1.f90 create mode 100644 libgomp/testsuite/libgomp.c-c++-common/task-detach-1.c create mode 100644 libgomp/testsuite/libgomp.c-c++-common/task-detach-2.c create mode 100644 libgomp/testsuite/libgomp.c-c++-common/task-detach-3.c create mode 100644 libgomp/testsuite/libgomp.c-c++-common/task-detach-4.c create mode 100644 libgomp/testsuite/libgomp.c-c++-common/task-detach-5.c create mode 100644 libgomp/testsuite/libgomp.c-c++-common/task-detach-6.c create mode 100644 libgomp/testsuite/libgomp.fortran/task-detach-1.f90 create mode 100644 libgomp/testsuite/libgomp.fortran/task-detach-2.f90 create mode 100644 libgomp/testsuite/libgomp.fortran/task-detach-3.f90 create mode 100644 libgomp/testsuite/libgomp.fortran/task-detach-4.f90 create mode 100644 libgomp/testsuite/libgomp.fortran/task-detach-5.f90 create mode 100644 libgomp/testsuite/libgomp.fortran/task-detach-6.f90 -- To stop receiving notification emails like this one, please contact the administrator of this repository.

3 years, 10 months

Jump to page:

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

Tcwg-commits January 2021