Tcwg-commits May 2020

tcwg-commits@lists.linaro.org

6 participants
13142 discussions

[toolchain/ci/binutils-gdb] branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-mainline-defconfig updated (dcb5d41bef -> dbac035ca0)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-mainline-defconfig in repository toolchain/ci/binutils-gdb. from dcb5d41bef Automatic date update in version.in adds 9fcc34577e tc-cr16.c: Use memmove to concatenate 2 overlapping strings adds c6412eeea9 gas: Silence GCC 10 warning on tc-mcore.c adds 40d22035a7 [gdb/testsuite] Add test-case gold-gdb-index.exp adds a05e3e2039 tc-score.c: Replace overlapping sprintf with memmove adds 9e7cb4c359 Extend the error message displayed when a plugin fails to load. adds e67e940f5d gas: Silence GCC 10 warning on tc-crx.c adds 70b1b570bf gas: Silence GCC 10 warning on tc-v850.c adds c4612b92e3 gas: Silence GCC 10 warning tc-vax.c adds 8bbc5da5ee gas: Silence GCC 10 warning on tc-visium.c adds f687f5f563 S/390: z13: Accept vector alignment hints adds e3fed0f2fe tc-xgate.c: Replace R_XGATE_PCREL_X with BFD_RELOC_XGATE_PCREL_X adds 57b179405a ChangeLog entries for f687f5f563 adds 0db49895f3 Use = instead of == for better portability adds 0bc2354b81 Fix bugs in 'val and 'pos with range types adds 53a47a3e49 Handle indexing Ada arrays with enum indices adds e98d2e6da4 Ensure class_tui is listed in the output of "help" giving th [...] adds 3c73074034 gas: Adjust x86 tests for PECOFF adds 368584aa8c ld: Skip some x86 ifunc tests for lynxos and nto adds dbac035ca0 Automatic date update in version.in No new revisions were added by this update. Summary of changes: bfd/ChangeLog | 5 ++ bfd/plugin.c | 3 +- bfd/version.h | 2 +- gas/ChangeLog | 64 ++++++++++++++++++++++ gas/config/tc-cr16.c | 5 +- gas/config/tc-crx.c | 6 +- gas/config/tc-mcore.c | 2 +- gas/config/tc-score.c | 20 ++++--- gas/config/tc-v850.c | 4 +- gas/config/tc-vax.c | 4 +- gas/config/tc-visium.c | 2 +- gas/config/tc-xgate.c | 8 +-- gas/testsuite/gas/i386/align-branch-9.d | 2 +- gas/testsuite/gas/i386/inval-avx512f.l | 3 + gas/testsuite/gas/i386/inval-avx512f.s | 1 + gas/testsuite/gas/s390/zarch-z13.d | 12 ++-- gas/testsuite/gas/s390/zarch-z13.s | 12 ++-- gdb/ChangeLog | 31 +++++++++++ gdb/ada-lang.c | 37 ++++++++----- gdb/ada-valprint.c | 40 +++----------- gdb/cli/cli-cmds.c | 6 ++ gdb/command.h | 2 +- gdb/gdbtypes.c | 9 +++ gdb/language.c | 5 +- gdb/language.h | 10 ++-- gdb/testsuite/ChangeLog | 24 ++++++++ gdb/testsuite/Makefile.in | 4 +- gdb/testsuite/gdb.ada/arr_acc_idx_w_gap.exp | 7 +++ .../gdb.ada/arr_acc_idx_w_gap/enum_with_gap.ads | 6 +- .../arr_acc_idx_w_gap/enum_with_gap_main.adb | 1 + ...cals-unused-static-var.c => gold-gdb-index-2.c} | 9 ++- .../gold-gdb-index.c} | 8 ++- .../gdb.base/{with-mf.exp => gold-gdb-index.exp} | 34 ++++++++---- ...locals-unused-static-var.c => gold-gdb-index.h} | 11 ++-- gdb/valprint.c | 43 ++++----------- ld/ChangeLog | 6 ++ ld/testsuite/ld-ifunc/ifunc-23a-x86.d | 1 + ld/testsuite/ld-ifunc/ifunc-24a-x86.d | 1 + ld/testsuite/ld-ifunc/ifunc-25a-x86.d | 1 + opcodes/ChangeLog | 6 ++ opcodes/s390-opc.txt | 19 +++---- 41 files changed, 321 insertions(+), 155 deletions(-) copy gdb/testsuite/gdb.base/{info-locals-unused-static-var.c => gold-gdb-index-2.c} (91%) copy gdb/testsuite/{gdb.multi/stop-all-on-exit.c => gdb.base/gold-gdb-index.c} (91%) copy gdb/testsuite/gdb.base/{with-mf.exp => gold-gdb-index.exp} (54%) copy gdb/testsuite/gdb.base/{info-locals-unused-static-var.c => gold-gdb-index.h} (91%) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 11 months

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_bmk_tk1/llvm-release-arm-spec2k6-O2_LTO updated (eaae6dfc545 -> f79cd71e145)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk_tk1/llvm-release-arm-spec2k6-O2_LTO in repository toolchain/ci/llvm-project. from eaae6dfc545 [CodeGen] fix inline builtin-related breakage from D78162 adds aba4e3fa3bd [lldb] [PECOFF] Only use PECallFrameInfo on the one support [...] adds 964da818556 PR45350: Handle unsized array CXXConstructExprs in constant [...] adds bf1f5caf202 CET for Exception Handle adds 4a89d0de5e9 Enable IBT(Indirect Branch Tracking) in JIT with CET(Contro [...] adds bace7beb530 Backport 4878aa36d4a [ValueLattice] Add new state for undef [...] adds d9160ff3e92 [globalopt] Don't emit DWARF fragments for members of a str [...] adds 4b2f37b2202 [clang] fix undefined behaviour in RawComment::getFormattedText() adds 17d0ddd522b [WebAssembly] Add section names for some DWARF5 sections adds 3de89abf189 [PowerPC] Do not attempt to reuse load for 64-bit FP_TO_UIN [...] adds f3164f75270 [ARM] Only produce qadd8b under hasV6Ops adds f79cd71e145 [arm] Add big-endian version of pcrel fixups for adr instructions No new revisions were added by this update. Summary of changes: clang/lib/AST/ExprConstant.cpp | 23 +- clang/lib/AST/RawCommentList.cpp | 2 +- clang/test/SemaCXX/constant-expression-cxx2a.cpp | 20 ++ .../Plugins/ObjectFile/PECOFF/ObjectFilePECOFF.cpp | 3 + llvm/include/llvm/Analysis/ValueLattice.h | 162 +++++---- llvm/lib/Analysis/LazyValueInfo.cpp | 12 +- llvm/lib/Analysis/ValueLattice.cpp | 6 +- llvm/lib/MC/MCObjectFileInfo.cpp | 12 +- llvm/lib/Target/ARM/ARMISelLowering.cpp | 2 +- llvm/lib/Target/ARM/MCTargetDesc/ARMAsmBackend.cpp | 20 +- llvm/lib/Target/PowerPC/PPCISelLowering.cpp | 5 +- llvm/lib/Target/X86/X86IndirectBranchTracking.cpp | 34 +- llvm/lib/Target/X86/X86TargetMachine.cpp | 2 +- llvm/lib/Target/X86/X86TargetMachine.h | 4 + llvm/lib/Transforms/IPO/GlobalOpt.cpp | 16 +- llvm/test/CodeGen/ARM/sadd_sat.ll | 1 + llvm/test/CodeGen/PowerPC/pr43976.ll | 59 +++ .../X86/indirect-branch-tracking-cm-lager.ll | 36 ++ .../CodeGen/X86/indirect-branch-tracking-eh.ll | 31 ++ .../Generic/global-sra-struct-zero-length.ll | 69 ++++ llvm/test/MC/ARM/pcrel-global.s | 2 + .../merge-range-and-undef.ll | 299 ++++++++++++++++ llvm/test/Transforms/JumpThreading/ne-undef.ll | 61 ++++ llvm/test/Transforms/SCCP/float-phis.ll | 26 ++ llvm/test/Transforms/SCCP/int-phis.ll | 61 ++++ llvm/test/Transforms/SCCP/range-and-ip.ll | 47 +++ llvm/test/Transforms/SCCP/range-and.ll | 395 +++++++++++++++++++++ llvm/unittests/Analysis/ValueLatticeTest.cpp | 17 + 28 files changed, 1326 insertions(+), 101 deletions(-) create mode 100644 llvm/test/CodeGen/PowerPC/pr43976.ll create mode 100644 llvm/test/CodeGen/X86/indirect-branch-tracking-cm-lager.ll create mode 100644 llvm/test/CodeGen/X86/indirect-branch-tracking-eh.ll create mode 100644 llvm/test/DebugInfo/Generic/global-sra-struct-zero-length.ll create mode 100644 llvm/test/Transforms/CorrelatedValuePropagation/merge-range-and [...] create mode 100644 llvm/test/Transforms/JumpThreading/ne-undef.ll create mode 100644 llvm/test/Transforms/SCCP/float-phis.ll create mode 100644 llvm/test/Transforms/SCCP/int-phis.ll create mode 100644 llvm/test/Transforms/SCCP/range-and-ip.ll create mode 100644 llvm/test/Transforms/SCCP/range-and.ll -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 11 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-mainline-defconfig updated (b261f43fe -> d38430e29)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-mainline-defconfig in repository toolchain/ci/base-artifacts. discards b261f43fe 0: update: binutils-gcc-linux: boot new d38430e29 0: update: binutils-gcc-linux: boot This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (b261f43fe) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/gnu-master-aarch6 [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 91 +- 02-prepare_abe/console.log | 436 +- 03-build_abe-binutils/console.log | 11738 ++++++------ 04-build_abe-stage1/console.log | 15810 ++++++++-------- 05-build_linux/console.log | 696 +- 06-boot_linux/console.log | 476 +- 07-check_regression/console.log | 28 +- 07-check_regression/results.regressions | 2 +- 08-update_baseline/console.log | 34 +- 08-update_baseline/results.regressions | 2 +- console.log | 29309 +++++++++++++++--------------- jenkins/manifest.sh | 18 +- 12 files changed, 29383 insertions(+), 29257 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 11 months

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_bmk_tk1/llvm-release-arm-spec2k6-O2_LTO updated (466ad887c9e -> cd8cc299de6)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk_tk1/llvm-release-arm-spec2k6-O2_LTO in repository toolchain/ci/gcc. from 466ad887c9e Add missing unit dependence vector in data dependence analysis adds f1d34396c26 Add early return for invalid STATUS for close. adds abbdc12d020 Daily bump. adds 104c812b36a Daily bump. adds 81e65b210d3 x86: Handle -mavx512vpopcntdq for -march=native adds 1b91e2f53b6 Daily bump. adds 91664c43c0a c++: generic lambda and -fsanitize=vla-bound [PR93822] adds f76202e096f c++: -fmerge-all-constants vs. destructors [PR91529] adds e153e0ef3a3 c++: Local class DMI using local static [PR90479] adds 0296697cf98 c++: constexpr and lambda capture [PR90212] adds b31e1415414 Daily bump. adds cd8cc299de6 [rs6000] fix mffsl emulation No new revisions were added by this update. Summary of changes: gcc/ChangeLog | 6 ++++++ gcc/DATESTAMP | 2 +- gcc/config/i386/driver-i386.c | 8 ++++--- gcc/config/rs6000/rs6000.md | 25 +++++++++++----------- gcc/cp/ChangeLog | 23 ++++++++++++++++++++ gcc/cp/constexpr.c | 8 ++++++- gcc/cp/decl.c | 5 ++++- gcc/cp/init.c | 8 ++++--- gcc/cp/pt.c | 9 ++++++++ .../g++.dg/cpp0x/lambda/lambda-constexpr2.C | 13 +++++++++++ gcc/testsuite/g++.dg/cpp0x/nsdmi-template20.C | 13 +++++++++++ gcc/testsuite/g++.dg/init/const14.C | 14 ++++++++++++ gcc/testsuite/gcc.target/powerpc/test_mffsl.c | 12 +++++++---- libgfortran/ChangeLog | 6 ++++++ libgfortran/io/close.c | 8 ++++++- libgomp/ChangeLog | 5 +++++ .../testsuite/libgomp.fortran/close_errors_1.f90 | 19 ++++++++++++++++ 17 files changed, 158 insertions(+), 26 deletions(-) create mode 100644 gcc/testsuite/g++.dg/cpp0x/lambda/lambda-constexpr2.C create mode 100644 gcc/testsuite/g++.dg/cpp0x/nsdmi-template20.C create mode 100644 gcc/testsuite/g++.dg/init/const14.C create mode 100644 libgomp/testsuite/libgomp.fortran/close_errors_1.f90 -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 11 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_bmk_tk1/llvm-release-arm-spec2k6-O2_LTO updated (dedec8192 -> f25dfb8d7)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk_tk1/llvm-release-arm-spec2k6-O2_LTO in repository toolchain/ci/base-artifacts. discards dedec8192 1: reset: : 0 discards 366c8eaa4 0: update: binutils-gcc-glibc: 1 new f25dfb8d7 0: update: binutils-gcc-glibc-llvm: 1 This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (dedec8192) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_bmk_tk1/llvm-release-arm [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 174 +- 02-prepare_abe/console.log | 414 +- 03-build_abe-binutils/console.log | 11123 +- 04-build_abe-stage1/console.log | 18104 ++-- 05-build_abe-linux/console.log | 88 +- 06-build_abe-glibc/console.log | 38866 +++---- 07-build_abe-stage2/console.log | 44427 ++++---- 08-build_llvm-true/console.log | 12510 +-- 10-benchmark--O2_LTO_marm/benchmark-start.log | 2 +- 10-benchmark--O2_LTO_marm/benchmark.log | 34 +- 10-benchmark--O2_LTO_marm/console.log | 124 +- 11-check_regression/console.log | 115 +- 11-check_regression/results.regressions | 4 - 11-check_regression/trigger-build- | 4 - 12-update_baseline/console.log | 459 +- 12-update_baseline/extra-bisect-params | 1 + 12-update_baseline/results-0.csv | 62 + 12-update_baseline/results-1.csv | 61 + 12-update_baseline/results-brief.csv | 20 + 12-update_baseline/results-compare.csv | 25 + 12-update_baseline/results-full.csv | 61 + 12-update_baseline/results.csv | 25 + 12-update_baseline/results.log | 4192 + 12-update_baseline/results.regressions | 4 - console.log | 126434 ++++++++++++----------- jenkins/manifest.sh | 24 +- reset-baseline | 0 results | 6 +- results_id | 1 + 29 files changed, 132671 insertions(+), 124693 deletions(-) delete mode 100644 11-check_regression/results.regressions delete mode 100644 11-check_regression/trigger-build- create mode 100644 12-update_baseline/extra-bisect-params create mode 100644 12-update_baseline/results-0.csv create mode 100644 12-update_baseline/results-1.csv create mode 100644 12-update_baseline/results-brief.csv create mode 100644 12-update_baseline/results-compare.csv create mode 100644 12-update_baseline/results-full.csv create mode 100644 12-update_baseline/results.csv create mode 100644 12-update_baseline/results.log delete mode 100644 12-update_baseline/results.regressions delete mode 100644 reset-baseline create mode 100644 results_id -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 11 months

[toolchain/ci/gcc] branch linaro-local/ci/tcwg_kernel/gnu-release-aarch64-stable-allmodconfig updated (b31e1415414 -> cd8cc299de6)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-aarch64-stable-allmodconfig in repository toolchain/ci/gcc. from b31e1415414 Daily bump. adds cd8cc299de6 [rs6000] fix mffsl emulation No new revisions were added by this update. Summary of changes: gcc/config/rs6000/rs6000.md | 25 +++++++++++++------------ gcc/testsuite/gcc.target/powerpc/test_mffsl.c | 12 ++++++++---- 2 files changed, 21 insertions(+), 16 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 11 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/gnu-release-aarch64-stable-allmodconfig updated (a5bfbc8f7 -> 1d5a2edd1)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-release-aarch64-stable-allmodconfig in repository toolchain/ci/base-artifacts. discards a5bfbc8f7 0: update: binutils-gcc-linux: all new 1d5a2edd1 0: update: binutils-gcc-linux: all This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (a5bfbc8f7) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/gnu-release-aarch [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 229 +- 02-prepare_abe/console.log | 430 +- 03-build_abe-binutils/console.log | 10417 ++++++------ 04-build_abe-stage1/console.log | 13835 ++++++++-------- 05-build_linux/console.log | 826 +- 06-boot_linux/console.log | 2 +- 07-check_regression/console.log | 12 +- 07-check_regression/results.regressions | 2 +- 08-update_baseline/console.log | 18 +- 08-update_baseline/results.regressions | 2 +- console.log | 25775 +++++++++++++++--------------- jenkins/manifest.sh | 10 +- 12 files changed, 25844 insertions(+), 25714 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 11 months

[toolchain/ci/linux] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-defconfig updated (9cb1fd0efd19 -> 444fc5cde643)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-defconfig in repository toolchain/ci/linux. from 9cb1fd0efd19 Linux 5.7-rc7 adds 2c962369d72f ARM: 8970/1: decompressor: increase tag size adds 1f13aa4d5194 ARM: 8973/1: Add missing newline terminator to kernel message adds 747ffc2fcf96 ARM: uaccess: consolidate uaccess asm to asm/uaccess-asm.h adds 8ede890b0bce ARM: uaccess: integrate uaccess_save and uaccess_restore adds 71f8af111010 ARM: uaccess: fix DACR mismatch with nested exceptions adds 513149cba8f2 Merge branch 'uaccess' into fixes adds 3866f217aaa8 ARM: 8977/1: ptrace: Fix mask for thumb breakpoint hook adds 444fc5cde643 Merge tag 'for-linus' of git://git.armlinux.org.uk/~rmk/linux-arm No new revisions were added by this update. Summary of changes: arch/arm/boot/compressed/vmlinux.lds.S | 2 +- arch/arm/include/asm/assembler.h | 75 +-------------------- arch/arm/include/asm/uaccess-asm.h | 117 +++++++++++++++++++++++++++++++++ arch/arm/kernel/atags_proc.c | 2 +- arch/arm/kernel/entry-armv.S | 11 +--- arch/arm/kernel/entry-header.S | 9 +-- arch/arm/kernel/ptrace.c | 4 +- 7 files changed, 127 insertions(+), 93 deletions(-) create mode 100644 arch/arm/include/asm/uaccess-asm.h -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 11 months

[toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-defconfig updated (793cc518b94 -> 23a2f452146)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-defconfig in repository toolchain/ci/llvm-project. from 793cc518b94 [PowerPC] Prevent legalization loop from promoting SELECT_C [...] adds 9d55e4ee136 Make explicit -fno-semantic-interposition (in -fpic mode) i [...] adds d8e0ad9620c [clang][test] fix tests for external assemblers adds eeedbd03361 [clangd] Make use of SourceOrder to find first initializer [...] adds 34e39eb2adc [clangd] Change PreambleOnlyAction with content truncation adds e6e89875b04 [NFC][PowerPC] Add a new case to test two-address verification adds 61f72dd8ace [FPEnv] Small fixes to implementation of flt.rounds adds 872c5fb1432 [AsmPrinter] Don't generate .Lfoo$local for -fno-PIC and -fPIE adds c34936dae73 [lldb] s/dyn_cast/isa adds 1f72d5880e3 [CostModel] Check for free intrinsics in BasicTTI adds 80cc43b420a [AArch64] Set i32 ISD::MULHU/S to Expand instead of Legal. adds 1abb883a048 [clangd] Don't traverse the AST within uninteresting files [...] adds 64cfb8a864c [NFC][ARM] Add intrinsic code size runs adds 871556a4945 [CostModel] Unify Intrinsic Costs. adds 98cad555e29 [Clang][AArch64] Capturing proper pointer alignment for Neo [...] adds 2569787e445 [DebugInfo] - Fix multiple issues in DWARFDebugFrame::parse(). adds 92f3828dc56 [AMDGPU] Fix wait counts in the presence of 16bit subregisters adds 48cdbd081c9 [NFC][ARM] Add code size analysis tests adds 3d4c873a14f [yaml2obj] - Map section names to chunks for each ELFYAML:: [...] adds 590f3a72c24 [ObjectYAML][DWARF] Use .empty() to indicate if the DWARF s [...] adds 2c04b8aacd0 [ObjectYAML][DWARF] Make variable names consistent. adds c5bbc8dd6d6 [NFC][ARM] Fix for previous commit adds 2e365ca2f7c [DebugInfo/llvm-objdump] - Print "ZERO terminator" for term [...] adds 8b4639d0a0e [X86][AVX] Add some initial movmsk combine tests adds 6f802ec4333 [X86] Fix fshr comment copy+paste typo. NFC. adds 09f7dcb64e1 [AMDGPU/MemOpsCluster] Code clean-up around mem ops cluster [...] adds 5229dd1366a [build] Add LLVM_LOCAL_RPATH which can set an rpath on just [...] adds 3785eb83af4 Add support for binary operators in Syntax Trees adds 8aaabadeced [CostModel] Unify getCastInstrCost adds 6f5431846bb [analyzer][RetainCount] Remove the CheckOSObject option adds bd9dce8f9ac [CostModel] getUserCost for intrinsic throughput adds 4b7812116d5 MachineInstr.h - remove unnecessary MachineMemOperand forwa [...] adds 0d52a7d038e [libc][NFC] Simplify memcpy implementation adds c1c9eb0ab7d [Transforms] Check validity of profile reader before invoking it adds f368040c14f [DAGCombiner] try to move splat after binop with splat constant adds 4d20e31f736 [FPEnv] Intrinsic llvm.roundeven adds 6c906f7785d [Sema] Diagnose more cases of static data members in local [...] adds 049c16ba93f [ARM] MVE VMINV/VMAXV test additions. NFC adds ff2743bf047 [libTooling] In Transformer, allow atomic changes to span m [...] adds a3b5ccddcc3 Update DialectConversion.md adds 9578a54f500 [mlir][Vector] Add vector contraction to outerproduct lowering adds 792575ff323 [NFC][ARM][AArch64] More code size tests adds 222e0e58a87 [MLIR] Helper class referencing MemRefType to unify runner [...] adds 2dd7714b8d2 AMDGPU/GlobalISel: Don't select boolean phi by default adds 099a875f28d [PowerPC] Unaligned FP default should apply to scalars only adds e72cba97573 Use configure depends to trigger reconfiguration when LLVMB [...] adds 8bc03d21682 GlobalISel: Merge G_PTR_MASK with llvm.ptrmask intrinsic adds b59b3640bcb Debug Info: Mark os_log helper functions as artificial adds 6b7d51ad4a1 Add missing forward decl to unbreak the modular build adds 50d4b22ca0d AMDGPU/GlobalISel: Fix assert on 16-bit G_EXTRACT results adds 5bd97eb28af Fix MemoryLocation.h use without Instructions.h adds d6c87362873 [PowerPC][AIX] Spill CSRs to the ABI specified stack offsets. adds bae7cf67462 [ELF][PPC64] Synthesize _savegpr[01]_{14..31} and _restgpr[ [...] adds d4086213c6d [dsymutil] Escape CFBundleIdentifier in plist. adds fb38b98338c [AMDGPU] NFC target dependent requiresUniformRegister refac [...] adds 9786e7552d5 Revert "[AMDGPU] NFC target dependent requiresUniformRegist [...] adds a0ce2338a08 [InstCombine] reassociate fsub+fadd with FMF to increase ad [...] adds 106ec64fbc7 [PGO] Add memcmp/bcmp size value profiling. adds 3e62289f42d [PowerPC][NFC] Add colon to TODO's and fix indentation. adds 2c7d63257d8 [MSSA][Doc] Clobbers, more info on Defs / Def chain adds 8f1156a7d00 [clang-format] Fix an ObjC regression introduced with new [ [...] adds d70ec366c91 [Analyzer][NFC] Remove the SubEngine interface adds 10f0b18ed95 [gn build] Port d70ec366c91 adds d1f0a76b219 [YAMLTraits] Remove char trait and serialize as uint8_t in lldb. adds b8a3c618d6c [ELF] Allow misaligned SHT_GNU_verneed adds 50db8402fc6 ResourcePriorityQueue.h - reduce unnecessary includes to fo [...] adds 0165cf70115 ObjCARCAnalysisUtils.h - remove unused includes. NFC. adds 8d31dd23ec2 [lldb/Reproducers] Skip remaining failing test in python_ap [...] adds a94e08d2e84 [StaticAnalyzer] Fix non-virtual destructor warning adds 2e824925402 [fuzzer][afl] Fix build with GCC adds 6e9223a2c65 [PowerPC][NFC] Update test to prevent DCE from causing failures adds 12dbdc2a6b6 [Analyzer] Fix buildbot failure of commit rGd70ec366c91b adds 7eb666b1556 [PowerPC] Add support for -mcpu=pwr10 in both clang and llvm adds 0788392637f [InstCombine] add tests for reassociative sub/add expressions; NFC adds f5cfcc4b063 [LoopVectorize] regenerate full test checks; NFC adds 1a2bffaf8b4 [InstCombine] reassociate sub+add to increase adds and throughput adds 713538b629e Be more specific about auto * vs auto for po alias. adds fca76b79456 Roll variables into an LLVM_DEBUG block to address -Wunused [...] adds ae903f0313e [lldb/Test] Reinstate FoundationSymtabTestCase adds ef94f60ff79 [MSSA][Doc] Fix typo adds c4dbe59ae82 [flang] Fixes for problems with declaring procedure entities adds e09064e97f2 AMDGPU: Update store node checks for atomics adds e99d50d8440 [Support] Remove stale comment adds ba10daa820f [mlir][Vector] Add more vector.contract -> outerproduct low [...] adds 42725aeed8c Process gep (select ptr1, ptr2) in SROA adds bd7ff5d94f0 [DebugInfo] Correct debuginfo for post-ra hoist and sink in [...] adds e1d2cecec51 [lldb/Test] Cleanup TestSymbolTable.py (NFC) adds e9003207591 [mlir] Hotfix - Drop spurious constexpr that breaks build adds c990bdf7f87 [mlir] Hotfix - Add inline to avoid multiple symbols on tri [...] adds bb10fa3a53f AMDGPU: Fix wrong null value for private address space adds 14de6e29b13 [Clang][Driver] Add Bounds and Thread to SupportsCoverage list adds 09de6e0fbd0 Let @skipUnlessAddressSanitizer imply @skipIfAsan adds 01fee8aa24a [MLICM] Remove unneeded option so the test doesn't fail. adds 5cf90d6cf1b [LoopUnroll] Simplify latch/header block handling (NFC). adds 512e806a33e [AMDGPU] Bail alloca vectorization if GEP not found adds ecb66f50eeb [NFC, StackSafety] Move FunctionInfo into :: namespace adds 9abb0e8d5be [NFC, StackSafety] Remove unnecessary data adds 6e39379bbbe [DwarfExpression] Support entry values for indirect parameters adds 6a74ad6baad [sancov] Accommodate sancov and coverage report server for [...] adds 1e06b169be3 [clang][docs] Document additional bits of libc that -ffrees [...] adds 9eacda51fa2 [debuginfo] Fix broken tests from MachineLICM salvaging fix adds 5192783bb29 [analyzer][RetainCount] Tie diagnostics to osx.cocoa.Retain [...] adds efd1a8e66ea [analyzer][MallocChecker] Make NewDeleteLeaks depend on Dyn [...] adds a924dac44f3 [NFC] Fix formatting for the 'aix-ld.c' test case. adds 9a0b0855a96 Modify verifier checks to support musttail + preallocated adds 842a8cc10c4 [llvm-objcopy][MachO] Add support for removing Swift symbols adds cf42b704391 [mlir][shape] Add `shape.get_extent`. adds e724db03752 [lldb/Test] Modify TestSymbolTable.py for reproducers adds 1079978b3c5 [lldb][Core] Remove dead codepath in Mangled adds b90eb0f23b5 Autogen a couple of test files to make a future diff easier [...] adds bed6624ac43 Split a test file so that most of it can be autogened adds 40c4ecabc23 [lldb/Docs] Add the application speicfic lldbinit to the man page adds 323d8504274 Add self as code owner for SCEV and IndVars adds ae597a771ed [AArch64][GlobalISel] Do not modify predicate when optimizi [...] adds f20ace6f333 [NFC, StackSafety] Better names for internal stuff adds 5afef79ff46 [NFC, StackSafety] Remove duplicate code adds 4320d4aa1c1 [NFC, StackSafety] Add some missing includes adds b5ae70046b0 [StackSafety] Simplify SCEVRewriteVisitor adds ef3e8312266 GlobalISel: Basic legalization for G_PTRMASK adds 8e3307f5519 GlobalISel: Add a clarification to G_STORE documentation adds 97a133f1572 Temporarily Revert "[Clang][AArch64] Capturing proper point [...] new 23a2f452146 [NFC][PowerPC] Modify the test case two-address-crash.mir The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: clang-tools-extra/clangd/Preamble.cpp | 29 +- clang-tools-extra/clangd/index/IndexAction.cpp | 25 +- .../clangd/refactor/tweaks/DefineOutline.cpp | 10 +- .../clangd/unittests/IndexActionTests.cpp | 37 +- .../clangd/unittests/PreambleTests.cpp | 5 + clang-tools-extra/clangd/unittests/TweakTests.cpp | 46 +- clang/docs/CommandGuide/clang.rst | 4 +- clang/include/clang/Basic/Builtins.def | 4 +- clang/include/clang/Basic/LangOptions.def | 1 + clang/include/clang/Driver/Options.td | 2 +- clang/include/clang/Index/IndexingAction.h | 17 +- clang/include/clang/Index/IndexingOptions.h | 7 + .../clang/StaticAnalyzer/Checkers/Checkers.td | 13 +- .../Core/PathSensitive/ConstraintManager.h | 7 +- .../StaticAnalyzer/Core/PathSensitive/CoreEngine.h | 6 +- .../StaticAnalyzer/Core/PathSensitive/ExprEngine.h | 95 +- .../Core/PathSensitive/ProgramState.h | 10 +- .../Core/PathSensitive/RangedConstraintManager.h | 4 +- .../Core/PathSensitive/SMTConstraintManager.h | 5 +- .../Core/PathSensitive/SimpleConstraintManager.h | 6 +- .../StaticAnalyzer/Core/PathSensitive/SubEngine.h | 178 - clang/include/clang/Tooling/Syntax/Nodes.h | 22 + clang/lib/Basic/Targets/PPC.cpp | 41 +- clang/lib/Basic/Targets/PPC.h | 43 +- clang/lib/CodeGen/CGBuiltin.cpp | 2 + clang/lib/CodeGen/CodeGenModule.cpp | 3 + clang/lib/Driver/SanitizerArgs.cpp | 5 +- clang/lib/Driver/ToolChains/Arch/PPC.cpp | 20 +- clang/lib/Driver/ToolChains/Clang.cpp | 10 +- clang/lib/Format/UnwrappedLineParser.cpp | 49 +- clang/lib/Format/UnwrappedLineParser.h | 1 + clang/lib/Frontend/CompilerInvocation.cpp | 3 + clang/lib/Index/IndexDecl.cpp | 3 + clang/lib/Index/IndexingAction.cpp | 15 + clang/lib/Sema/SemaDecl.cpp | 30 +- .../lib/StaticAnalyzer/Checkers/MallocChecker.cpp | 153 +- .../RetainCountChecker/RetainCountChecker.cpp | 95 +- .../RetainCountChecker/RetainCountChecker.h | 32 +- .../RetainCountChecker/RetainCountDiagnostics.cpp | 19 +- .../RetainCountChecker/RetainCountDiagnostics.h | 17 +- .../StaticAnalyzer/Core/BugReporterVisitors.cpp | 1 - clang/lib/StaticAnalyzer/Core/CMakeLists.txt | 1 - clang/lib/StaticAnalyzer/Core/CallEvent.cpp | 2 +- clang/lib/StaticAnalyzer/Core/CoreEngine.cpp | 41 +- clang/lib/StaticAnalyzer/Core/ExprEngine.cpp | 2 + clang/lib/StaticAnalyzer/Core/ProgramState.cpp | 10 +- .../StaticAnalyzer/Core/RangeConstraintManager.cpp | 7 +- clang/lib/StaticAnalyzer/Core/RegionStore.cpp | 4 +- .../StaticAnalyzer/Core/SMTConstraintManager.cpp | 2 +- clang/lib/StaticAnalyzer/Core/SValBuilder.cpp | 2 +- .../Core/SimpleConstraintManager.cpp | 4 +- .../lib/StaticAnalyzer/Core/SimpleSValBuilder.cpp | 2 +- clang/lib/StaticAnalyzer/Core/SubEngine.cpp | 13 - clang/lib/Tooling/Syntax/BuildTree.cpp | 19 +- clang/lib/Tooling/Syntax/Nodes.cpp | 23 + clang/lib/Tooling/Transformer/Transformer.cpp | 42 +- .../Inputs/expected-plists/edges-new.mm.plist | 12 +- .../Inputs/expected-plists/objc-arc.m.plist | 24 +- .../expected-plists/objc-radar17039661.m.plist | 4 +- .../expected-plists/plist-output-alternate.m.plist | 4 +- .../Inputs/expected-plists/plist-output.m.plist | 4 +- .../retain-release-path-notes.m.plist | 108 +- .../expected-plists/retain-release.m.objc.plist | 420 +- .../expected-plists/retain-release.m.objcpp.plist | 420 +- .../Analysis/Malloc+NewDelete_intersections.cpp | 15 - clang/test/Analysis/NewDelete-checker-test.cpp | 105 +- clang/test/Analysis/NewDelete-intersections.mm | 47 +- clang/test/Analysis/analyzer-config.c | 1 - clang/test/Analysis/incorrect-checker-names.mm | 2 +- .../Inputs/expected-plists/path-notes.m.plist | 4 +- clang/test/Analysis/new.cpp | 11 +- clang/test/Analysis/test-separate-retaincount.cpp | 18 +- clang/test/CodeGen/debug-info-oslog.c | 15 + clang/test/CodeGen/sanitize-coverage.c | 22 + clang/test/CodeGen/semantic-interposition.c | 4 + clang/test/Driver/aix-ld.c | 249 +- clang/test/Driver/fsanitize-coverage.c | 2 + clang/test/Driver/fsemantic-interposition.c | 6 +- clang/test/Driver/modules-ts.cpp | 6 +- clang/test/Misc/target-invalid-cpu-note.c | 2 +- clang/test/OpenMP/for_loop_messages.cpp | 10 + clang/test/Preprocessor/init-ppc64.c | 18 + clang/test/SemaCXX/anonymous-struct.cpp | 18 + clang/test/SemaCXX/blocks.cpp | 13 + clang/unittests/Format/FormatTest.cpp | 5 + clang/unittests/Format/FormatTestObjC.cpp | 19 + clang/unittests/Tooling/Syntax/TreeTest.cpp | 269 +- clang/unittests/Tooling/TransformerTest.cpp | 42 + compiler-rt/lib/fuzzer/afl/afl_driver.cpp | 2 +- .../sanitizer_coverage_inline8bit_counter.cpp | 1 - .../sanitizer_coverage_inline_bool_flag.cpp | 1 - .../TestCases/sanitizer_coverage_no_prune.cpp | 2 +- .../TestCases/sanitizer_coverage_stack_depth.cpp | 2 - .../sanitizer_coverage_trace_pc_guard-init.cpp | 1 - flang/include/flang/Semantics/symbol.h | 8 +- flang/lib/Semantics/resolve-names.cpp | 96 +- flang/test/Semantics/resolve91.f90 | 46 + libc/src/string/CMakeLists.txt | 21 +- libc/src/string/memcpy.cpp | 22 - libc/src/string/memcpy_arch_specific.h.def | 65 - libc/src/string/memory_utils/memcpy_utils.h | 18 +- libc/src/string/x86/memcpy.cpp | 94 + libc/src/string/x86/memcpy_arch_specific.h.inc | 35 - .../src/string/memory_utils/memcpy_utils_test.cpp | 36 +- lld/ELF/Arch/PPC64.cpp | 80 + lld/ELF/InputFiles.cpp | 6 +- lld/ELF/Target.h | 1 + lld/ELF/Writer.cpp | 2 + .../{verneed-shared.yaml => verneed-shared.test} | 10 +- lld/test/ELF/ppc64-restgpr0.s | 38 + lld/test/ELF/ppc64-restgpr1.s | 34 + lld/test/ELF/ppc64-savegpr0.s | 36 + lld/test/ELF/ppc64-savegpr1.s | 34 + lld/test/ELF/ppc64-saveres.s | 31 + lldb/docs/man/lldb.rst | 11 +- lldb/include/lldb/Utility/Args.h | 2 +- lldb/packages/Python/lldbsuite/test/decorators.py | 23 +- lldb/source/Core/Mangled.cpp | 2 - lldb/source/Interpreter/CommandInterpreter.cpp | 2 +- .../Plugins/TypeSystem/Clang/TypeSystemClang.cpp | 2 +- .../param_entry_vals/basic_entry_values/main.cpp | 28 + .../API/lang/objc/foundation/TestSymbolTable.py | 39 +- .../API/python_api/hello_world/TestHelloWorld.py | 1 + lldb/test/API/python_api/sbdata/TestSBData.py | 2 + llvm/CMakeLists.txt | 3 + llvm/CODE_OWNERS.TXT | 4 +- llvm/cmake/modules/AddLLVM.cmake | 4 + llvm/docs/CommandGuide/llvm-strip.rst | 4 + llvm/docs/GettingStarted.rst | 10 + llvm/docs/GlobalISel/GenericOpcode.rst | 14 +- llvm/docs/LangRef.rst | 139 +- llvm/docs/MemorySSA.rst | 81 +- llvm/include/llvm/Analysis/MemoryLocation.h | 17 +- llvm/include/llvm/Analysis/ObjCARCAnalysisUtils.h | 4 - llvm/include/llvm/Analysis/StackSafetyAnalysis.h | 16 +- llvm/include/llvm/Analysis/TargetLibraryInfo.def | 9 + llvm/include/llvm/Analysis/TargetTransformInfo.h | 40 +- .../llvm/Analysis/TargetTransformInfoImpl.h | 59 +- llvm/include/llvm/CodeGen/BasicTTIImpl.h | 76 +- .../llvm/CodeGen/GlobalISel/LegalizerInfo.h | 3 + .../llvm/CodeGen/GlobalISel/MachineIRBuilder.h | 14 +- llvm/include/llvm/CodeGen/ISDOpcodes.h | 2 + llvm/include/llvm/CodeGen/MachineInstr.h | 1 - llvm/include/llvm/CodeGen/ResourcePriorityQueue.h | 10 +- llvm/include/llvm/IR/ConstrainedOps.def | 1 + llvm/include/llvm/IR/GlobalValue.h | 1 + llvm/include/llvm/IR/Intrinsics.td | 13 +- llvm/include/llvm/IR/Module.h | 1 + llvm/include/llvm/IR/RuntimeLibcalls.def | 5 + llvm/include/llvm/ObjectYAML/DWARFYAML.h | 2 +- llvm/include/llvm/ObjectYAML/ELFYAML.h | 27 +- llvm/include/llvm/Support/Compiler.h | 1 - llvm/include/llvm/Support/TargetOpcodes.def | 5 +- llvm/include/llvm/Support/YAMLTraits.h | 6 - llvm/include/llvm/Target/GenericOpcodes.td | 8 +- llvm/lib/Analysis/ConstantFolding.cpp | 7 + llvm/lib/Analysis/InstructionSimplify.cpp | 2 + llvm/lib/Analysis/MemoryLocation.cpp | 17 + llvm/lib/Analysis/ObjCARCAliasAnalysis.cpp | 1 + llvm/lib/Analysis/StackSafetyAnalysis.cpp | 303 +- llvm/lib/Analysis/TargetLibraryInfo.cpp | 3 + llvm/lib/Analysis/TargetTransformInfo.cpp | 42 +- llvm/lib/Analysis/ValueTracking.cpp | 5 + llvm/lib/Analysis/VectorUtils.cpp | 1 + llvm/lib/CodeGen/AsmPrinter/AsmPrinter.cpp | 12 +- llvm/lib/CodeGen/AsmPrinter/DwarfCompileUnit.cpp | 7 +- llvm/lib/CodeGen/AsmPrinter/DwarfDebug.cpp | 7 +- llvm/lib/CodeGen/AsmPrinter/DwarfExpression.cpp | 22 +- llvm/lib/CodeGen/AsmPrinter/DwarfExpression.h | 15 +- llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp | 2 + llvm/lib/CodeGen/GlobalISel/LegalityPredicates.cpp | 6 + llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp | 16 + llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp | 19 +- llvm/lib/CodeGen/IntrinsicLowering.cpp | 4 + llvm/lib/CodeGen/LiveDebugValues.cpp | 6 +- llvm/lib/CodeGen/MachineLICM.cpp | 12 + llvm/lib/CodeGen/MachineScheduler.cpp | 64 +- llvm/lib/CodeGen/MachineVerifier.cpp | 16 + llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp | 30 +- llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp | 9 + .../CodeGen/SelectionDAG/LegalizeFloatTypes.cpp | 25 + llvm/lib/CodeGen/SelectionDAG/LegalizeTypes.h | 2 + .../lib/CodeGen/SelectionDAG/LegalizeVectorOps.cpp | 1 + .../CodeGen/SelectionDAG/LegalizeVectorTypes.cpp | 3 + .../CodeGen/SelectionDAG/ResourcePriorityQueue.cpp | 4 + llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp | 1 + .../CodeGen/SelectionDAG/SelectionDAGBuilder.cpp | 2 + .../CodeGen/SelectionDAG/SelectionDAGDumper.cpp | 2 + llvm/lib/CodeGen/TargetLoweringBase.cpp | 2 + llvm/lib/DebugInfo/DWARF/DWARFDebugFrame.cpp | 28 +- llvm/lib/ExecutionEngine/JITLink/ELF_x86_64.cpp | 8 +- llvm/lib/IR/Globals.cpp | 6 + llvm/lib/IR/Module.cpp | 7 + llvm/lib/IR/Verifier.cpp | 16 +- llvm/lib/ObjectYAML/DWARFYAML.cpp | 24 +- llvm/lib/ObjectYAML/ELFEmitter.cpp | 51 +- llvm/lib/Support/Host.cpp | 1 + llvm/lib/Support/YAMLTraits.cpp | 11 - llvm/lib/Target/AArch64/AArch64ISelLowering.cpp | 4 + .../Target/AArch64/AArch64InstructionSelector.cpp | 46 +- llvm/lib/Target/AArch64/AArch64LegalizerInfo.cpp | 4 +- .../Target/AArch64/AArch64TargetTransformInfo.cpp | 13 +- llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp | 38 +- llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp | 4 +- .../Target/AMDGPU/AMDGPUInstructionSelector.cpp | 45 +- llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.h | 2 +- llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp | 20 +- llvm/lib/Target/AMDGPU/AMDGPUPromoteAlloca.cpp | 13 +- llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp | 1 + llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.h | 3 +- .../Target/AMDGPU/AMDGPUTargetTransformInfo.cpp | 3 + llvm/lib/Target/AMDGPU/SIISelLowering.cpp | 2 +- llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp | 2 +- llvm/lib/Target/ARM/ARMTargetTransformInfo.cpp | 30 +- .../Target/Hexagon/HexagonTargetTransformInfo.cpp | 6 +- llvm/lib/Target/PowerPC/PPC.td | 27 +- llvm/lib/Target/PowerPC/PPCFrameLowering.cpp | 55 +- llvm/lib/Target/PowerPC/PPCISelLowering.cpp | 6 +- llvm/lib/Target/PowerPC/PPCSubtarget.cpp | 1 + llvm/lib/Target/PowerPC/PPCSubtarget.h | 55 +- llvm/lib/Target/PowerPC/PPCTargetTransformInfo.cpp | 18 +- .../Target/SystemZ/SystemZTargetTransformInfo.cpp | 6 + llvm/lib/Target/TargetMachine.cpp | 8 + llvm/lib/Target/X86/X86ISelLowering.cpp | 2 +- llvm/lib/Target/X86/X86TargetTransformInfo.cpp | 39 +- llvm/lib/Transforms/IPO/SampleProfile.cpp | 2 +- .../Transforms/InstCombine/InstCombineAddSub.cpp | 22 + .../Transforms/InstCombine/InstCombineCalls.cpp | 1 + .../Transforms/InstCombine/InstCombineCasts.cpp | 1 + .../Instrumentation/PGOInstrumentation.cpp | 52 +- .../Transforms/Instrumentation/PGOMemOPSizeOpt.cpp | 190 +- .../Instrumentation/ValueProfileCollector.cpp | 10 +- .../Instrumentation/ValueProfileCollector.h | 3 +- .../Instrumentation/ValueProfilePlugins.inc | 22 +- llvm/lib/Transforms/Scalar/LoopIdiomRecognize.cpp | 8 +- llvm/lib/Transforms/Scalar/SROA.cpp | 51 + llvm/lib/Transforms/Utils/LoopUnroll.cpp | 80 +- llvm/lib/Transforms/Utils/SimplifyLibCalls.cpp | 2 + llvm/test/Analysis/CostModel/AArch64/cmp.ll | 52 + llvm/test/Analysis/CostModel/AArch64/select.ll | 47 +- llvm/test/Analysis/CostModel/ARM/arith-overflow.ll | 1023 +++-- llvm/test/Analysis/CostModel/ARM/arith-ssat.ll | 339 +- llvm/test/Analysis/CostModel/ARM/arith-usat.ll | 339 +- llvm/test/Analysis/CostModel/ARM/cast.ll | 4383 +++++++++++++------- llvm/test/Analysis/CostModel/ARM/cmps.ll | 154 + llvm/test/Analysis/CostModel/ARM/icmps.ll | 56 - llvm/test/Analysis/CostModel/ARM/reduce-add.ll | 223 +- llvm/test/Analysis/CostModel/ARM/select.ll | 378 +- .../test/Analysis/CostModel/X86/free-intrinsics.ll | 78 + .../CostModel/free-intrinsics-datalayout.ll | 80 + .../Analysis/CostModel/free-intrinsics-no_info.ll | 78 + llvm/test/Analysis/StackSafetyAnalysis/local.ll | 1 + .../CodeGen/AArch64/GlobalISel/legalize-vaarg.mir | 17 +- .../GlobalISel/legalizer-info-validation.mir | 4 +- .../GlobalISel/select-arith-immed-compare.mir | 78 + llvm/test/CodeGen/AArch64/GlobalISel/select.mir | 5 +- llvm/test/CodeGen/AArch64/fp16_intrinsic_lane.ll | 34 - .../machine-outliner-retaddr-sign-sp-mod.ll | 2 - .../AMDGPU/GlobalISel/divergent-control-flow.ll | 2 +- .../AMDGPU/GlobalISel/inst-select-extract.mir | 57 + .../AMDGPU/GlobalISel/inst-select-insert.xfail.mir | 19 + .../AMDGPU/GlobalISel/inst-select-load-private.mir | 28 + .../CodeGen/AMDGPU/GlobalISel/inst-select-phi.mir | 2 +- .../AMDGPU/GlobalISel/inst-select-ptr-mask.mir | 475 --- .../AMDGPU/GlobalISel/inst-select-ptrmask.mir | 800 ++++ .../AMDGPU/GlobalISel/irtranslator-ptrmask.ll | 161 + .../AMDGPU/GlobalISel/legalize-addrspacecast.mir | 26 +- .../CodeGen/AMDGPU/GlobalISel/legalize-ptrmask.mir | 221 + .../AMDGPU/GlobalISel/regbankselect-ptrmask.mir | 90 + llvm/test/CodeGen/AMDGPU/addrspacecast.ll | 47 +- llvm/test/CodeGen/AMDGPU/nullptr.ll | 4 +- .../AMDGPU/promote-alloca-vector-to-vector.ll | 18 + llvm/test/CodeGen/AMDGPU/waitcnt.mir | 19 + llvm/test/CodeGen/Generic/fpoperations.ll | 21 + llvm/test/CodeGen/PowerPC/aix-calleesavedregs.ll | 4 +- llvm/test/CodeGen/PowerPC/aix-cc-abi.ll | 2 +- llvm/test/CodeGen/PowerPC/aix-cc-byval-mem.ll | 12 +- llvm/test/CodeGen/PowerPC/aix-csr.ll | 270 ++ llvm/test/CodeGen/PowerPC/aix32-crsave.mir | 28 +- llvm/test/CodeGen/PowerPC/check-cpu.ll | 6 +- llvm/test/CodeGen/PowerPC/ppc64-crsave.mir | 35 +- llvm/test/CodeGen/PowerPC/pr45186.ll | 132 + llvm/test/CodeGen/PowerPC/pr45709.ll | 27 +- llvm/test/CodeGen/PowerPC/two-address-crash.mir | 97 + llvm/test/CodeGen/Thumb2/mve-vmaxv.ll | 384 +- llvm/test/CodeGen/X86/code-model-elf.ll | 36 +- llvm/test/CodeGen/X86/combine-movmsk-avx.ll | 98 + llvm/test/CodeGen/X86/emutls.ll | 8 +- .../CodeGen/X86/indirect-branch-tracking-eh2.ll | 1 - llvm/test/CodeGen/X86/lifetime-alias.ll | 4 +- llvm/test/CodeGen/X86/linux-preemption.ll | 15 +- llvm/test/CodeGen/X86/oddsubvector.ll | 176 +- llvm/test/CodeGen/X86/pr38795.ll | 2 +- .../CodeGen/X86/semantic-interposition-comdat.ll | 7 +- .../X86/semantic-interposition-infer-dsolocal.ll | 46 + llvm/test/CodeGen/X86/tls.ll | 8 +- llvm/test/CodeGen/X86/vector-fshl-128.ll | 394 +- llvm/test/CodeGen/X86/vector-fshl-256.ll | 408 +- llvm/test/CodeGen/X86/vector-fshl-512.ll | 218 +- llvm/test/CodeGen/X86/vector-fshl-rot-128.ll | 110 +- llvm/test/CodeGen/X86/vector-fshr-128.ll | 344 +- llvm/test/CodeGen/X86/vector-fshr-256.ll | 408 +- llvm/test/CodeGen/X86/vector-fshr-512.ll | 216 +- llvm/test/CodeGen/X86/vector-fshr-rot-128.ll | 96 +- llvm/test/CodeGen/X86/vector-fshr-rot-256.ll | 66 +- llvm/test/CodeGen/X86/vector-rotate-128.ll | 110 +- llvm/test/CodeGen/X86/vector-shift-ashr-128.ll | 8 +- llvm/test/CodeGen/X86/vector-shift-lshr-128.ll | 4 +- .../dbgcall-site-indirect-param-with-offset.mir | 102 + .../MIR/AArch64/dbgcall-site-indirect-param.mir | 117 + .../MIR/X86/mlicm-hoist-post-regalloc.mir | 95 + ...licm-hoist.mir => mlicm-hoist-pre-regalloc.mir} | 34 +- llvm/test/DebugInfo/MIR/X86/mlicm-sink.mir | 217 + llvm/test/DebugInfo/X86/eh-frame-truncated.s | 10 + .../test/ExecutionEngine/Interpreter/intrinsics.ll | 4 + llvm/test/MachineVerifier/test_g_ptrmask.mir | 54 + .../InstCombine/double-float-shrink-2.ll | 86 + .../Transforms/InstCombine/float-shrink-compare.ll | 54 + llvm/test/Transforms/InstCombine/fsub.ll | 32 +- llvm/test/Transforms/InstCombine/sub.ll | 83 + .../Transforms/InstSimplify/known-never-nan.ll | 11 + .../Transforms/InstSimplify/round-intrinsics.ll | 11 + llvm/test/Transforms/LICM/hoist-round.ll | 5 +- .../LoopVectorize/interleaved-accesses.ll | 52 +- llvm/test/Transforms/LoopVectorize/intrinsic.ll | 52 + .../Inputs/memop_size_annotation.proftext | 22 +- .../Transforms/PGOProfile/memop_size_annotation.ll | 9 + llvm/test/Transforms/PGOProfile/memop_size_opt.ll | 130 +- .../RewriteStatepointsForGC/base-pointers-4.ll | 39 +- .../Transforms/RewriteStatepointsForGC/basic.ll | 84 +- .../deopt-lowering-attrs.ll | 15 +- .../scalar-base-vector-2.ll | 76 + .../RewriteStatepointsForGC/scalar-base-vector.ll | 74 +- llvm/test/Transforms/SROA/select-gep.ll | 149 + llvm/test/Verifier/preallocated-invalid.ll | 21 +- llvm/test/Verifier/preallocated-valid.ll | 11 + llvm/test/tools/dsymutil/Inputs/Info.plist | 2 +- llvm/test/tools/dsymutil/X86/darwin-bundle.test | 2 +- .../llvm-objcopy/MachO/remove-swift-symbols.test | 221 + llvm/test/tools/llvm-objdump/eh_frame-mipsel.test | 48 +- .../test/tools/llvm-objdump/eh_frame_zero_cie.test | 12 +- llvm/test/tools/llvm-readobj/ELF/unwind.test | 19 + llvm/test/tools/sancov/blacklist.test | 2 +- llvm/test/tools/sancov/covered_functions.test | 2 +- llvm/test/tools/sancov/merge.test | 2 +- llvm/test/tools/sancov/not_covered_functions.test | 2 +- llvm/test/tools/sancov/print.test | 2 +- llvm/test/tools/sancov/stats.test | 2 +- llvm/test/tools/sancov/symbolize.test | 8 +- .../tools/sancov/symbolize_noskip_dead_files.test | 2 +- llvm/test/tools/sancov/validation.test | 2 +- llvm/tools/dsymutil/dsymutil.cpp | 4 +- llvm/tools/llvm-objcopy/COFF/COFFObjcopy.cpp | 3 +- llvm/tools/llvm-objcopy/CopyConfig.cpp | 1 + llvm/tools/llvm-objcopy/CopyConfig.h | 1 + llvm/tools/llvm-objcopy/ELF/ELFObjcopy.cpp | 4 +- llvm/tools/llvm-objcopy/MachO/MachOObjcopy.cpp | 6 +- llvm/tools/llvm-objcopy/MachO/MachOReader.cpp | 23 + llvm/tools/llvm-objcopy/MachO/MachOReader.h | 1 + llvm/tools/llvm-objcopy/MachO/Object.h | 7 + llvm/tools/llvm-objcopy/StripOpts.td | 3 + llvm/tools/sancov/coverage-report-server.py | 6 +- llvm/tools/sancov/sancov.cpp | 2 +- llvm/unittests/Analysis/TargetLibraryInfoTest.cpp | 3 + llvm/unittests/IR/IRBuilderTest.cpp | 25 + llvm/unittests/Support/YAMLIOTest.cpp | 8 +- .../clang/lib/StaticAnalyzer/Core/BUILD.gn | 1 - llvm/utils/llvm-build/llvmbuild/main.py | 11 +- mlir/docs/DialectConversion.md | 2 +- mlir/include/mlir/Dialect/Shape/IR/ShapeOps.td | 32 + .../mlir/Dialect/Utils/StructuredOpsUtils.h | 12 + mlir/include/mlir/Dialect/Vector/VectorOps.h | 21 +- mlir/include/mlir/Dialect/Vector/VectorOps.td | 5 + .../include/mlir/Dialect/Vector/VectorTransforms.h | 117 +- mlir/include/mlir/ExecutionEngine/CRunnerUtils.h | 43 +- mlir/include/mlir/ExecutionEngine/RunnerUtils.h | 150 +- mlir/lib/Dialect/Shape/IR/Shape.cpp | 33 + mlir/lib/Dialect/Vector/VectorOps.cpp | 74 +- mlir/lib/Dialect/Vector/VectorTransforms.cpp | 824 ++-- mlir/lib/ExecutionEngine/RunnerUtils.cpp | 47 +- mlir/test/Dialect/Shape/canonicalize.mlir | 30 + mlir/test/Dialect/Vector/invalid.mlir | 20 + mlir/test/Dialect/Vector/ops.mlir | 14 +- .../Dialect/Vector/vector-contract-transforms.mlir | 250 +- mlir/test/lib/Transforms/TestVectorTransforms.cpp | 19 +- mlir/test/mlir-cpu-runner/unranked_memref.mlir | 4 - mlir/test/mlir-cpu-runner/utils.mlir | 7 +- .../mlir-cuda-runner/cuda-runtime-wrappers.cpp | 21 +- 388 files changed, 15594 insertions(+), 7639 deletions(-) delete mode 100644 clang/include/clang/StaticAnalyzer/Core/PathSensitive/SubEngine.h delete mode 100644 clang/lib/StaticAnalyzer/Core/SubEngine.cpp delete mode 100644 clang/test/Analysis/Malloc+NewDelete_intersections.cpp create mode 100644 clang/test/CodeGen/debug-info-oslog.c create mode 100644 clang/test/CodeGen/sanitize-coverage.c create mode 100644 flang/test/Semantics/resolve91.f90 delete mode 100644 libc/src/string/memcpy.cpp delete mode 100644 libc/src/string/memcpy_arch_specific.h.def create mode 100644 libc/src/string/x86/memcpy.cpp delete mode 100644 libc/src/string/x86/memcpy_arch_specific.h.inc rename lld/test/ELF/invalid/{verneed-shared.yaml => verneed-shared.test} (89%) create mode 100644 lld/test/ELF/ppc64-restgpr0.s create mode 100644 lld/test/ELF/ppc64-restgpr1.s create mode 100644 lld/test/ELF/ppc64-savegpr0.s create mode 100644 lld/test/ELF/ppc64-savegpr1.s create mode 100644 lld/test/ELF/ppc64-saveres.s create mode 100644 llvm/test/Analysis/CostModel/AArch64/cmp.ll create mode 100644 llvm/test/Analysis/CostModel/ARM/cmps.ll delete mode 100644 llvm/test/Analysis/CostModel/ARM/icmps.ll create mode 100644 llvm/test/Analysis/CostModel/X86/free-intrinsics.ll create mode 100644 llvm/test/Analysis/CostModel/free-intrinsics-datalayout.ll create mode 100644 llvm/test/Analysis/CostModel/free-intrinsics-no_info.ll create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-insert.xfail.mir delete mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-ptr-mask.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-ptrmask.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/irtranslator-ptrmask.ll create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-ptrmask.mir create mode 100644 llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-ptrmask.mir create mode 100644 llvm/test/CodeGen/Generic/fpoperations.ll create mode 100644 llvm/test/CodeGen/PowerPC/aix-csr.ll create mode 100644 llvm/test/CodeGen/PowerPC/pr45186.ll create mode 100644 llvm/test/CodeGen/PowerPC/two-address-crash.mir create mode 100644 llvm/test/CodeGen/X86/combine-movmsk-avx.ll create mode 100644 llvm/test/CodeGen/X86/semantic-interposition-infer-dsolocal.ll create mode 100644 llvm/test/DebugInfo/MIR/AArch64/dbgcall-site-indirect-param-wit [...] create mode 100644 llvm/test/DebugInfo/MIR/AArch64/dbgcall-site-indirect-param.mir create mode 100644 llvm/test/DebugInfo/MIR/X86/mlicm-hoist-post-regalloc.mir rename llvm/test/DebugInfo/MIR/X86/{mlicm-hoist.mir => mlicm-hoist-pre-regalloc.mi [...] create mode 100644 llvm/test/DebugInfo/MIR/X86/mlicm-sink.mir create mode 100644 llvm/test/DebugInfo/X86/eh-frame-truncated.s create mode 100644 llvm/test/MachineVerifier/test_g_ptrmask.mir create mode 100644 llvm/test/Transforms/RewriteStatepointsForGC/scalar-base-vector-2.ll create mode 100644 llvm/test/Transforms/SROA/select-gep.ll create mode 100644 llvm/test/tools/llvm-objcopy/MachO/remove-swift-symbols.test -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 11 months

[toolchain/ci/base-artifacts] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-defconfig updated (3566ff0d0 -> 0f6a56b2f)

by git＠git.linaro.org

This is an automated email from the git hooks/post-receive script. tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-mainline-defconfig in repository toolchain/ci/base-artifacts. discards 3566ff0d0 0: update: llvm-linux: boot new 0f6a56b2f 0: update: llvm-linux: boot This update added new revisions after undoing existing revisions. That is to say, some revisions that were in the old version of the branch are not in the new version. This situation occurs when a user --force pushes a change and generates a repository containing something like this: * -- * -- B -- O -- O -- O (3566ff0d0) \ N -- N -- N refs/heads/linaro-local/ci/tcwg_kernel/llvm-master-arm-m [...] You should already have received notification emails for all of the O revisions, and so the following emails describe only the N revisions from the common base, B. Any revisions marked "omits" are not gone; other references still refer to them. Any revisions marked "discards" are gone forever. The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference. Summary of changes: 01-reset_artifacts/console.log | 128 +- 02-build_llvm/console.log | 12940 +++++++++++++++++----------------- 03-build_linux/console.log | 642 +- 04-boot_linux/console.log | 416 +- 05-check_regression/console.log | 2 +- 06-update_baseline/console.log | 38 + console.log | 14166 +++++++++++++++++++------------------- jenkins/manifest.sh | 14 +- 8 files changed, 14211 insertions(+), 14135 deletions(-) -- To stop receiving notification emails like this one, please contact the administrator of this repository.

4 years, 11 months

Jump to page:

2025

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

Tcwg-commits May 2020